Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 24 14:06:13 2024
| Host         : DESKTOP-WXSS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (4242)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4242)
---------------------------------
 There are 4242 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.943        0.000                      0                 4836        0.010        0.000                      0                 4836        3.000        0.000                       0                  4250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk                   {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  conver_clk_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  mul_clk_clk_wiz_0       {0.000 100.000}      200.000         5.000           
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
  conver_clk_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  mul_clk_clk_wiz_0_1     {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  conver_clk_clk_wiz_0         37.012        0.000                      0                   58        0.166        0.000                      0                   58       19.500        0.000                       0                    44  
  mul_clk_clk_wiz_0           194.104        0.000                      0                 4778        0.149        0.000                      0                 4778       13.360        0.000                       0                  4202  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
  conver_clk_clk_wiz_0_1       37.015        0.000                      0                   58        0.166        0.000                      0                   58       19.500        0.000                       0                    44  
  mul_clk_clk_wiz_0_1         194.108        0.000                      0                 4778        0.149        0.000                      0                 4778       13.360        0.000                       0                  4202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mul_clk_clk_wiz_0       conver_clk_clk_wiz_0         36.943        0.000                      0                   24        0.119        0.000                      0                   24  
conver_clk_clk_wiz_0_1  conver_clk_clk_wiz_0         37.012        0.000                      0                   58        0.061        0.000                      0                   58  
mul_clk_clk_wiz_0_1     conver_clk_clk_wiz_0         36.947        0.000                      0                   24        0.123        0.000                      0                   24  
mul_clk_clk_wiz_0_1     mul_clk_clk_wiz_0           194.104        0.000                      0                 4778        0.010        0.000                      0                 4778  
conver_clk_clk_wiz_0    conver_clk_clk_wiz_0_1       37.012        0.000                      0                   58        0.061        0.000                      0                   58  
mul_clk_clk_wiz_0       conver_clk_clk_wiz_0_1       36.943        0.000                      0                   24        0.119        0.000                      0                   24  
mul_clk_clk_wiz_0_1     conver_clk_clk_wiz_0_1       36.947        0.000                      0                   24        0.123        0.000                      0                   24  
mul_clk_clk_wiz_0       mul_clk_clk_wiz_0_1         194.104        0.000                      0                 4778        0.010        0.000                      0                 4778  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clkfbout_clk_wiz_0                              
(none)                  clkfbout_clk_wiz_0_1                            
(none)                  conver_clk_clk_wiz_0                            
(none)                  conver_clk_clk_wiz_0_1                          
(none)                                          mul_clk_clk_wiz_0       
(none)                                          mul_clk_clk_wiz_0_1     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   u1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  conver_clk_clk_wiz_0
  To Clock:  conver_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.382ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.105    38.946    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.517    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.382    

Slack (MET) :             37.382ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.105    38.946    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.517    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.380    u1_shunt_2_series_1/shunt_buf_reg_n_0_[7]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.335 r  u1_shunt_2_series_1/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u1_shunt_2_series_1/shunt_buf[8]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092    -0.501    u1_shunt_2_series_1/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.350    u1_shunt_2_series_1/shunt_buf_reg_n_0_[11]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.070    -0.523    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.740%)  route 0.120ns (39.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.346    u1_shunt_2_series_1/shunt_buf_reg_n_0_[15]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.091    -0.501    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.339    u1_shunt_2_series_0/shunt_buf_reg_n_0_[12]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.545    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.314    u1_shunt_2_series_0/shunt_buf_reg_n_0_[11]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.529    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.451%)  route 0.198ns (51.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.573    -0.591    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u1_shunt_2_series_0/shunt_buf_reg[8]/Q
                         net (fo=1, routed)           0.198    -0.252    u1_shunt_2_series_0/shunt_buf_reg_n_0_[8]
    SLICE_X30Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.207 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.434    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.186    -0.266    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.221 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.458    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_shunt_2_series_0/shunt_buf_reg[10]/Q
                         net (fo=1, routed)           0.136    -0.292    u1_shunt_2_series_0/shunt_buf_reg_n_0_[10]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091    -0.485    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.187    -0.265    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.459    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.296    u1_shunt_2_series_1/shunt_buf_reg_n_0_[12]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.066    -0.541    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         conver_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u1_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y99     u1_shunt_2_series_0/shunt_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y99     u1_shunt_2_series_0/shunt_buf_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y98     u1_shunt_2_series_0/shunt_buf_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0
  To Clock:  mul_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.104ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.083ns (35.794%)  route 3.736ns (64.206%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.919 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.919    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[25]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.140   198.914    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.023    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                        199.023    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                194.104    

Slack (MET) :             194.208ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.979ns (34.626%)  route 3.736ns (65.374%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.815    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[24]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.140   198.914    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.023    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                        199.023    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                194.208    

Slack (MET) :             194.220ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.966ns (34.477%)  route 3.736ns (65.523%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.802 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.802    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[21]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                194.220    

Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.958ns (34.385%)  route 3.736ns (65.615%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.794 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.794    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[23]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                194.228    

Slack (MET) :             194.233ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.016ns (35.684%)  route 3.634ns (64.316%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.634     3.189    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.313 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     3.313    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.845    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.959    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.073    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.187    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.301 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.301    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.415    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.749 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.749    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.520   198.500    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.059    
                         clock uncertainty           -0.140   198.920    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)        0.062   198.982    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.982    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                194.233    

Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.021ns (35.694%)  route 3.641ns (64.306%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.641     3.196    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124     3.320 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.320    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.853 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.853    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_3
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.970    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_7
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.087    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_11
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.204 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.204    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_15
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.321 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.321    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_19
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.438 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.438    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_23
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.761 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.761    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/O
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.522   198.502    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/C
                         clock pessimism              0.559   199.061    
                         clock uncertainty           -0.140   198.922    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109   199.031    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]
  -------------------------------------------------------------------
                         required time                        199.031    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.885ns (33.712%)  route 3.706ns (66.288%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.641    -0.899    u1_mux_0/mul_clk
    SLICE_X33Y94         FDRE                                         r  u1_mux_0/export_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  u1_mux_0/export_reg_reg[3]/Q
                         net (fo=57, routed)          3.697     3.255    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.124     3.379 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.379    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.780 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.789    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.903 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.903    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.017 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.017    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.131    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.359 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.359    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.693 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.693    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.062   198.975    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.975    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                194.282    

Slack (MET) :             194.304ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.882ns (33.497%)  route 3.736ns (66.503%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.718    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[22]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.304    

Slack (MET) :             194.324ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.862ns (33.259%)  route 3.736ns (66.741%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.698 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.698    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[20]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                194.324    

Slack (MET) :             194.337ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.849ns (33.104%)  route 3.736ns (66.896%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.685 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.685    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[17]
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                194.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[7]
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.075    -0.508    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.562    -0.602    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X43Y106        FDRE                                         r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.345    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.841    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X42Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.495    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.570    -0.594    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/aclk
    SLICE_X35Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.354    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/a_mant_p1[1]
    SLICE_X34Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.841    -0.832    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/aclk
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.120    -0.461    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[6]
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.072    -0.511    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X49Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.842    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.071    -0.517    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[13]
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.828    -0.845    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.072    -0.518    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.561    -0.603    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y87         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.100    -0.362    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[21]
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.072    -0.517    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X40Y112        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.104    -0.360    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q[18]
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.075    -0.516    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X55Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.101    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[8]
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.827    -0.846    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.072    -0.519    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[14]
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.070    -0.519    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mul_clk_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X0Y30      u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X0Y32      u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y33      u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y31      u1_part_0/u1_float_mutiply_3/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y38      u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y34      u1_part_1/u1_float_multiply_7/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   u1_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y98     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y98     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   u1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  conver_clk_clk_wiz_0_1
  To Clock:  conver_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/shunt_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.102    39.000    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.571    u1_shunt_2_series_0/shunt_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.385ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.102    38.949    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.520    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.385    

Slack (MET) :             37.385ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.102    38.949    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.520    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.380    u1_shunt_2_series_1/shunt_buf_reg_n_0_[7]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.335 r  u1_shunt_2_series_1/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u1_shunt_2_series_1/shunt_buf[8]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092    -0.501    u1_shunt_2_series_1/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.350    u1_shunt_2_series_1/shunt_buf_reg_n_0_[11]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.070    -0.523    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.740%)  route 0.120ns (39.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.346    u1_shunt_2_series_1/shunt_buf_reg_n_0_[15]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.091    -0.501    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.339    u1_shunt_2_series_0/shunt_buf_reg_n_0_[12]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.545    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.314    u1_shunt_2_series_0/shunt_buf_reg_n_0_[11]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.529    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.451%)  route 0.198ns (51.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.573    -0.591    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u1_shunt_2_series_0/shunt_buf_reg[8]/Q
                         net (fo=1, routed)           0.198    -0.252    u1_shunt_2_series_0/shunt_buf_reg_n_0_[8]
    SLICE_X30Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.207 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.434    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.186    -0.266    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.221 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.458    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_shunt_2_series_0/shunt_buf_reg[10]/Q
                         net (fo=1, routed)           0.136    -0.292    u1_shunt_2_series_0/shunt_buf_reg_n_0_[10]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091    -0.485    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.187    -0.265    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.459    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.296    u1_shunt_2_series_1/shunt_buf_reg_n_0_[12]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.066    -0.541    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         conver_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u1_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y99     u1_shunt_2_series_0/shunt_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y99     u1_shunt_2_series_0/shunt_buf_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y98     u1_shunt_2_series_0/shunt_buf_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y99     u1_shunt_2_series_0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y99     u1_shunt_2_series_0/series_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0_1
  To Clock:  mul_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.108ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.083ns (35.794%)  route 3.736ns (64.206%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.919 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.919    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[25]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.135   198.918    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.027    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                        199.027    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                194.108    

Slack (MET) :             194.212ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.979ns (34.626%)  route 3.736ns (65.374%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.815    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[24]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.135   198.918    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.027    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                        199.027    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                194.212    

Slack (MET) :             194.224ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.966ns (34.477%)  route 3.736ns (65.523%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.802 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.802    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[21]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.135   198.917    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.026    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                        199.026    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                194.224    

Slack (MET) :             194.232ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.958ns (34.385%)  route 3.736ns (65.615%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.794 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.794    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[23]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.135   198.917    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.026    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                        199.026    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                194.232    

Slack (MET) :             194.237ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.016ns (35.684%)  route 3.634ns (64.316%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.634     3.189    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.313 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     3.313    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.845    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.959    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.073    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.187    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.301 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.301    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.415    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.749 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.749    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.520   198.500    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.059    
                         clock uncertainty           -0.135   198.924    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)        0.062   198.986    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.986    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                194.237    

Slack (MET) :             194.274ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.021ns (35.694%)  route 3.641ns (64.306%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.641     3.196    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124     3.320 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.320    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.853 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.853    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_3
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.970    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_7
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.087    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_11
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.204 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.204    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_15
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.321 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.321    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_19
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.438 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.438    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_23
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.761 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.761    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/O
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.522   198.502    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/C
                         clock pessimism              0.559   199.061    
                         clock uncertainty           -0.135   198.926    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109   199.035    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]
  -------------------------------------------------------------------
                         required time                        199.035    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                194.274    

Slack (MET) :             194.286ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.885ns (33.712%)  route 3.706ns (66.288%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.641    -0.899    u1_mux_0/mul_clk
    SLICE_X33Y94         FDRE                                         r  u1_mux_0/export_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  u1_mux_0/export_reg_reg[3]/Q
                         net (fo=57, routed)          3.697     3.255    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.124     3.379 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.379    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.780 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.789    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.903 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.903    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.017 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.017    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.131    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.359 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.359    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.693 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.693    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.135   198.917    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.062   198.979    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.979    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                194.286    

Slack (MET) :             194.308ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.882ns (33.497%)  route 3.736ns (66.503%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.718    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[22]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.135   198.917    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.026    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                        199.026    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.308    

Slack (MET) :             194.328ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.862ns (33.259%)  route 3.736ns (66.741%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.698 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.698    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[20]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.135   198.917    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.026    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]
  -------------------------------------------------------------------
                         required time                        199.026    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                194.328    

Slack (MET) :             194.341ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.849ns (33.104%)  route 3.736ns (66.896%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.685 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.685    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[17]
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.135   198.917    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109   199.026    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                        199.026    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                194.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[7]
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.075    -0.508    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.562    -0.602    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X43Y106        FDRE                                         r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.345    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.841    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
                         clock pessimism              0.252    -0.589    
    SLICE_X42Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.495    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.570    -0.594    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/aclk
    SLICE_X35Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.354    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/a_mant_p1[1]
    SLICE_X34Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.841    -0.832    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/aclk
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.120    -0.461    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[6]
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.072    -0.511    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X49Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.842    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.071    -0.517    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[13]
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.828    -0.845    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.072    -0.518    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.561    -0.603    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y87         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.100    -0.362    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[21]
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.072    -0.517    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X40Y112        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.104    -0.360    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q[18]
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.075    -0.516    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X55Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.101    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[8]
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.827    -0.846    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.072    -0.519    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[14]
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.070    -0.519    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mul_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X0Y30      u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X0Y32      u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y33      u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y31      u1_part_0/u1_float_mutiply_3/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y38      u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         200.000     197.455    DSP48_X1Y34      u1_part_1/u1_float_multiply_7/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   u1_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y98     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y98     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y96     u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X38Y117    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0
  To Clock:  conver_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.943ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.493%)  route 1.979ns (75.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           1.979     1.571    u1_shunt_2_series_1/m_axis_result_tdata[0]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.260    38.609    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.029    38.638    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                 36.943    

Slack (MET) :             37.010ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.127%)  route 1.835ns (71.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           1.835     1.357    u1_shunt_2_series_0/m_axis_result_tdata[2]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.299     1.656 r  u1_shunt_2_series_0/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.656    u1_shunt_2_series_0/shunt_buf[2]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.260    38.637    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    38.666    u1_shunt_2_series_0/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 37.010    

Slack (MET) :             37.052ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.716ns (28.483%)  route 1.798ns (71.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/Q
                         net (fo=1, routed)           1.798     1.320    u1_shunt_2_series_0/m_axis_result_tdata[8]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.297     1.617 r  u1_shunt_2_series_0/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     1.617    u1_shunt_2_series_0/shunt_buf[8]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.260    38.637    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.032    38.669    u1_shunt_2_series_0/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 37.052    

Slack (MET) :             37.082ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.374%)  route 1.901ns (76.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           1.901     1.460    u1_shunt_2_series_0/m_axis_result_tdata[11]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.584 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     1.584    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.260    38.636    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.029    38.665    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 37.082    

Slack (MET) :             37.145ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.779ns (32.150%)  route 1.644ns (67.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.478    -0.448 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           1.644     1.196    u1_shunt_2_series_1/m_axis_result_tdata[4]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.301     1.497 r  u1_shunt_2_series_1/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.497    u1_shunt_2_series_1/shunt_buf[4]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.260    38.610    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.032    38.642    u1_shunt_2_series_1/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                 37.145    

Slack (MET) :             37.145ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.642ns (26.527%)  route 1.778ns (73.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           1.778     1.398    u1_shunt_2_series_0/m_axis_result_tdata[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.522 r  u1_shunt_2_series_0/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.522    u1_shunt_2_series_0/shunt_buf[5]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.260    38.636    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.031    38.667    u1_shunt_2_series_0/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 37.145    

Slack (MET) :             37.232ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.642ns (27.503%)  route 1.692ns (72.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           1.692     1.283    u1_shunt_2_series_1/m_axis_result_tdata[10]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  u1_shunt_2_series_1/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[10]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.260    38.609    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.031    38.640    u1_shunt_2_series_1/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.232    

Slack (MET) :             37.233ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.112%)  route 1.562ns (66.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           1.562     1.112    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.295     1.407 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.260    38.609    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.032    38.641    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.233    

Slack (MET) :             37.250ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.642ns (27.717%)  route 1.674ns (72.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/Q
                         net (fo=1, routed)           1.674     1.266    u1_shunt_2_series_1/m_axis_result_tdata[3]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.390 r  u1_shunt_2_series_1/shunt_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.390    u1_shunt_2_series_1/shunt_buf[3]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.260    38.610    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.031    38.641    u1_shunt_2_series_1/shunt_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 37.250    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.626%)  route 1.775ns (75.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/Q
                         net (fo=1, routed)           1.775     1.335    u1_shunt_2_series_0/m_axis_result_tdata[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124     1.459 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.459    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.260    38.636    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.081    38.717    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                 37.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.583%)  route 0.608ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           0.608     0.180    u1_shunt_2_series_0/m_axis_result_tdata[10]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.225    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     0.106    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.218%)  route 0.542ns (68.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.558    -0.606    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           0.542     0.084    u1_shunt_2_series_1/m_axis_result_tdata[2]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.098     0.182 r  u1_shunt_2_series_1/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.182    u1_shunt_2_series_1/shunt_buf[2]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.827    -0.846    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.260    -0.030    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.092     0.062    u1_shunt_2_series_1/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.523%)  route 0.605ns (76.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           0.605     0.139    u1_shunt_2_series_1/m_axis_result_tdata[11]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.184 r  u1_shunt_2_series_1/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u1_shunt_2_series_1/shunt_buf[11]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.091     0.060    u1_shunt_2_series_1/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.255%)  route 0.574ns (71.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.573    -0.591    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           0.574     0.111    u1_shunt_2_series_0/m_axis_result_tdata[4]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.098     0.209 r  u1_shunt_2_series_0/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u1_shunt_2_series_0/shunt_buf[4]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.078    u1_shunt_2_series_0/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.077%)  route 0.624ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           0.624     0.196    u1_shunt_2_series_0/m_axis_result_tdata[0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.241 r  u1_shunt_2_series_0/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.241    u1_shunt_2_series_0/shunt_buf[0]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.107    u1_shunt_2_series_0/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.976%)  route 0.596ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           0.596     0.152    u1_shunt_2_series_1/m_axis_result_tdata[5]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.197 r  u1_shunt_2_series_1/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.197    u1_shunt_2_series_1/shunt_buf[5]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.061    u1_shunt_2_series_1/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.421%)  route 0.590ns (70.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.590     0.146    u1_shunt_2_series_0/m_axis_result_tdata[9]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.098     0.244 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.107    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.874%)  route 0.599ns (74.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/Q
                         net (fo=1, routed)           0.599     0.156    u1_shunt_2_series_1/m_axis_result_tdata[7]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.201 r  u1_shunt_2_series_1/shunt_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.201    u1_shunt_2_series_1/shunt_buf[7]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.061    u1_shunt_2_series_1/shunt_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.202%)  route 0.569ns (69.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.569     0.109    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.098     0.207 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.207    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092     0.061    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.247ns (30.193%)  route 0.571ns (69.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/Q
                         net (fo=1, routed)           0.571     0.127    u1_shunt_2_series_0/m_axis_result_tdata[6]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.099     0.226 r  u1_shunt_2_series_0/shunt_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.226    u1_shunt_2_series_0/shunt_buf[6]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.078    u1_shunt_2_series_0/shunt_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  conver_clk_clk_wiz_0_1
  To Clock:  conver_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.382ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.105    38.946    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.517    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.382    

Slack (MET) :             37.382ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.105    38.946    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.517    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.380    u1_shunt_2_series_1/shunt_buf_reg_n_0_[7]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.335 r  u1_shunt_2_series_1/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u1_shunt_2_series_1/shunt_buf[8]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.105    -0.489    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092    -0.397    u1_shunt_2_series_1/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.350    u1_shunt_2_series_1/shunt_buf_reg_n_0_[11]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.105    -0.489    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.070    -0.419    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.740%)  route 0.120ns (39.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.346    u1_shunt_2_series_1/shunt_buf_reg_n_0_[15]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.105    -0.488    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.091    -0.397    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.339    u1_shunt_2_series_0/shunt_buf_reg_n_0_[12]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.105    -0.488    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.441    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.314    u1_shunt_2_series_0/shunt_buf_reg_n_0_[11]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.105    -0.472    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.425    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.451%)  route 0.198ns (51.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.573    -0.591    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u1_shunt_2_series_0/shunt_buf_reg[8]/Q
                         net (fo=1, routed)           0.198    -0.252    u1_shunt_2_series_0/shunt_buf_reg_n_0_[8]
    SLICE_X30Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.207 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.105    -0.451    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.330    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.186    -0.266    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.221 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.105    -0.475    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.354    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_shunt_2_series_0/shunt_buf_reg[10]/Q
                         net (fo=1, routed)           0.136    -0.292    u1_shunt_2_series_0/shunt_buf_reg_n_0_[10]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.105    -0.472    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091    -0.381    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.187    -0.265    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.105    -0.475    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.355    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - conver_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.296    u1_shunt_2_series_1/shunt_buf_reg_n_0_[12]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.105    -0.503    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.066    -0.437    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0_1
  To Clock:  conver_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.947ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.493%)  route 1.979ns (75.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           1.979     1.571    u1_shunt_2_series_1/m_axis_result_tdata[0]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.255    38.613    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.029    38.642    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                 36.947    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.127%)  route 1.835ns (71.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           1.835     1.357    u1_shunt_2_series_0/m_axis_result_tdata[2]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.299     1.656 r  u1_shunt_2_series_0/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.656    u1_shunt_2_series_0/shunt_buf[2]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.255    38.642    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    38.671    u1_shunt_2_series_0/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.716ns (28.483%)  route 1.798ns (71.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/Q
                         net (fo=1, routed)           1.798     1.320    u1_shunt_2_series_0/m_axis_result_tdata[8]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.297     1.617 r  u1_shunt_2_series_0/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     1.617    u1_shunt_2_series_0/shunt_buf[8]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.255    38.642    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.032    38.674    u1_shunt_2_series_0/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.086ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.374%)  route 1.901ns (76.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           1.901     1.460    u1_shunt_2_series_0/m_axis_result_tdata[11]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.584 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     1.584    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.255    38.641    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.029    38.670    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 37.086    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.779ns (32.150%)  route 1.644ns (67.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.478    -0.448 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           1.644     1.196    u1_shunt_2_series_1/m_axis_result_tdata[4]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.301     1.497 r  u1_shunt_2_series_1/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.497    u1_shunt_2_series_1/shunt_buf[4]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.255    38.614    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.032    38.646    u1_shunt_2_series_1/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.642ns (26.527%)  route 1.778ns (73.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           1.778     1.398    u1_shunt_2_series_0/m_axis_result_tdata[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.522 r  u1_shunt_2_series_0/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.522    u1_shunt_2_series_0/shunt_buf[5]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.255    38.641    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.031    38.672    u1_shunt_2_series_0/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.237ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.642ns (27.503%)  route 1.692ns (72.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           1.692     1.283    u1_shunt_2_series_1/m_axis_result_tdata[10]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  u1_shunt_2_series_1/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[10]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.255    38.613    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.031    38.644    u1_shunt_2_series_1/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.237    

Slack (MET) :             37.238ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.112%)  route 1.562ns (66.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           1.562     1.112    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.295     1.407 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.255    38.613    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.032    38.645    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.238    

Slack (MET) :             37.255ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.642ns (27.717%)  route 1.674ns (72.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/Q
                         net (fo=1, routed)           1.674     1.266    u1_shunt_2_series_1/m_axis_result_tdata[3]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.390 r  u1_shunt_2_series_1/shunt_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.390    u1_shunt_2_series_1/shunt_buf[3]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.255    38.614    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.031    38.645    u1_shunt_2_series_1/shunt_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 37.255    

Slack (MET) :             37.263ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.626%)  route 1.775ns (75.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/Q
                         net (fo=1, routed)           1.775     1.335    u1_shunt_2_series_0/m_axis_result_tdata[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124     1.459 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.459    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.255    38.641    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.081    38.722    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                 37.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.583%)  route 0.608ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           0.608     0.180    u1_shunt_2_series_0/m_axis_result_tdata[10]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.225    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     0.102    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.218%)  route 0.542ns (68.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.558    -0.606    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           0.542     0.084    u1_shunt_2_series_1/m_axis_result_tdata[2]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.098     0.182 r  u1_shunt_2_series_1/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.182    u1_shunt_2_series_1/shunt_buf[2]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.827    -0.846    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.255    -0.034    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.092     0.058    u1_shunt_2_series_1/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.523%)  route 0.605ns (76.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           0.605     0.139    u1_shunt_2_series_1/m_axis_result_tdata[11]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.184 r  u1_shunt_2_series_1/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u1_shunt_2_series_1/shunt_buf[11]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.091     0.056    u1_shunt_2_series_1/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.255%)  route 0.574ns (71.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.573    -0.591    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           0.574     0.111    u1_shunt_2_series_0/m_axis_result_tdata[4]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.098     0.209 r  u1_shunt_2_series_0/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u1_shunt_2_series_0/shunt_buf[4]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.074    u1_shunt_2_series_0/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.077%)  route 0.624ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           0.624     0.196    u1_shunt_2_series_0/m_axis_result_tdata[0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.241 r  u1_shunt_2_series_0/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.241    u1_shunt_2_series_0/shunt_buf[0]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.103    u1_shunt_2_series_0/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.976%)  route 0.596ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           0.596     0.152    u1_shunt_2_series_1/m_axis_result_tdata[5]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.197 r  u1_shunt_2_series_1/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.197    u1_shunt_2_series_1/shunt_buf[5]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.057    u1_shunt_2_series_1/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.421%)  route 0.590ns (70.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.590     0.146    u1_shunt_2_series_0/m_axis_result_tdata[9]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.098     0.244 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.103    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.874%)  route 0.599ns (74.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/Q
                         net (fo=1, routed)           0.599     0.156    u1_shunt_2_series_1/m_axis_result_tdata[7]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.201 r  u1_shunt_2_series_1/shunt_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.201    u1_shunt_2_series_1/shunt_buf[7]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.057    u1_shunt_2_series_1/shunt_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.202%)  route 0.569ns (69.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.569     0.109    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.098     0.207 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.207    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092     0.057    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.247ns (30.193%)  route 0.571ns (69.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/Q
                         net (fo=1, routed)           0.571     0.127    u1_shunt_2_series_0/m_axis_result_tdata[6]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.099     0.226 r  u1_shunt_2_series_0/shunt_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.226    u1_shunt_2_series_0/shunt_buf[6]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.074    u1_shunt_2_series_0/shunt_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0_1
  To Clock:  mul_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.104ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.083ns (35.794%)  route 3.736ns (64.206%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.919 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.919    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[25]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.140   198.914    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.023    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                        199.023    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                194.104    

Slack (MET) :             194.208ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.979ns (34.626%)  route 3.736ns (65.374%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.815    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[24]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.140   198.914    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.023    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                        199.023    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                194.208    

Slack (MET) :             194.220ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.966ns (34.477%)  route 3.736ns (65.523%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.802 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.802    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[21]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                194.220    

Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.958ns (34.385%)  route 3.736ns (65.615%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.794 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.794    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[23]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                194.228    

Slack (MET) :             194.233ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.016ns (35.684%)  route 3.634ns (64.316%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.634     3.189    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.313 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     3.313    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.845    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.959    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.073    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.187    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.301 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.301    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.415    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.749 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.749    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.520   198.500    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.059    
                         clock uncertainty           -0.140   198.920    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)        0.062   198.982    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.982    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                194.233    

Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.021ns (35.694%)  route 3.641ns (64.306%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.641     3.196    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124     3.320 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.320    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.853 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.853    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_3
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.970    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_7
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.087    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_11
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.204 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.204    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_15
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.321 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.321    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_19
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.438 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.438    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_23
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.761 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.761    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/O
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.522   198.502    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/C
                         clock pessimism              0.559   199.061    
                         clock uncertainty           -0.140   198.922    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109   199.031    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]
  -------------------------------------------------------------------
                         required time                        199.031    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.885ns (33.712%)  route 3.706ns (66.288%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.641    -0.899    u1_mux_0/mul_clk
    SLICE_X33Y94         FDRE                                         r  u1_mux_0/export_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  u1_mux_0/export_reg_reg[3]/Q
                         net (fo=57, routed)          3.697     3.255    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.124     3.379 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.379    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.780 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.789    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.903 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.903    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.017 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.017    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.131    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.359 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.359    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.693 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.693    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.062   198.975    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.975    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                194.282    

Slack (MET) :             194.304ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.882ns (33.497%)  route 3.736ns (66.503%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.718    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[22]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.304    

Slack (MET) :             194.324ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.862ns (33.259%)  route 3.736ns (66.741%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.698 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.698    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[20]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                194.324    

Slack (MET) :             194.337ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0 rise@200.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.849ns (33.104%)  route 3.736ns (66.896%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.685 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.685    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[17]
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                194.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[7]
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.140    -0.444    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.075    -0.369    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.562    -0.602    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X43Y106        FDRE                                         r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.345    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.841    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.140    -0.450    
    SLICE_X42Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.356    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.570    -0.594    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/aclk
    SLICE_X35Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.354    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/a_mant_p1[1]
    SLICE_X34Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.841    -0.832    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/aclk
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.140    -0.442    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.120    -0.322    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[6]
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.140    -0.444    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.072    -0.372    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X49Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.842    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.140    -0.449    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.071    -0.378    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[13]
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.828    -0.845    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.140    -0.451    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.072    -0.379    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.561    -0.603    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y87         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.100    -0.362    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[21]
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.140    -0.450    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.072    -0.378    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X40Y112        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.104    -0.360    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q[18]
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.140    -0.452    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.075    -0.377    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X55Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.101    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[8]
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.827    -0.846    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.140    -0.452    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.072    -0.380    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[14]
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.140    -0.450    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.070    -0.380    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.016    





---------------------------------------------------------------------------------------------------
From Clock:  conver_clk_clk_wiz_0
  To Clock:  conver_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[1]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[3]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[14]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.633%)  route 1.874ns (76.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_shunt_2_series_0/counter_reg[0]/Q
                         net (fo=17, routed)          1.096     0.654    u1_shunt_2_series_0/counter_reg[0]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124     0.778 r  u1_shunt_2_series_0/shunt_buf[15]_i_1/O
                         net (fo=8, routed)           0.778     1.557    u1_shunt_2_series_0/clear
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[15]/C
                         clock pessimism              0.601    39.102    
                         clock uncertainty           -0.105    38.998    
    SLICE_X31Y99         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1_shunt_2_series_0/shunt_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.382ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.105    38.946    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.517    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.382    

Slack (MET) :             37.382ns  (required time - arrival time)
  Source:                 u1_shunt_2_series_1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.580ns (28.121%)  route 1.483ns (71.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.613    -0.927    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  u1_shunt_2_series_1/counter_reg[2]/Q
                         net (fo=15, routed)          0.896     0.425    u1_shunt_2_series_1/counter_reg[2]
    SLICE_X28Y120        LUT4 (Prop_lut4_I3_O)        0.124     0.549 r  u1_shunt_2_series_1/shunt_buf[15]_i_1__0/O
                         net (fo=8, routed)           0.586     1.135    u1_shunt_2_series_1/shunt_buf[15]_i_1__0_n_0
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.578    39.051    
                         clock uncertainty           -0.105    38.946    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.429    38.517    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 37.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.380    u1_shunt_2_series_1/shunt_buf_reg_n_0_[7]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.335 r  u1_shunt_2_series_1/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u1_shunt_2_series_1/shunt_buf[8]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[8]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.105    -0.489    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092    -0.397    u1_shunt_2_series_1/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.558    -0.606    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u1_shunt_2_series_1/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.350    u1_shunt_2_series_1/shunt_buf_reg_n_0_[11]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.105    -0.489    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.070    -0.419    u1_shunt_2_series_1/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.740%)  route 0.120ns (39.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.346    u1_shunt_2_series_1/shunt_buf_reg_n_0_[15]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.301 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.105    -0.488    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.091    -0.397    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.112    -0.339    u1_shunt_2_series_0/shunt_buf_reg_n_0_[12]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[13]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.105    -0.488    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.441    u1_shunt_2_series_0/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/shunt_buf_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.314    u1_shunt_2_series_0/shunt_buf_reg_n_0_[11]
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[12]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.105    -0.472    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047    -0.425    u1_shunt_2_series_0/shunt_buf_reg[12]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.451%)  route 0.198ns (51.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.573    -0.591    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u1_shunt_2_series_0/shunt_buf_reg[8]/Q
                         net (fo=1, routed)           0.198    -0.252    u1_shunt_2_series_0/shunt_buf_reg_n_0_[8]
    SLICE_X30Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.207 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.105    -0.451    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.330    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.186    -0.266    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.221 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.105    -0.475    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121    -0.354    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/shunt_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_shunt_2_series_0/shunt_buf_reg[10]/Q
                         net (fo=1, routed)           0.136    -0.292    u1_shunt_2_series_0/shunt_buf_reg_n_0_[10]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.105    -0.472    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091    -0.381    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y99         FDRE                                         r  u1_shunt_2_series_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u1_shunt_2_series_0/counter_reg[2]/Q
                         net (fo=15, routed)          0.187    -0.265    u1_shunt_2_series_0/counter_reg[2]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.105    -0.475    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120    -0.355    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_shunt_2_series_1/shunt_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - conver_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.557    -0.607    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_shunt_2_series_1/shunt_buf_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.296    u1_shunt_2_series_1/shunt_buf_reg_n_0_[12]
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.825    -0.848    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y120        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[13]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.105    -0.503    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.066    -0.437    u1_shunt_2_series_1/shunt_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0
  To Clock:  conver_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.943ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.493%)  route 1.979ns (75.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           1.979     1.571    u1_shunt_2_series_1/m_axis_result_tdata[0]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.260    38.609    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.029    38.638    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                 36.943    

Slack (MET) :             37.010ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.127%)  route 1.835ns (71.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           1.835     1.357    u1_shunt_2_series_0/m_axis_result_tdata[2]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.299     1.656 r  u1_shunt_2_series_0/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.656    u1_shunt_2_series_0/shunt_buf[2]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.260    38.637    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    38.666    u1_shunt_2_series_0/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 37.010    

Slack (MET) :             37.052ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.716ns (28.483%)  route 1.798ns (71.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/Q
                         net (fo=1, routed)           1.798     1.320    u1_shunt_2_series_0/m_axis_result_tdata[8]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.297     1.617 r  u1_shunt_2_series_0/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     1.617    u1_shunt_2_series_0/shunt_buf[8]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.260    38.637    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.032    38.669    u1_shunt_2_series_0/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 37.052    

Slack (MET) :             37.082ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.374%)  route 1.901ns (76.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           1.901     1.460    u1_shunt_2_series_0/m_axis_result_tdata[11]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.584 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     1.584    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.260    38.636    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.029    38.665    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 37.082    

Slack (MET) :             37.145ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.779ns (32.150%)  route 1.644ns (67.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.478    -0.448 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           1.644     1.196    u1_shunt_2_series_1/m_axis_result_tdata[4]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.301     1.497 r  u1_shunt_2_series_1/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.497    u1_shunt_2_series_1/shunt_buf[4]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.260    38.610    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.032    38.642    u1_shunt_2_series_1/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                 37.145    

Slack (MET) :             37.145ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.642ns (26.527%)  route 1.778ns (73.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           1.778     1.398    u1_shunt_2_series_0/m_axis_result_tdata[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.522 r  u1_shunt_2_series_0/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.522    u1_shunt_2_series_0/shunt_buf[5]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.260    38.636    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.031    38.667    u1_shunt_2_series_0/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 37.145    

Slack (MET) :             37.232ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.642ns (27.503%)  route 1.692ns (72.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           1.692     1.283    u1_shunt_2_series_1/m_axis_result_tdata[10]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  u1_shunt_2_series_1/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[10]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.260    38.609    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.031    38.640    u1_shunt_2_series_1/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.232    

Slack (MET) :             37.233ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.112%)  route 1.562ns (66.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           1.562     1.112    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.295     1.407 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.260    38.609    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.032    38.641    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.233    

Slack (MET) :             37.250ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.642ns (27.717%)  route 1.674ns (72.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/Q
                         net (fo=1, routed)           1.674     1.266    u1_shunt_2_series_1/m_axis_result_tdata[3]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.390 r  u1_shunt_2_series_1/shunt_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.390    u1_shunt_2_series_1/shunt_buf[3]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.260    38.610    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.031    38.641    u1_shunt_2_series_1/shunt_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 37.250    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.626%)  route 1.775ns (75.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/Q
                         net (fo=1, routed)           1.775     1.335    u1_shunt_2_series_0/m_axis_result_tdata[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124     1.459 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.459    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.260    38.636    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.081    38.717    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                 37.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.583%)  route 0.608ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           0.608     0.180    u1_shunt_2_series_0/m_axis_result_tdata[10]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.225    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     0.106    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.218%)  route 0.542ns (68.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.558    -0.606    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           0.542     0.084    u1_shunt_2_series_1/m_axis_result_tdata[2]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.098     0.182 r  u1_shunt_2_series_1/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.182    u1_shunt_2_series_1/shunt_buf[2]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.827    -0.846    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.260    -0.030    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.092     0.062    u1_shunt_2_series_1/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.523%)  route 0.605ns (76.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           0.605     0.139    u1_shunt_2_series_1/m_axis_result_tdata[11]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.184 r  u1_shunt_2_series_1/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u1_shunt_2_series_1/shunt_buf[11]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.091     0.060    u1_shunt_2_series_1/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.255%)  route 0.574ns (71.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.573    -0.591    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           0.574     0.111    u1_shunt_2_series_0/m_axis_result_tdata[4]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.098     0.209 r  u1_shunt_2_series_0/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u1_shunt_2_series_0/shunt_buf[4]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.078    u1_shunt_2_series_0/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.077%)  route 0.624ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           0.624     0.196    u1_shunt_2_series_0/m_axis_result_tdata[0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.241 r  u1_shunt_2_series_0/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.241    u1_shunt_2_series_0/shunt_buf[0]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.107    u1_shunt_2_series_0/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.976%)  route 0.596ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           0.596     0.152    u1_shunt_2_series_1/m_axis_result_tdata[5]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.197 r  u1_shunt_2_series_1/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.197    u1_shunt_2_series_1/shunt_buf[5]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.061    u1_shunt_2_series_1/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.421%)  route 0.590ns (70.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.590     0.146    u1_shunt_2_series_0/m_axis_result_tdata[9]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.098     0.244 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.107    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.874%)  route 0.599ns (74.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/Q
                         net (fo=1, routed)           0.599     0.156    u1_shunt_2_series_1/m_axis_result_tdata[7]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.201 r  u1_shunt_2_series_1/shunt_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.201    u1_shunt_2_series_1/shunt_buf[7]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.061    u1_shunt_2_series_1/shunt_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.202%)  route 0.569ns (69.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.569     0.109    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.098     0.207 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.207    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.260    -0.031    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092     0.061    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.247ns (30.193%)  route 0.571ns (69.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/Q
                         net (fo=1, routed)           0.571     0.127    u1_shunt_2_series_0/m_axis_result_tdata[6]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.099     0.226 r  u1_shunt_2_series_0/shunt_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.226    u1_shunt_2_series_0/shunt_buf[6]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.078    u1_shunt_2_series_0/shunt_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0_1
  To Clock:  conver_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.947ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.493%)  route 1.979ns (75.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           1.979     1.571    u1_shunt_2_series_1/m_axis_result_tdata[0]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.695 r  u1_shunt_2_series_1/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    u1_shunt_2_series_1/shunt_buf[0]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[0]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.255    38.613    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.029    38.642    u1_shunt_2_series_1/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                 36.947    

Slack (MET) :             37.015ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.127%)  route 1.835ns (71.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           1.835     1.357    u1_shunt_2_series_0/m_axis_result_tdata[2]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.299     1.656 r  u1_shunt_2_series_0/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.656    u1_shunt_2_series_0/shunt_buf[2]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[2]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.255    38.642    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.029    38.671    u1_shunt_2_series_0/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                 37.015    

Slack (MET) :             37.057ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.716ns (28.483%)  route 1.798ns (71.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[8]/Q
                         net (fo=1, routed)           1.798     1.320    u1_shunt_2_series_0/m_axis_result_tdata[8]
    SLICE_X28Y99         LUT6 (Prop_lut6_I5_O)        0.297     1.617 r  u1_shunt_2_series_0/shunt_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     1.617    u1_shunt_2_series_0/shunt_buf[8]_i_1_n_0
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.522    38.502    u1_shunt_2_series_0/conver_clk
    SLICE_X28Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[8]/C
                         clock pessimism              0.395    38.897    
                         clock uncertainty           -0.255    38.642    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.032    38.674    u1_shunt_2_series_0/shunt_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 37.057    

Slack (MET) :             37.086ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.374%)  route 1.901ns (76.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           1.901     1.460    u1_shunt_2_series_0/m_axis_result_tdata[11]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.584 r  u1_shunt_2_series_0/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     1.584    u1_shunt_2_series_0/shunt_buf[11]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[11]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.255    38.641    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.029    38.670    u1_shunt_2_series_0/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 37.086    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.779ns (32.150%)  route 1.644ns (67.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.478    -0.448 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           1.644     1.196    u1_shunt_2_series_1/m_axis_result_tdata[4]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.301     1.497 r  u1_shunt_2_series_1/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.497    u1_shunt_2_series_1/shunt_buf[4]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[4]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.255    38.614    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.032    38.646    u1_shunt_2_series_1/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.149ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.642ns (26.527%)  route 1.778ns (73.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.642    -0.898    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           1.778     1.398    u1_shunt_2_series_0/m_axis_result_tdata[5]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124     1.522 r  u1_shunt_2_series_0/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.522    u1_shunt_2_series_0/shunt_buf[5]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[5]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.255    38.641    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.031    38.672    u1_shunt_2_series_0/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                 37.149    

Slack (MET) :             37.237ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.642ns (27.503%)  route 1.692ns (72.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           1.692     1.283    u1_shunt_2_series_1/m_axis_result_tdata[10]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.407 r  u1_shunt_2_series_1/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[10]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[10]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.255    38.613    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.031    38.644    u1_shunt_2_series_1/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.237    

Slack (MET) :             37.238ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.773ns (33.112%)  route 1.562ns (66.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.613    -0.927    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.449 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           1.562     1.112    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.295     1.407 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     1.407    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.494    38.473    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.395    38.868    
                         clock uncertainty           -0.255    38.613    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.032    38.645    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 37.238    

Slack (MET) :             37.255ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.642ns (27.717%)  route 1.674ns (72.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.614    -0.926    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[3]/Q
                         net (fo=1, routed)           1.674     1.266    u1_shunt_2_series_1/m_axis_result_tdata[3]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.124     1.390 r  u1_shunt_2_series_1/shunt_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.390    u1_shunt_2_series_1/shunt_buf[3]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.495    38.474    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[3]/C
                         clock pessimism              0.395    38.869    
                         clock uncertainty           -0.255    38.614    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)        0.031    38.645    u1_shunt_2_series_1/shunt_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 37.255    

Slack (MET) :             37.263ns  (required time - arrival time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (conver_clk_clk_wiz_0_1 rise@40.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.626%)  route 1.775ns (75.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.643    -0.897    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[1]/Q
                         net (fo=1, routed)           1.775     1.335    u1_shunt_2_series_0/m_axis_result_tdata[1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124     1.459 r  u1_shunt_2_series_0/shunt_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.459    u1_shunt_2_series_0/shunt_buf[1]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.521    38.501    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[1]/C
                         clock pessimism              0.395    38.896    
                         clock uncertainty           -0.255    38.641    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.081    38.722    u1_shunt_2_series_0/shunt_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                 37.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.583%)  route 0.608ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[10]/Q
                         net (fo=1, routed)           0.608     0.180    u1_shunt_2_series_0/m_axis_result_tdata[10]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  u1_shunt_2_series_0/shunt_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.225    u1_shunt_2_series_0/shunt_buf[10]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[10]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     0.102    u1_shunt_2_series_0/shunt_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.246ns (31.218%)  route 0.542ns (68.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.558    -0.606    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y118        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[2]/Q
                         net (fo=1, routed)           0.542     0.084    u1_shunt_2_series_1/m_axis_result_tdata[2]
    SLICE_X29Y118        LUT6 (Prop_lut6_I5_O)        0.098     0.182 r  u1_shunt_2_series_1/shunt_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.182    u1_shunt_2_series_1/shunt_buf[2]_i_1_n_0
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.827    -0.846    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y118        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.255    -0.034    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.092     0.058    u1_shunt_2_series_1/shunt_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.523%)  route 0.605ns (76.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X32Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[15]/Q
                         net (fo=1, routed)           0.605     0.139    u1_shunt_2_series_1/m_axis_result_tdata[11]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.184 r  u1_shunt_2_series_1/shunt_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u1_shunt_2_series_1/shunt_buf[11]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[11]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.091     0.056    u1_shunt_2_series_1/shunt_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.255%)  route 0.574ns (71.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.573    -0.591    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X28Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[4]/Q
                         net (fo=1, routed)           0.574     0.111    u1_shunt_2_series_0/m_axis_result_tdata[4]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.098     0.209 r  u1_shunt_2_series_0/shunt_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u1_shunt_2_series_0/shunt_buf[4]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[4]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.074    u1_shunt_2_series_0/shunt_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.077%)  route 0.624ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[0]/Q
                         net (fo=1, routed)           0.624     0.196    u1_shunt_2_series_0/m_axis_result_tdata[0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.241 r  u1_shunt_2_series_0/shunt_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.241    u1_shunt_2_series_0/shunt_buf[0]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[0]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.103    u1_shunt_2_series_0/shunt_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.976%)  route 0.596ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[5]/Q
                         net (fo=1, routed)           0.596     0.152    u1_shunt_2_series_1/m_axis_result_tdata[5]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.197 r  u1_shunt_2_series_1/shunt_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.197    u1_shunt_2_series_1/shunt_buf[5]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[5]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.057    u1_shunt_2_series_1/shunt_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.246ns (29.421%)  route 0.590ns (70.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.590     0.146    u1_shunt_2_series_0/m_axis_result_tdata[9]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.098     0.244 r  u1_shunt_2_series_0/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    u1_shunt_2_series_0/shunt_buf[9]_i_1_n_0
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     0.103    u1_shunt_2_series_0/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.874%)  route 0.599ns (74.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[7]/Q
                         net (fo=1, routed)           0.599     0.156    u1_shunt_2_series_1/m_axis_result_tdata[7]
    SLICE_X28Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.201 r  u1_shunt_2_series_1/shunt_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.201    u1_shunt_2_series_1/shunt_buf[7]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X28Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.092     0.057    u1_shunt_2_series_1/shunt_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_1/shunt_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.202%)  route 0.569ns (69.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.557    -0.607    u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y119        FDRE                                         r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  u1_float_2_fixed_1/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[9]/Q
                         net (fo=1, routed)           0.569     0.109    u1_shunt_2_series_1/m_axis_result_tdata[9]
    SLICE_X29Y119        LUT6 (Prop_lut6_I5_O)        0.098     0.207 r  u1_shunt_2_series_1/shunt_buf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.207    u1_shunt_2_series_1/shunt_buf[9]_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.826    -0.847    u1_shunt_2_series_1/conver_clk
    SLICE_X29Y119        FDRE                                         r  u1_shunt_2_series_1/shunt_buf_reg[9]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.255    -0.035    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.092     0.057    u1_shunt_2_series_1/shunt_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_shunt_2_series_0/shunt_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             conver_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (conver_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.247ns (30.193%)  route 0.571ns (69.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.572    -0.592    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/aclk
    SLICE_X30Y98         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[6]/Q
                         net (fo=1, routed)           0.571     0.127    u1_shunt_2_series_0/m_axis_result_tdata[6]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.099     0.226 r  u1_shunt_2_series_0/shunt_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.226    u1_shunt_2_series_0/shunt_buf[6]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.843    -0.830    u1_shunt_2_series_0/conver_clk
    SLICE_X31Y98         FDRE                                         r  u1_shunt_2_series_0/shunt_buf_reg[6]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.255    -0.018    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     0.074    u1_shunt_2_series_0/shunt_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  mul_clk_clk_wiz_0
  To Clock:  mul_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.104ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.083ns (35.794%)  route 3.736ns (64.206%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.919 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.919    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[25]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.140   198.914    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.023    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                        199.023    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                194.104    

Slack (MET) :             194.208ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.979ns (34.626%)  route 3.736ns (65.374%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.596 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.596    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_23
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.815 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.815    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[24]
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.514   198.494    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y81          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.140   198.914    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109   199.023    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                        199.023    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                194.208    

Slack (MET) :             194.220ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.966ns (34.477%)  route 3.736ns (65.523%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.802 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.802    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[21]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                194.220    

Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.958ns (34.385%)  route 3.736ns (65.615%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.794 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.794    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[23]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                194.228    

Slack (MET) :             194.233ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.016ns (35.684%)  route 3.634ns (64.316%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.634     3.189    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.313 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     3.313    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.845 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.845    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.959    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.073 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.073    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.187 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.187    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.301 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.301    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.415 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.415    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.749 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.749    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.520   198.500    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y87          FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.059    
                         clock uncertainty           -0.140   198.920    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)        0.062   198.982    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.982    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                194.233    

Slack (MET) :             194.269ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.021ns (35.694%)  route 3.641ns (64.306%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X35Y92         FDSE                                         r  u1_mux_0/export_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.445 r  u1_mux_0/export_reg_reg[0]/Q
                         net (fo=43, routed)          3.641     3.196    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/B[0]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124     3.320 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.320    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.853 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.853    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_3
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.970    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_7
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.087    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_11
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.204 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.204    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_15
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.321 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.321    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_19
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.438 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.438    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[1]_23
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.761 r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[1].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.761    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/O
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.522   198.502    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X10Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]/C
                         clock pessimism              0.559   199.061    
                         clock uncertainty           -0.140   198.922    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.109   199.031    u1_part_0/u1_float_mutiply_1/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][25]
  -------------------------------------------------------------------
                         required time                        199.031    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                194.269    

Slack (MET) :             194.282ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.885ns (33.712%)  route 3.706ns (66.288%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.641    -0.899    u1_mux_0/mul_clk
    SLICE_X33Y94         FDRE                                         r  u1_mux_0/export_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  u1_mux_0/export_reg_reg[3]/Q
                         net (fo=57, routed)          3.697     3.255    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[3]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.124     3.379 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.379    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.780 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     3.789    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_3
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.903 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.903    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_7
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.017 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.017    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_11
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.131 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.131    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_15
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_19
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.359 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.359    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[2]_23
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.693 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.693    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[25]
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X9Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.062   198.975    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][25]
  -------------------------------------------------------------------
                         required time                        198.975    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                194.282    

Slack (MET) :             194.304ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.882ns (33.497%)  route 3.736ns (66.503%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.718    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[22]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.304    

Slack (MET) :             194.324ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.862ns (33.259%)  route 3.736ns (66.741%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.479 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.479    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_19
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.698 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.698    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[20]
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y80          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][20]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                194.324    

Slack (MET) :             194.337ns  (required time - arrival time)
  Source:                 u1_mux_0/export_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (mul_clk_clk_wiz_0_1 rise@200.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.849ns (33.104%)  route 3.736ns (66.896%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.639    -0.901    u1_mux_0/mul_clk
    SLICE_X34Y92         FDSE                                         r  u1_mux_0/export_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  u1_mux_0/export_reg_reg[6]/Q
                         net (fo=80, routed)          3.736     3.354    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[6]
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124     3.478 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.478    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.011 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.011    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_3
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.128 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.128    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_7
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.245 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_11
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.362 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.362    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_cout[3]_15
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.685 r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.685    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[3]_2[17]
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.513   198.493    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X8Y79          FDRE                                         r  u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]/C
                         clock pessimism              0.559   199.052    
                         clock uncertainty           -0.140   198.913    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109   199.022    u1_part_0/u1_float_multiply_0/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                        199.022    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                194.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[7]
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.140    -0.444    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.075    -0.369    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.562    -0.602    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X43Y106        FDRE                                         r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.345    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q[2]
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.841    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X42Y106        SRL16E                                       r  u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.140    -0.450    
    SLICE_X42Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.356    u1_part_1/u1_float_multiply_6/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.570    -0.594    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/aclk
    SLICE_X35Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.354    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/a_mant_p1[1]
    SLICE_X34Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.841    -0.832    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/aclk
    SLICE_X34Y95         FDRE                                         r  u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.140    -0.442    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.120    -0.322    u1_float_2_fixed_0/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.565    -0.599    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X33Y104        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.359    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/D[6]
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.836    -0.837    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X31Y103        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.140    -0.444    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.072    -0.372    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X49Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.831    -0.842    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X47Y105        FDRE                                         r  u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.140    -0.449    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.071    -0.378    u1_part_0/u1_float_add_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[13]
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.828    -0.845    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y84         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.140    -0.451    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.072    -0.379    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.561    -0.603    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y87         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.100    -0.362    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[21]
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y86         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.140    -0.450    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.072    -0.378    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X40Y112        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.104    -0.360    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.first_q[18]
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.140    -0.452    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.075    -0.377    u1_part_1/u1_float_add_8/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/LRG_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.559    -0.605    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X55Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.101    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[8]
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.827    -0.846    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y83         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism              0.255    -0.591    
                         clock uncertainty            0.140    -0.452    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.072    -0.380    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             mul_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mul_clk_clk_wiz_0_1 rise@0.000ns - mul_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.560    -0.604    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X55Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.363    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/mant_op[14]
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.829    -0.844    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y85         FDRE                                         r  u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.140    -0.450    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.070    -0.380    u1_part_0/u1_float_mutiply_2/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.016    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u1_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u1_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u1_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u1_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u1_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u1_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u1_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u1_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  conver_clk_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'conver_clk_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            conver_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 3.623ns (43.430%)  route 4.719ns (56.570%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 f  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 f  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          3.000    20.460    conver_clk_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.527    23.987 f  conver_clk_OBUF_inst/O
                         net (fo=0)                   0.000    23.987    conver_clk
    H14                                                               f  conver_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_0/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.171ns (57.576%)  route 3.073ns (42.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  u1_shunt_2_series_0/series_reg_reg/Q
                         net (fo=1, routed)           3.073     2.654    gateway_0_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.693     6.347 r  gateway_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.347    gateway_0
    F16                                                               r  gateway_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_1/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 4.033ns (63.777%)  route 2.290ns (36.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.617    -0.923    u1_shunt_2_series_1/conver_clk
    SLICE_X14Y120        FDRE                                         r  u1_shunt_2_series_1/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  u1_shunt_2_series_1/series_reg_reg/Q
                         net (fo=1, routed)           2.290     1.885    gateway_1_OBUF
    G16                  OBUF (Prop_obuf_I_O)         3.515     5.400 r  gateway_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.400    gateway_1
    G16                                                               r  gateway_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'conver_clk_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            conver_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.254ns (50.231%)  route 1.242ns (49.769%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.743    -0.420    conver_clk_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.228     0.808 r  conver_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.808    conver_clk
    H14                                                               r  conver_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_1/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.380ns (68.843%)  route 0.624ns (31.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.560    -0.604    u1_shunt_2_series_1/conver_clk
    SLICE_X14Y120        FDRE                                         r  u1_shunt_2_series_1/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  u1_shunt_2_series_1/series_reg_reg/Q
                         net (fo=1, routed)           0.624     0.184    gateway_1_OBUF
    G16                  OBUF (Prop_obuf_I_O)         1.216     1.400 r  gateway_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.400    gateway_1
    G16                                                               r  gateway_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_0/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.424ns (59.078%)  route 0.986ns (40.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_shunt_2_series_0/series_reg_reg/Q
                         net (fo=1, routed)           0.986     0.542    gateway_0_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.276     1.818 r  gateway_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.818    gateway_0
    F16                                                               r  gateway_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  conver_clk_clk_wiz_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'conver_clk_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            conver_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 3.623ns (43.430%)  route 4.719ns (56.570%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 f  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 f  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          3.000    20.460    conver_clk_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.527    23.987 f  conver_clk_OBUF_inst/O
                         net (fo=0)                   0.000    23.987    conver_clk
    H14                                                               f  conver_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_0/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.171ns (57.576%)  route 3.073ns (42.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    -0.898    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  u1_shunt_2_series_0/series_reg_reg/Q
                         net (fo=1, routed)           3.073     2.654    gateway_0_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.693     6.347 r  gateway_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.347    gateway_0
    F16                                                               r  gateway_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_1/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 4.033ns (63.777%)  route 2.290ns (36.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          1.617    -0.923    u1_shunt_2_series_1/conver_clk
    SLICE_X14Y120        FDRE                                         r  u1_shunt_2_series_1/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  u1_shunt_2_series_1/series_reg_reg/Q
                         net (fo=1, routed)           2.290     1.885    gateway_1_OBUF
    G16                  OBUF (Prop_obuf_I_O)         3.515     5.400 r  gateway_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.400    gateway_1
    G16                                                               r  gateway_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'conver_clk_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            conver_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.254ns (50.231%)  route 1.242ns (49.769%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.743    -0.420    conver_clk_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.228     0.808 r  conver_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.808    conver_clk
    H14                                                               r  conver_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_1/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.380ns (68.843%)  route 0.624ns (31.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.560    -0.604    u1_shunt_2_series_1/conver_clk
    SLICE_X14Y120        FDRE                                         r  u1_shunt_2_series_1/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  u1_shunt_2_series_1/series_reg_reg/Q
                         net (fo=1, routed)           0.624     0.184    gateway_1_OBUF
    G16                  OBUF (Prop_obuf_I_O)         1.216     1.400 r  gateway_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.400    gateway_1
    G16                                                               r  gateway_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_shunt_2_series_0/series_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by conver_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gateway_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.424ns (59.078%)  route 0.986ns (40.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock conver_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    u1_clk_wiz_0/inst/conver_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=43, routed)          0.572    -0.592    u1_shunt_2_series_0/conver_clk
    SLICE_X30Y99         FDRE                                         r  u1_shunt_2_series_0/series_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u1_shunt_2_series_0/series_reg_reg/Q
                         net (fo=1, routed)           0.986     0.542    gateway_0_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.276     1.818 r  gateway_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.818    gateway_0
    F16                                                               r  gateway_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mul_clk_clk_wiz_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[13]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[14]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[15]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[17]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[18]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[20]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[8]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[9]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.602ns (30.578%)  route 3.636ns (69.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          1.764     5.238    u1_mux_1/export_reg_reg[0]_0
    SLICE_X35Y115        FDSE                                         r  u1_mux_1/export_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.497    -1.524    u1_mux_1/mul_clk
    SLICE_X35Y115        FDSE                                         r  u1_mux_1/export_reg_reg[10]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.602ns (30.578%)  route 3.636ns (69.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          1.764     5.238    u1_mux_1/export_reg_reg[0]_0
    SLICE_X35Y115        FDRE                                         r  u1_mux_1/export_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.497    -1.524    u1_mux_1/mul_clk
    SLICE_X35Y115        FDRE                                         r  u1_mux_1/export_reg_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.290ns (22.216%)  route 1.017ns (77.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.280     1.307    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[24]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.290ns (22.216%)  route 1.017ns (77.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.280     1.307    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[27]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[23]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[25]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[26]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[28]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[29]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[30]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[31]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.290ns (21.388%)  route 1.068ns (78.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.033    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.078 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          0.280     1.358    u1_mux_1/export_reg_reg[0]_0
    SLICE_X35Y109        FDSE                                         r  u1_mux_1/export_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.834    -0.839    u1_mux_1/mul_clk
    SLICE_X35Y109        FDSE                                         r  u1_mux_1/export_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mul_clk_clk_wiz_0_1

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[13]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[14]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[15]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[17]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[18]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDSE                                         r  u1_mux_1/export_reg_reg[20]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[8]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.602ns (28.779%)  route 3.964ns (71.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          2.092     5.565    u1_mux_1/export_reg_reg[0]_0
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.498    -1.523    u1_mux_1/mul_clk
    SLICE_X34Y113        FDRE                                         r  u1_mux_1/export_reg_reg[9]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.602ns (30.578%)  route 3.636ns (69.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          1.764     5.238    u1_mux_1/export_reg_reg[0]_0
    SLICE_X35Y115        FDSE                                         r  u1_mux_1/export_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.497    -1.524    u1_mux_1/mul_clk
    SLICE_X35Y115        FDSE                                         r  u1_mux_1/export_reg_reg[10]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.602ns (30.578%)  route 3.636ns (69.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           1.872     3.349    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          1.764     5.238    u1_mux_1/export_reg_reg[0]_0
    SLICE_X35Y115        FDRE                                         r  u1_mux_1/export_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        1.497    -1.524    u1_mux_1/mul_clk
    SLICE_X35Y115        FDRE                                         r  u1_mux_1/export_reg_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.290ns (22.216%)  route 1.017ns (77.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.280     1.307    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[24]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.290ns (22.216%)  route 1.017ns (77.784%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.280     1.307    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y98         FDSE                                         r  u1_mux_0/export_reg_reg[27]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[23]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[25]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[26]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[28]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDSE                                         r  u1_mux_0/export_reg_reg[29]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[30]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_0/export_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.290ns (21.784%)  route 1.043ns (78.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.737     0.982    u1_part_0/mux_set_port_IBUF
    SLICE_X15Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  u1_part_0/export_reg[31]_i_1/O
                         net (fo=32, routed)          0.306     1.333    u1_mux_0/export_reg_reg[0]_0
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.843    -0.830    u1_mux_0/mul_clk
    SLICE_X33Y99         FDRE                                         r  u1_mux_0/export_reg_reg[31]/C

Slack:                    inf
  Source:                 mux_set_port
                            (input port)
  Destination:            u1_mux_1/export_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mul_clk_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.290ns (21.388%)  route 1.068ns (78.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  mux_set_port (IN)
                         net (fo=0)                   0.000     0.000    mux_set_port
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  mux_set_port_IBUF_inst/O
                         net (fo=2, routed)           0.788     1.033    u1_part_1/mux_set_port_IBUF
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.078 r  u1_part_1/export_reg[30]_i_1/O
                         net (fo=32, routed)          0.280     1.358    u1_mux_1/export_reg_reg[0]_0
    SLICE_X35Y109        FDSE                                         r  u1_mux_1/export_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mul_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1_clk_wiz_0/inst/sys_clk_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1_clk_wiz_0/inst/mul_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4200, routed)        0.834    -0.839    u1_mux_1/mul_clk
    SLICE_X35Y109        FDSE                                         r  u1_mux_1/export_reg_reg[0]/C





