// Seed: 3372990494
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output logic id_2
);
  initial id_2 <= 1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  assign id_0 = -1;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output tri id_4,
    output wand id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    output uwire id_9,
    input uwire id_10,
    input wand id_11,
    output tri0 id_12,
    output wor id_13,
    input supply1 id_14,
    output tri0 id_15,
    input wand id_16,
    input uwire id_17,
    input supply0 id_18,
    input wand id_19,
    input wand id_20,
    input wand id_21,
    inout wire id_22,
    input wire id_23,
    input tri id_24,
    input tri id_25,
    input tri0 id_26
);
  wire id_28, id_29, id_30, id_31;
  module_0 modCall_1 ();
  assign id_13 = -1;
endmodule
