module dff1 (out, clk, d);

output reg out;
input clk, d;

wire a, b;
reg q, q_bar;

assign a = ~(d & clk);
assign b = ~(a & clk);

always @ (posedge clk)
begin
	q = ~(a & q_bar);
	q_bar = ~(b & q);
end

always @ (negedge clk)
begin
	out = q;
end

endmodule