/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Samsung A8SQLTE KOR PROJECT Rev03";
	compatible = "qcom,sdm670-mtp", "qcom,sdm670", "qcom,mtp";
	qcom,msm-id = <0x168 0x0 0x189 0x0>;
	interrupt-parent = <0x1>;
	qcom,board-id = <0x8 0x3>;

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			efficiency = <0x400>;
			cache-size = <0x10000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0x2>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x2>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-size = <0x100000>;
					cache-level = <0x3>;
					phandle = <0x6>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x17d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xa000>;
				phandle = <0x185>;
			};

			l1-tlb {
				qcom,dump-size = <0x3000>;
				phandle = <0x18f>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			efficiency = <0x400>;
			cache-size = <0x10000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0x7>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x17e>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xa000>;
				phandle = <0x186>;
			};

			l1-tlb {
				qcom,dump-size = <0x3000>;
				phandle = <0x190>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			efficiency = <0x400>;
			cache-size = <0x10000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0x8>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x17f>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xa000>;
				phandle = <0x187>;
			};

			l1-tlb {
				qcom,dump-size = <0x3000>;
				phandle = <0x191>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			efficiency = <0x400>;
			cache-size = <0x10000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0x9>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x180>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xa000>;
				phandle = <0x188>;
			};

			l1-tlb {
				qcom,dump-size = <0x3000>;
				phandle = <0x192>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			efficiency = <0x400>;
			cache-size = <0x10000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0xa>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xa>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x181>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xa000>;
				phandle = <0x189>;
			};

			l1-tlb {
				qcom,dump-size = <0x3000>;
				phandle = <0x193>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			efficiency = <0x400>;
			cache-size = <0x10000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0xb>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x182>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xa000>;
				phandle = <0x18a>;
			};

			l1-tlb {
				qcom,dump-size = <0x3000>;
				phandle = <0x194>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			efficiency = <0x6cc>;
			cache-size = <0x20000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0xc>;
			sched-energy-costs = <0xd 0xe>;
			qcom,lmh-dcvs = <0xf>;
			#cooling-cells = <0x2>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xc>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x24000>;
				phandle = <0x183>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x14000>;
				phandle = <0x18b>;
			};

			l1-tlb {
				qcom,dump-size = <0x3c000>;
				phandle = <0x195>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			efficiency = <0x6cc>;
			cache-size = <0x20000>;
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <0x10>;
			sched-energy-costs = <0xd 0xe>;
			qcom,lmh-dcvs = <0xf>;
			#cooling-cells = <0x2>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x24000>;
				phandle = <0x184>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x14000>;
				phandle = <0x18c>;
			};

			l1-tlb {
				qcom,dump-size = <0x3c000>;
				phandle = <0x196>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x19>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0x1a>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@13 {
				reg = <0xd>;
				memory-region = <0x1b>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0x1c>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0x1d>;
				qcom,ion-heap-type = "DMA";
			};
		};

		qcom,smp2p-modem@1799000c {
			compatible = "qcom,smp2p";
			reg = <0x1799000c 0x4>;
			qcom,remote-pid = <0x1>;
			qcom,irq-bitmask = <0x4000>;
			interrupts = <0x0 0x1c3 0x1>;
		};

		qcom,smp2p-adsp@1799000c {
			compatible = "qcom,smp2p";
			reg = <0x1799000c 0x4>;
			qcom,remote-pid = <0x2>;
			qcom,irq-bitmask = <0x4000000>;
			interrupts = <0x0 0xac 0x1>;
		};

		qcom,smp2p-cdsp@1799000c {
			compatible = "qcom,smp2p";
			reg = <0x1799000c 0x4>;
			qcom,remote-pid = <0x5>;
			qcom,irq-bitmask = <0x40>;
			interrupts = <0x0 0x240 0x1>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1e>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0x1e 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1f>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0x1f 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x20>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x20 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x21>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x21 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x22>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x22 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x23>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x23 0x0 0x0>;
		};

		qcom,smp2pgpio-sleepstate-gpio-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "sleepstate";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x24>;
		};

		qcom,smp2pgpio-sleepstate-2-out {
			compatible = "qcom,smp2pgpio-sleepstate-out";
			gpios = <0x24 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-5-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x5>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x25>;
		};

		qcom,smp2pgpio_test_smp2p_5_in {
			compatible = "qcom,smp2pgpio_test_smp2p_5_in";
			gpios = <0x25 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-5-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x5>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x26>;
		};

		qcom,smp2pgpio_test_smp2p_5_out {
			compatible = "qcom,smp2pgpio_test_smp2p_5_out";
			gpios = <0x26 0x0 0x0>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1b9>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1ba>;
		};

		qcom,smp2pgpio-ipa-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "ipa";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1bd>;
		};

		qcom,smp2pgpio-ipa-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "ipa";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1be>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1c2>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1c3>;
		};

		qcom,smp2pgpio-ssr-smp2p-5-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x5>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1c7>;
		};

		qcom,smp2pgpio-ssr-smp2p-5-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x5>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1c8>;
		};

		qcom,smp2pgpio-wlan-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "wlan";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x1db>;
		};

		qcom,smp2pgpio-rdbg-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x27>;
		};

		qcom,smp2pgpio_client_rdbg_2_in {
			compatible = "qcom,smp2pgpio_client_rdbg_2_in";
			gpios = <0x27 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x28>;
		};

		qcom,smp2pgpio_client_rdbg_2_out {
			compatible = "qcom,smp2pgpio_client_rdbg_2_out";
			gpios = <0x28 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x29>;
		};

		qcom,smp2pgpio_client_rdbg_1_in {
			compatible = "qcom,smp2pgpio_client_rdbg_1_in";
			gpios = <0x29 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x2a>;
		};

		qcom,smp2pgpio_client_rdbg_1_out {
			compatible = "qcom,smp2pgpio_client_rdbg_1_out";
			gpios = <0x2a 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-5-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x5>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x2b>;
		};

		qcom,smp2pgpio_client_rdbg_5_in {
			compatible = "qcom,smp2pgpio_client_rdbg_5_in";
			gpios = <0x2b 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-5-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x5>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x2c>;
		};

		qcom,smp2pgpio_client_rdbg_5_out {
			compatible = "qcom,smp2pgpio_client_rdbg_5_out";
			gpios = <0x2c 0x0 0x0>;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x6000>;
			qcom,bus-mas-id = <0x56>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x33>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x2d 0x3 0x0>;
			};
		};

		qcom,qup_uart@0x898000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x58 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x2f 0x30 0x31>;
			pinctrl-1 = <0x2f 0x30 0x31>;
			interrupts-extended = <0x1 0x0 0x25f 0x0 0x32 0x30 0x0>;
			status = "ok";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x33>;
		};

		qcom,qup_uart@0x89c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5a 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x34>;
			pinctrl-1 = <0x35>;
			interrupts-extended = <0x1 0x0 0x260 0x0 0x32 0x60 0x0>;
			status = "disabled";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x33>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x0 0x259 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x4c 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x0 0x3 0x40 0x0 0x36 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x37>;
			pinctrl-1 = <0x38>;
			qcom,wrapper-core = <0x33>;
			status = "disabled";
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x0 0x25a 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x4e 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x1 0x3 0x40 0x0 0x36 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x39>;
			pinctrl-1 = <0x3a>;
			qcom,wrapper-core = <0x33>;
			status = "disabled";
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x0 0x25b 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x50 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x2 0x3 0x40 0x0 0x36 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x3b>;
			pinctrl-1 = <0x3c>;
			qcom,wrapper-core = <0x33>;
			status = "ok";

			qcom,eeprom@58 {
				cell-index = <0x0>;
				reg = <0x58>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x1>;
				slave-addr = <0xb0>;
				sensor-mode = <0x0>;
				qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg";
				qcom,cam-power-seq-val = "cam_vaf", "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x1 0x1>;
				qcom,cam-power-seq-delay = <0x2 0x2>;
				cam_vaf-supply = <0x3d>;
				cam_vio-supply = <0x3e>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40>;
				sensor-position = <0x0>;
				rgltr-cntrl-support;
				phandle = <0x240>;
			};

			qcom,eeprom@51 {
				cell-index = <0x1>;
				reg = <0x51>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x1>;
				slave-addr = <0xa2>;
				sensor-mode = <0x0>;
				qcom,cam-power-seq-type = "sensor_vreg";
				qcom,cam-power-seq-val = "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x1>;
				qcom,cam-power-seq-delay = <0x2>;
				cam_vio-supply = <0x3e>;
				regulator-names = "cam_vio";
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x30d40>;
				sensor-position = <0x1>;
				rgltr-cntrl-support;
				phandle = <0x247>;
			};

			qcom,eeprom@50 {
				cell-index = <0x3>;
				reg = <0x50>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x1>;
				slave-addr = <0xa0>;
				sensor-mode = <0x0>;
				qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg";
				qcom,cam-power-seq-val = "cam_vaf", "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x1 0x1>;
				qcom,cam-power-seq-delay = <0x2 0x2>;
				cam_vaf-supply = <0x3d>;
				cam_vio-supply = <0x3e>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40>;
				sensor-position = <0x0>;
				rgltr-cntrl-support;
				phandle = <0x255>;
			};

			qcom,actuator@18 {
				cell-index = <0x0>;
				reg = <0x18>;
				compatible = "qcom,actuator";
				cam_vaf-supply = <0x3d>;
				cam_vio-supply = <0x3e>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40>;
				phandle = <0x23e>;
			};

			qcom,actuator@1C {
				cell-index = <0x2>;
				reg = <0x1c>;
				compatible = "qcom,actuator";
				cci-master = <0x1>;
				cam_vaf-supply = <0x3d>;
				cam_vio-supply = <0x3e>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40>;
				phandle = <0x256>;
			};
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x0 0x25c 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x52 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x3 0x3 0x40 0x0 0x36 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x3f>;
			pinctrl-1 = <0x40>;
			qcom,wrapper-core = <0x33>;
			status = "okay";

			nq@28 {
				compatible = "qcom,nq-nci";
				reg = <0x28>;
				qcom,nq-irq = <0x32 0x2c 0x0>;
				qcom,nq-ven = <0x32 0xc 0x0>;
				qcom,nq-firm = <0x32 0x2b 0x0>;
				qcom,nq-clkreq = <0x41 0x4 0x0>;
				qcom,nq-esepwr = <0x32 0x74 0x0>;
				interrupt-parent = <0x32>;
				qcom,clk-src = "BBCLK3";
				interrupts = <0x2c 0x0>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active", "nfc_suspend";
				pinctrl-0 = <0x42 0x43 0x44>;
				pinctrl-1 = <0x45 0x46>;
				clocks = <0x47 0x4>;
				clock-names = "ref_clk";
			};

			pn547@2B {
				compatible = "pn547";
				reg = <0x2b>;
				interrupt-parent = <0x32>;
				interrupts = <0x1a 0x0>;
				pn547,irq-gpio = <0x32 0x1a 0x0>;
				pn547,ven-gpio = <0x48 0xc 0x0>;
				pn547,firm-gpio = <0x32 0x6c 0x0>;
				pn547,clk_req-gpio = <0x41 0x4 0x0>;
				pn547,pwr_req = <0x48 0xb 0x0>;
				pn547,pvdd-gpio = <0x48 0x7 0x0>;
				pinctrl-names = "init";
				pinctrl-0 = <0x44>;
			};
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x0 0x25d 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x54 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x4 0x3 0x40 0x0 0x36 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x49>;
			pinctrl-1 = <0x4a>;
			qcom,wrapper-core = <0x33>;
			status = "okay";

			isl98611_backlight@29 {
				compatible = "isl98611,backlight-control";
				reg = <0x29>;
				isl98611_en_gpio = <0x32 0x15 0x0>;
				isl98611_enp_gpio = <0x32 0x73 0x0>;
				isl98611_enn_gpio = <0x32 0x7d 0x0>;
				blic_init_data = [01 00 02 bf 03 02 04 14 05 14 06 f4 10 ff 11 07 12 bf 13 80 14 fd 16 f5 17 8d];
			};
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x0 0x25e 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x56 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x5 0x3 0x40 0x0 0x36 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x4b>;
			pinctrl-1 = <0x4c>;
			qcom,wrapper-core = <0x33>;
			status = "disabled";
		};

		i2c@898000 {
			compatible = "qcom,i2c-geni";
			reg = <0x898000 0x4000>;
			interrupts = <0x0 0x25f 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x58 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x6 0x3 0x40 0x0 0x36 0x1 0x6 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x4d>;
			pinctrl-1 = <0x4e>;
			qcom,wrapper-core = <0x33>;
			status = "disabled";
		};

		i2c@89c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x89c000 0x4000>;
			interrupts = <0x0 0x260 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5a 0x2e 0x6c 0x2e 0x6d>;
			dmas = <0x36 0x0 0x7 0x3 0x40 0x0 0x36 0x1 0x7 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x4f>;
			pinctrl-1 = <0x50>;
			qcom,wrapper-core = <0x33>;
			status = "okay";

			tfa98xx@34 {
				#sound-dai-cells = <0x1>;
				compatible = "nxp,tfa98xx";
				reg = <0x34>;
				phandle = <0x22e>;
			};
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x4c 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x51>;
			pinctrl-1 = <0x52>;
			interrupts = <0x0 0x259 0x0>;
			spi-max-frequency = <0x124f800>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x0 0x1 0x40 0x0 0x36 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "okay";

			tdmb-spi@0 {
				compatible = "tdmb_spi_comp";
				reg = <0x0>;
				spi-max-frequency = <0x124f800>;
			};
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x4e 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x53>;
			pinctrl-1 = <0x54>;
			interrupts = <0x0 0x25a 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x1 0x1 0x40 0x0 0x36 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x50 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x55>;
			pinctrl-1 = <0x56>;
			interrupts = <0x0 0x25b 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x2 0x1 0x40 0x0 0x36 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x52 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x57>;
			pinctrl-1 = <0x58>;
			interrupts = <0x0 0x25c 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x3 0x1 0x40 0x0 0x36 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@890000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x54 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x59>;
			pinctrl-1 = <0x5a>;
			interrupts = <0x0 0x25d 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x4 0x1 0x40 0x0 0x36 0x1 0x4 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x56 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x5b>;
			pinctrl-1 = <0x5c>;
			interrupts = <0x0 0x25e 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x5 0x1 0x40 0x0 0x36 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@898000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x58 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x5d>;
			pinctrl-1 = <0x5e>;
			interrupts = <0x0 0x25f 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x6 0x1 0x40 0x0 0x36 0x1 0x6 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@89c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5a 0x2e 0x6c 0x2e 0x6d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x5f>;
			pinctrl-1 = <0x60>;
			interrupts = <0x0 0x260 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x33>;
			dmas = <0x36 0x0 0x7 0x1 0x40 0x0 0x36 0x1 0x7 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x6000>;
			qcom,bus-mas-id = <0x54>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x63>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x2d 0x6c3 0x0>;
			};
		};

		qcom,qup_uart@0xa84000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5e 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x61>;
			pinctrl-1 = <0x62>;
			interrupts = <0x0 0x162 0x0>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		qcom,qup_uart@0xa88000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x60 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x64>;
			pinctrl-1 = <0x65>;
			interrupts = <0x0 0x163 0x0>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		qcom,qup_uart@0xa90000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x66>;
			pinctrl-1 = <0x67>;
			interrupts = <0x0 0x165 0x0>;
			qcom,wrapper-core = <0x63>;
			status = "ok";
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x0 0x161 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5c 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x0 0x3 0x40 0x0 0x68 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x69>;
			pinctrl-1 = <0x6a>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x0 0x162 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5e 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x1 0x3 0x40 0x0 0x68 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x6b>;
			pinctrl-1 = <0x6c>;
			qcom,wrapper-core = <0x63>;
			status = "ok";

			touchscreen@20 {
				status = "disabled";
				compatible = "zinitix,zt75xx_ts_device";
				reg = <0x20>;
				pinctrl-names = "default";
				pinctrl-0 = <0x6d>;
				zinitix,irq_gpio = <0x32 0x7b 0x0>;
				zinitix,regulator_avdd = "pm660l_l3";
				zinitix,x_resolution = <0x438>;
				zinitix,y_resolution = <0x8ac>;
				zinitix,area-size = <0x30 0x60 0x3c>;
				zinitix,page_size = <0x80>;
				zinitix,chip_name = "ZT7548";
				zinitix,tclm_level = <0x1>;
				zinitix,afe_base = <0x0>;
				zinitix,mis_cal_check;
				zinitix,ss_touch_num = <0x1>;
			};

			touchscreen@70 {
				status = "disabled";
				compatible = "synaptics,rmi4";
				reg = <0x70>;
				pinctrl-names = "default";
				pinctrl-0 = <0x6d>;
				synaptics,irq_gpio = <0x32 0x7b 0x0>;
				synaptics,irq_type = <0x2008>;
				synaptics,max_coords = <0x438 0x780>;
				synaptics,num_lines = <0x1e 0x12>;
				synaptics,project_name = "A9S", "G8870";
				synaptics,irq-on-state = <0x0>;
				synaptics,ub-i2c-addr = <0x2c>;
				synaptics,power-delay-ms = <0xc8>;
				synaptics,reset-delay-ms = <0xc8>;
				synaptics,reset-on-state = <0x0>;
				synaptics,reset-active-ms = <0x14>;
				synaptics,firmware_name = "tsp_synaptics/td4300_on7xelte.fw";
				synaptics,firmware_name_bl = "tsp_synaptics/td4300_on7xelte_recovery.fw";
				synaptics,ss_touch_num = <0x1>;
				synaptics,bringup;
			};

			touchscreen@62 {
				status = "okay";
				compatible = "novatek,nvt-ts";
				reg = <0x62>;
				pinctrl-names = "default";
				pinctrl-0 = <0x6d>;
				novatek,firmware_name = "tsp_novatek/nt36672_a8s.fw";
				novatek,irq-gpio = <0x32 0x7b 0x2002>;
				novatek,resolution = <0x438 0x924>;
				novatek,max_touch_num = <0xa>;
				novatek,area-size = <0x85 0x10a 0x155>;
				novatek,ss_touch_num = <0x1>;
				novatek,factory_item_version = <0x1>;
				novatek,mp-support-dt;

				novatek-mp-criteria-7201@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "novatek-mp-criteria-7201";
					open_test_spec = <0x0 0xe42>;
					short_test_spec = <0x2c74 0x36b0>;
					diff_test_frame = <0x32>;
				};
			};
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x0 0x163 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x60 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x2 0x3 0x40 0x0 0x68 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x6e>;
			pinctrl-1 = <0x6f>;
			qcom,wrapper-core = <0x63>;
			status = "ok";

			nx30p6093@36 {
				status = "disabled";
				compatible = "nxp,nx30p6093";
				reg = <0x36>;
				interrupt-parent = <0x32>;
				interrupts = <0x5 0x0>;
				nxp,long-wakeup-sec = <0x7080>;
				nxp,short-wakeup-ms = <0x2bf20>;
				pinctrl-names = "default";
				pinctrl-0 = <0x70>;
			};

			qcom,smb1355@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupt-parent = <0x32>;
				interrupts = <0x36 0x8>;
				interrupt_names = "smb1355_0";
				interrupt-controller;
				#interrupt-cells = <0x3>;
				qcom,periph-map = <0x10 0x12 0x13 0x16>;
				pinctrl-names = "default";
				pinctrl-0 = <0x71 0x72>;
				status = "disabled";
				phandle = <0x74>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x73>;
				};

				qcom,smb1355-charger@1000 {
					compatible = "qcom,smb1355";
					qcom,pmic-revid = <0x73>;
					reg = <0x1000 0x700>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					interrupt-parent = <0x74>;
					status = "ok";
					io-channels = <0x75 0x2 0x75 0xc>;
					io-channel-names = "charger_temp", "charger_temp_max";

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x10 0x1 0x1>;
						interrupt-names = "chg-state-change";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x16 0x1 0x1 0x16 0x6 0x1>;
						interrupt-names = "wdog-bark", "temperature-change";
					};
				};
			};

			qcom,smb1355@c {
				compatible = "qcom,i2c-pmic";
				reg = <0xc>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupt-parent = <0x32>;
				interrupts = <0x36 0x8>;
				interrupt_names = "smb1355_1";
				interrupt-controller;
				#interrupt-cells = <0x3>;
				qcom,periph-map = <0x10 0x12 0x13 0x16>;
				pinctrl-names = "default";
				pinctrl-0 = <0x71 0x72>;
				status = "disabled";
				phandle = <0x77>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x76>;
				};

				qcom,smb1355-charger@1000 {
					compatible = "qcom,smb1355";
					qcom,pmic-revid = <0x76>;
					reg = <0x1000 0x700>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					interrupt-parent = <0x77>;
					status = "ok";
					io-channels = <0x75 0x2 0x75 0xc>;
					io-channel-names = "charger_temp", "charger_temp_max";

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x10 0x1 0x1>;
						interrupt-names = "chg-state-change";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x16 0x1 0x1 0x16 0x6 0x1>;
						interrupt-names = "wdog-bark", "temperature-change";
					};
				};
			};

			aqt1000-i2c-codec@d {
				status = "disabled";
				compatible = "qcom,aqt1000-i2c-codec";
				reg = <0xd>;
				interrupt-controller;
				#interrupt-cells = <0x1>;
				interrupt-parent = <0x32>;
				qcom,gpio-connect = <0x32 0x4f 0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x78>;
				qcom,aqt-rst-gpio-node = <0x79>;
				qcom,cdc-vdd-mic-bias-supply = <0x7a>;
				qcom,cdc-vdd-mic-bias-voltage = <0x328980 0x328980>;
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-micbias-ldoh-v = <0x3>;
				qcom,cdc-ext-clk-rate = <0x124f800>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				clock-names = "aqt_clk";
				clocks = <0x7b 0x0>;
			};
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x0 0x164 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x62 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x3 0x3 0x40 0x0 0x68 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x7c>;
			pinctrl-1 = <0x7d>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x0 0x165 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x4 0x3 0x40 0x0 0x68 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x7e>;
			pinctrl-1 = <0x7f>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x0 0x166 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x66 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x5 0x3 0x40 0x0 0x68 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x80>;
			pinctrl-1 = <0x81>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		i2c@a98000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa98000 0x4000>;
			interrupts = <0x0 0x167 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x68 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x6 0x3 0x40 0x0 0x68 0x1 0x6 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x82>;
			pinctrl-1 = <0x83>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		i2c@a9c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa9c000 0x4000>;
			interrupts = <0x0 0x168 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6a 0x2e 0x6e 0x2e 0x6f>;
			dmas = <0x68 0x0 0x7 0x3 0x40 0x0 0x68 0x1 0x7 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x84>;
			pinctrl-1 = <0x85>;
			qcom,wrapper-core = <0x63>;
			status = "disabled";
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5c 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x86>;
			pinctrl-1 = <0x87>;
			interrupts = <0x0 0x161 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x0 0x1 0x40 0x0 0x68 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "okay";

			dbmd4_interface@0 {
				compatible = "dspg,dbmd4-spi";
				spi-max-frequency = <0xf4240>;
				read-chunk-size = <0x2000>;
				write-chunk-size = <0x20000>;
				reg = <0x0>;
				qcom,spiop-read = <0x3 0x3 0x0 0x0 0x0>;
				qcom,spiop-readseq = <0x3 0x3 0x0 0x0 0x0>;
				qcom,spiop-queryid = <0x90 0x3 0x0 0x0 0x0>;
				qcom,spiop-pprog = <0x2 0x2 0x0 0x0 0x0>;
				qcom,spiop-wenable = <0x6 0x0 0x0 0x0 0x0>;
				qcom,spiop-readst = <0x5 0x0 0x0 0x0 0x0>;
				qcom,spiop-erase = <0x20 0x2 0x0 0xa 0x1e>;
				qcom,spi-busy-mask = <0x1>;
				qcom,spi-page-size = <0x256>;
				qcom,spi-erase-size = <0x4096>;
				phandle = <0x32e>;
			};
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x5e 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x88>;
			pinctrl-1 = <0x89>;
			interrupts = <0x0 0x162 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x1 0x1 0x40 0x0 0x68 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x60 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x8a>;
			pinctrl-1 = <0x8b>;
			interrupts = <0x0 0x163 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x2 0x1 0x40 0x0 0x68 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x62 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x8c>;
			pinctrl-1 = <0x8d>;
			interrupts = <0x0 0x164 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x3 0x1 0x40 0x0 0x68 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x8e>;
			pinctrl-1 = <0x8f>;
			interrupts = <0x0 0x165 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x4 0x1 0x40 0x0 0x68 0x1 0x4 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x66 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x90>;
			pinctrl-1 = <0x91>;
			interrupts = <0x0 0x166 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x5 0x1 0x40 0x0 0x68 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@a98000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa98000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x68 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x92>;
			pinctrl-1 = <0x93>;
			interrupts = <0x0 0x167 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x6 0x1 0x40 0x0 0x68 0x1 0x6 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
		};

		spi@a9c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa9c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x6a 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x94>;
			pinctrl-1 = <0x95>;
			interrupts = <0x0 0x168 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x63>;
			dmas = <0x68 0x0 0x7 0x1 0x40 0x0 0x68 0x1 0x7 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "ok";

			etspi-spi@0 {
				compatible = "etspi,et5xx";
				reg = <0x0>;
				spi-max-frequency = <0xf42400>;
				etspi-sleepPin = <0x48 0xf 0x0>;
				etspi-drdyPin = <0x32 0x4f 0x1>;
				etspi-ldoPin = <0x48 0x6 0x0>;
				etspi-min_cpufreq_limit = <0x1ec300>;
				etspi-chipid = "ET516";
				etspi-orient = <0x2>;
				pinctrl-names = "default", "sleep", "idle";
				pinctrl-0 = <0x96>;
				pinctrl-1 = <0x96>;
				pinctrl-2 = <0x97>;
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0x9d>;
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x99>;
						phandle = <0x9e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x9a>;
						phandle = <0xab>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			arm,buffer-size = <0x400000>;
			arm,sg-enable;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x9b 0x9c>;
			coresight-csr = <0x9d>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x9e>;
					phandle = <0x99>;
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x9f>;
						phandle = <0xa1>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xa0>;
						phandle = <0xba>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x9d>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xa1>;
						phandle = <0x9f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa2>;
						phandle = <0xa3>;
					};
				};
			};
		};

		funnel@0x6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xa3>;
						phandle = <0xa2>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa4>;
						phandle = <0xf2>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa5>;
						phandle = <0xa6>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xa6>;
						phandle = <0xa5>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa7>;
						phandle = <0xa9>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xa8>;
						phandle = <0xaa>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xa9>;
					phandle = <0xa7>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;

			port {

				endpoint {
					remote-endpoint = <0xaa>;
					phandle = <0xa8>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x9b 0x9c>;
			arm,default-sink;
			coresight-csr = <0x9d>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xab>;
						phandle = <0x9a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xac>;
						phandle = <0xad>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xad>;
						phandle = <0xac>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xae>;
						phandle = <0xb2>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xaf>;
						phandle = <0xb5>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb0>;
						phandle = <0xb8>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xb1>;
					phandle = <0xb4>;
				};
			};
		};

		hwevent@0x014066f0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x14066f0 0x4 0x14166f0 0x4 0x1406038 0x4 0x1416038 0x4>;
			reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl", "ddr-ch23-ctrl";
			coresight-csr = <0x9d>;
			coresight-name = "coresight-hwevent";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		funnel@0x6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xb2>;
						phandle = <0xae>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb3>;
						phandle = <0xed>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb4>;
						phandle = <0xb1>;
					};
				};
			};
		};

		funnel@0x6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xb5>;
						phandle = <0xaf>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb6>;
						phandle = <0xf4>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb7>;
						phandle = <0xf3>;
					};
				};
			};
		};

		funnel@0x6043000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in2";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xb8>;
						phandle = <0xb0>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb9>;
						phandle = <0xf1>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xba>;
						phandle = <0xa0>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbb>;
						phandle = <0xcb>;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbc>;
						phandle = <0xf5>;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbd>;
						phandle = <0xbe>;
					};
				};
			};
		};

		funnel@0x6943000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6943000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
			status = "disabled";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xbe>;
						phandle = <0xbd>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbf>;
						phandle = <0x237>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc0>;
						phandle = <0x238>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0xa 0x20 0xd 0x20>;
			qcom,tc-elem-size = <0xd 0x20>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0x3 0x20 0x5 0x20 0x6 0x20 0xa 0x20 0xb 0x20 0xd 0x20>;
			qcom,cmb-elem-size = <0x3 0x40 0x7 0x40 0x9 0x40 0xd 0x40>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xc1>;
						phandle = <0xee>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc2>;
						phandle = <0xd1>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc3>;
						phandle = <0xdd>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc4>;
						phandle = <0xe5>;
					};
				};

				port@4 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc5>;
						phandle = <0xe0>;
					};
				};

				port@5 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc6>;
						phandle = <0xe9>;
					};
				};

				port@6 {
					reg = <0x9>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc7>;
						phandle = <0xd0>;
					};
				};

				port@7 {
					reg = <0xb>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc8>;
						phandle = <0xd2>;
					};
				};

				port@8 {
					reg = <0xc>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc9>;
						phandle = <0xd3>;
					};
				};

				port@9 {
					reg = <0xd>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xca>;
						phandle = <0xe8>;
					};
				};
			};
		};

		funnel@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xcb>;
						phandle = <0xbb>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xcc>;
						phandle = <0xcd>;
					};
				};
			};
		};

		tpda@6831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6831000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xcd>;
						phandle = <0xcc>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xce>;
						phandle = <0xcf>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xcf>;
					phandle = <0xce>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xd0>;
					phandle = <0xc7>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			qcom,msr-fix-req;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xd1>;
					phandle = <0xc2>;
				};
			};
		};

		tpdm@6a24000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a24000 0x1000>;
			reg-names = "tpdm-base";
			qcom,msr-fix-req;
			coresight-name = "coresight-tpdm-north";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xd2>;
					phandle = <0xc8>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xd3>;
					phandle = <0xc9>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xd4>;
						phandle = <0xf8>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xd5>;
						phandle = <0xd6>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xd6>;
					phandle = <0xd5>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xd7>;
						phandle = <0xf9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xd8>;
						phandle = <0xd9>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xd9>;
					phandle = <0xd8>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xda>;
						phandle = <0xfa>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xdb>;
						phandle = <0xdc>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xdc>;
					phandle = <0xdb>;
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0xc3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xde>;
						phandle = <0xdf>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			qcom,msr-fix-req;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xdf>;
					phandle = <0xde>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xe0>;
						phandle = <0xc5>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xe1>;
						phandle = <0xe4>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867000 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing-1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xe2>;
						phandle = <0xef>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xe3>;
						phandle = <0xf0>;
					};
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			qcom,msr-fix-req;
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xe4>;
					phandle = <0xe1>;
				};
			};
		};

		funnel@69e2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69e2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xe5>;
						phandle = <0xc4>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xe6>;
						phandle = <0xe7>;
					};
				};
			};
		};

		tpdm@69e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69e0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			qcom,msr-fix-req;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xe7>;
					phandle = <0xe6>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xe8>;
					phandle = <0xca>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xe9>;
					phandle = <0xc6>;
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xea>;
						phandle = <0xf7>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xeb>;
						phandle = <0xec>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xec>;
					phandle = <0xeb>;
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xed>;
						phandle = <0xb3>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xee>;
						phandle = <0xc1>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xef>;
						phandle = <0xe2>;
					};
				};
			};
		};

		cti@69e1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69e1000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@69e4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69e4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@69e5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69e5000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@69a4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69a4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss_cti0";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@69a5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69a5000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss_cti1";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@69a6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x69a6000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss_cti2";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@683b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x683b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss-q6";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6867000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6867000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_sdc_cti2";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_cti1";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b1b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_q6_cti0";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b1e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_noc";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b1f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b1f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ssc_noc_cti6";
			status = "disabled";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b05000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b06000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b07000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b07000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6b21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-aop-m3";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-titan";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c20000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-venus-arm9";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x9b>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x9c>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x11>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x12>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x13>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x14>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x15>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x16>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x17>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x18>;
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					remote-endpoint = <0xf0>;
					phandle = <0xe3>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					remote-endpoint = <0xf1>;
					phandle = <0xb9>;
				};
			};
		};

		sensor_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-sensor-etm0";
			qcom,inst-id = <0x8>;

			port {

				endpoint {
					remote-endpoint = <0xf2>;
					phandle = <0xa4>;
				};
			};
		};

		tpdm@6b16000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass";
			qcom,dummy-source;

			port {

				endpoint {
					remote-endpoint = <0xf3>;
					phandle = <0xb7>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					remote-endpoint = <0xf4>;
					phandle = <0xb6>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xf5>;
						phandle = <0xbc>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xf6>;
						phandle = <0x103>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xf7>;
						phandle = <0xea>;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xf8>;
						phandle = <0xd4>;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xf9>;
						phandle = <0xd7>;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xfa>;
						phandle = <0xda>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x11>;
			coresight-name = "coresight-etm0";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xfb>;
					phandle = <0x104>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x12>;
			coresight-name = "coresight-etm1";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xfc>;
					phandle = <0x105>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x13>;
			coresight-name = "coresight-etm2";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xfd>;
					phandle = <0x106>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x14>;
			coresight-name = "coresight-etm3";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xfe>;
					phandle = <0x107>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x15>;
			coresight-name = "coresight-etm4";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0xff>;
					phandle = <0x108>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x16>;
			coresight-name = "coresight-etm5";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0x100>;
					phandle = <0x109>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x17>;
			coresight-name = "coresight-etm6";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0x101>;
					phandle = <0x10a>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x18>;
			coresight-name = "coresight-etm7";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			port {

				endpoint {
					remote-endpoint = <0x102>;
					phandle = <0x10b>;
				};
			};
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x98 0x0>;
			clock-names = "apb_pclk";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0xf6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x104>;
						phandle = <0xfb>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x105>;
						phandle = <0xfc>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x106>;
						phandle = <0xfd>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x107>;
						phandle = <0xfe>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x108>;
						phandle = <0xff>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x109>;
						phandle = <0x100>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10a>;
						phandle = <0x101>;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10b>;
						phandle = <0x102>;
					};
				};
			};
		};

		qcom,vidc0 {
			compatible = "qcom,msm-vidc", "qcom,sdm670-vidc";
			status = "ok";
			sku-index = <0x0>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x0 0xae 0x4>;
			venus-supply = <0x10c>;
			venus-core0-supply = <0x10d>;
			venus-core1-supply = <0x10e>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "core1_clk", "core1_bus_clk";
			clocks = <0x10f 0xb 0x10f 0x8 0x10f 0xa 0x10f 0x5 0x10f 0x4 0x10f 0x7 0x10f 0x6>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "core1_clk", "core1_bus_clk";
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x1 0x0>;
			qcom,allowed-clock-rates = <0x5f5e100 0xbebc200 0x13ab6680 0x16a65700 0x1a76e700 0x1fc4ef40>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x33b260>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x2d 0x10a0 0x8 0x2d 0x10b0 0x0>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x79000000 0x87000000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x2d 0x10a1 0x8 0x2d 0x10a5 0x8>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x51000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x2d 0x10a3 0x8>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x29000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x2d 0x10a4 0x8 0x2d 0x10b4 0x0>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x28000000>;
				qcom,secure-context-bank;
			};
		};

		qcom,vidc1 {
			compatible = "qcom,msm-vidc", "qcom,sdm670-vidc";
			status = "ok";
			sku-index = <0x1>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x0 0xae 0x4>;
			venus-supply = <0x10c>;
			venus-core0-supply = <0x10d>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "core1_clk", "core1_bus_clk";
			clocks = <0x10f 0xb 0x10f 0x8 0x10f 0xa 0x10f 0x5 0x10f 0x4 0x10f 0x7 0x10f 0x6>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "core1_clk", "core1_bus_clk";
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x4 0x4>;
			qcom,allowed-clock-rates = <0x5f5e100 0xbebc200 0x13ab6680 0x15bce160>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x207880>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x2d 0x10a0 0x8 0x2d 0x10b0 0x0>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x79000000 0x87000000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x2d 0x10a1 0x8 0x2d 0x10a5 0x8>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x51000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x2d 0x10a3 0x8>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x29000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x2d 0x10a4 0x8 0x2d 0x10b4 0x0>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x28000000>;
				qcom,secure-context-bank;
			};
		};

		qcom,mdss_dsi_pll@ae94a00 {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x110 0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x111>;
			gdsc-supply = <0x112>;
			phandle = <0x33b>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96a00 {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x1>;
			#clock-cells = <0x1>;
			reg = <0xae96a00 0x1e0 0xae96400 0x800 0xaf03000 0x8 0xae96200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x110 0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			gdsc-supply = <0x112>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dp_pll@88ea000 {
			compatible = "qcom,mdss_dp_pll_10nm";
			label = "MDSS DP PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
			gdsc-supply = <0x112>;
			clocks = <0x110 0x0 0x47 0x0 0x2e 0x9f 0x2e 0xa9 0x2e 0xa3>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk", "pipe_clk";
			clock-rate = <0x0>;
			phandle = <0x120>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x81d40 0xaeb0000 0x2008 0xaeac000 0xf0>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			clocks = <0x2e 0x1b 0x2e 0x1c 0x110 0x0 0x110 0x1 0x110 0x17 0x110 0x24>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "bus_clk", "core_clk", "vsync_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x11e1a300 0x124f800 0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x18964020 0x124f800 0x0>;
			sde-vdd-supply = <0x112>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x53 0x0>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			iommus = <0x2d 0x880 0x8 0x2d 0xc80 0x8>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			#power-domain-cells = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,sde-ctl-size = <0xe4>;
			qcom,sde-ctl-display-pref = "primary", "primary", "none", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x0 0x0 0x4a000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0xc>;
			qcom,sde-dspp-off = <0x55000 0x57000>;
			qcom,sde-dspp-size = <0x17e0>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0xc>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x280>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x1>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81400>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "vig", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1c8>;
			qcom,sde-sspp-xin-id = <0x0 0x4 0x1 0x5 0x9>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x4 0x5 0x1 0x2 0x3>;
			qcom,sde-smart-dma-rev = "smart_dma_v2";
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x6 0x0 0x0 0x3>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0xa00>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0x67c280>;
			qcom,sde-max-bw-high-kbps = <0x67c280>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-danger-lut = <0xf 0xffff 0x0 0x0>;
			qcom,sde-safe-lut-linear = <0x4 0xfff8 0x0 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0xa 0xfe00 0xb 0xfc00 0xc 0xf800 0x0 0xf000>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-safe-lut-cwb = <0x0 0xffff>;
			qcom,sde-qos-lut-linear = <0x4 0x0 0x357 0x5 0x0 0x3357 0x6 0x0 0x23357 0x7 0x0 0x223357 0x8 0x0 0x2223357 0x9 0x0 0x22223357 0xa 0x2 0x22223357 0xb 0x22 0x22223357 0xc 0x222 0x22223357 0xd 0x2222 0x22223357 0xe 0x12222 0x22223357 0x0 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0xa 0x3 0x44556677 0xb 0x33 0x44556677 0xc 0x233 0x44556677 0xd 0x2233 0x44556677 0xe 0x12233 0x44556677 0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qos-lut-cwb = <0x0 0x75300000 0x0>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-inline-rotator = <0x113 0x0>;
			qcom,sde-inline-rot-xin = <0xa 0xb>;
			qcom,sde-inline-rot-xin-type = "sspp", "wb";
			qcom,sde-inline-rot-clk-ctrl = <0x2bc 0x8 0x2bc 0xc>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-version = <0x1>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			connectors = <0x114 0x115>;
			#cooling-cells = <0x2>;
			phandle = <0x11c>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40000>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "sde-vdd";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x2d 0x881 0x8 0x2d 0xc81 0x8>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x4>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0x0 0x0 0x0 0x1 0x0>;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x8>;
						qcom,mdss-dsi-h-back-porch = <0x8>;
						qcom,mdss-dsi-h-pulse-width = <0x8>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x6>;
						qcom,mdss-dsi-v-front-porch = <0x6>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x0 0x0 0x0>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-t-clk-post = <0x3>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x1>;
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x1>;
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x1>;
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x8>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x2 0xfb011501 0x0 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x2 0x5401501 0x0 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x2 0xc731501 0x0 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x2 0x13001501 0x0 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x2 0x5b011501 0x0 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x2 0x5f011501 0x0 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x2 0xfb011501 0x0 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x2 0x3011501 0x0 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x2 0x7101501 0x0 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x2 0xb131501 0x0 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x2 0xf171501 0x0 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x2 0x13011501 0x0 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x2 0x17101501 0x0 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x2 0x1b131501 0x0 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x2 0x1f171501 0x0 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x2 0x23401501 0x0 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x2 0x27401501 0x0 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x2 0xde071501 0x0 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x2 0xe2071501 0x0 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x2 0x4c111501 0x0 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x2 0x50101501 0x0 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x2 0x56001501 0x0 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x2 0x5b431501 0x0 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x2 0x63221501 0x0 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x2 0x72021501 0x0 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x2 0x7d601501 0x0 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x2 0xb4001501 0x0 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x2 0x80001501 0x0 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x2 0x8a001501 0x0 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x2 0x98101501 0x0 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x0 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x0 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x2 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x2>;
						qcom,mdss-dsc-bit-per-component = <0xa>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x0>;
						qcom,mdss-dsi-h-back-porch = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0x0>;
						qcom,mdss-dsi-v-pulse-width = <0x0>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x2 0xb0030501 0x7800 0x1111501 0x0 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x2 0x8051501 0x0 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x2 0x92011501 0x0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x2>;
						qcom,mdss-dsc-bit-per-component = <0xa>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0xc8 0x1 0x14>;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x4>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x4>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x0 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x4>;
						qcom,mdss-dsi-h-pulse-width = <0x4>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0xc>;
						qcom,mdss-dsi-v-front-porch = <0xc>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x4>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x0 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x4>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x1>;
						qcom,mdss-dsc-bit-per-component = <0xa>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};

					timing@1 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x1>;
						qcom,mdss-dsc-bit-per-component = <0xa>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x14 0x1 0x32>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;
				qcom,platform-te-gpio = <0x32 0xa 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-panel-jitter = <0x1 0x1>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 c0 00 29 01 00 00 00 00 0c c9 01 01 70 00 0a 06 67 04 c5 12 18 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_nt35597_dsc_cmd_truly {
				qcom,mdss-dsi-panel-name = "nt35597 cmd mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;
				qcom,platform-te-gpio = <0x32 0xa 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x8>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-jitter = <0x1 0x1>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x2 0xfb011501 0x0 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x2 0x5401501 0x0 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x2 0xc731501 0x0 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x2 0x13001501 0x0 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x2 0x5b011501 0x0 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x2 0x5f011501 0x0 0x2721115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x2 0xfb011501 0x0 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x2 0x3011501 0x0 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x2 0x7101501 0x0 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x2 0xb131501 0x0 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x2 0xf171501 0x0 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x2 0x13011501 0x0 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x2 0x17101501 0x0 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x2 0x1b131501 0x0 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x2 0x1f171501 0x0 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x2 0x23401501 0x0 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x2 0x27401501 0x0 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x2 0xde071501 0x0 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x2 0xe2071501 0x0 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x2 0x4c111501 0x0 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x2 0x50101501 0x0 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x2 0x56001501 0x0 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x2 0x5b431501 0x0 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x2 0x63221501 0x0 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x2 0x72021501 0x0 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x2 0x7d601501 0x0 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x2 0xb4001501 0x0 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x2 0x80001501 0x0 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x2 0x8a001501 0x0 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x2 0x98101501 0x0 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x0 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x0 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x2 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x2>;
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_nt35597_dsc_video_truly {
				qcom,mdss-dsi-panel-name = "nt35597 video mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-dma-schedule-line = <0x5>;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x8>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x2 0xfb011501 0x0 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x2 0x5401501 0x0 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x2 0xc731501 0x0 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x2 0x13001501 0x0 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x2 0x5b011501 0x0 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x2 0x5f011501 0x0 0x2721115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x2 0xfb011501 0x0 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x2 0x3011501 0x0 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x2 0x7101501 0x0 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x2 0xb131501 0x0 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x2 0xf171501 0x0 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x2 0x13011501 0x0 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x2 0x17101501 0x0 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x2 0x1b131501 0x0 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x2 0x1f171501 0x0 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x2 0x23401501 0x0 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x2 0x27401501 0x0 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x2 0xde071501 0x0 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x2 0xe2071501 0x0 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x2 0x4c111501 0x0 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x2 0x50101501 0x0 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x2 0x56001501 0x0 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x2 0x5b431501 0x0 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x2 0x63221501 0x0 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x2 0x72021501 0x0 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x2 0x7d601501 0x0 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x2 0xb4001501 0x0 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x2 0x80001501 0x0 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x2 0x8a001501 0x0 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x2 0x98101501 0x0 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x0 0x2c00339 0x1000000 0x43b03 0xa0a1501 0x0 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x3150100 0x2 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x2>;
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x117>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x75>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x0>;
						qcom,mdss-dsi-h-back-porch = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0x0>;
						qcom,mdss-dsi-v-pulse-width = <0x0>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x2 0xb0030501 0x7800 0x1111501 0x0 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x2 0x8051501 0x0 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x2 0x92011501 0x0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_r63417_truly_1080p_cmd {
				qcom,mdss-dsi-panel-name = "r63417 truly 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x2>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-mdp-trigger = "none";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x40>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x10>;
						qcom,mdss-dsi-v-front-porch = <0x4>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 07 b3 04 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video {
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-min-refresh-rate = <0x37>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 03 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 b0 03 39 01 00 00 00 00 06 3b 03 08 08 64 9a 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 6b 3d 15 01 00 00 00 00 02 6c 3d 15 01 00 00 00 00 02 6d 3d 15 01 00 00 00 00 02 6e 3d 15 01 00 00 00 00 02 6f 3d 15 01 00 00 00 00 02 35 02 15 01 00 00 00 00 02 36 72 15 01 00 00 00 00 02 37 10 15 01 00 00 00 00 02 08 c0 15 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 3c 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
						qcom,config-select = <0x118>;

						config0 {
							qcom,split-mode = "dualctl-split";
							phandle = <0x118>;
						};

						config1 {
							qcom,split-mode = "pingpong-split";
						};
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x116>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;
				qcom,platform-te-gpio = <0x32 0xa 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x100002ff 0x10150100 0x100002 0xfb011501 0x1000 0x2ba0315 0x1000010 0x2e501 0x15010000 0x10000235 0x150100 0x100002 0xbb101501 0x1000 0x2b00315 0x1000010 0x2ffe0 0x15010000 0x100002fb 0x1150100 0x100002 0x6b3d1501 0x1000 0x26c3d15 0x1000010 0x26d3d 0x15010000 0x1000026e 0x3d150100 0x100002 0x6f3d1501 0x1000 0x2350215 0x1000010 0x23672 0x15010000 0x10000237 0x10150100 0x100002 0x8c01501 0x1000 0x2ff2415 0x1000010 0x2fb01 0x15010000 0x100002c6 0x6150100 0x100002 0xff100501 0xa000 0x2110005 0x10000a0 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 3c 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
						qcom,config-select = <0x119>;

						config0 {
							qcom,split-mode = "dualctl-split";
							phandle = <0x119>;
						};

						config1 {
							qcom,split-mode = "pingpong-split";
						};
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,panel-supply-entries = <0x116>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0xc>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x2>;
						qcom,mdss-dsi-v-front-porch = <0xc>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,ulps-enabled;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,panel-supply-entries = <0x116>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;
				qcom,platform-te-gpio = <0x32 0xa 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0xc>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x2>;
						qcom,mdss-dsi-v-front-porch = <0xc>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
					};
				};
			};

			qcom,mdss_dsi_rm67195_amoled_fhd_cmd {
				qcom,mdss-dsi-panel-name = "rm67195 amoled fhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-pan-physical-width-dimension = <0x46>;
				qcom,mdss-pan-physical-height-dimension = <0x7d>;
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x14 0x1 0x14>;
				qcom,mdss-dsi-panel-orientation = "180";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,panel-supply-entries = <0x11a>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;
				qcom,platform-te-gpio = <0x32 0xa 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0xc>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0xc>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x4>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2fe 0xd150100 0x2 0xbc01501 0x0 0x2420015 0x1000000 0x21808 0x15010000 0x208 0x41150100 0x2 0x46021501 0x0 0x21e0415 0x1000002 0x21e00 0x15010000 0x2fe 0xa150100 0x2 0x24171501 0x0 0x2040715 0x1000000 0x21a0c 0x15010000 0x200020f 0x44150100 0x2 0xfe0b1501 0x0 0x2284015 0x1000002 0x2294f 0x15010000 0x2fe 0x4150100 0x2 0xad81501 0x0 0x20ce615 0x1000000 0x24e20 0x15010000 0x24f 0x1b150100 0x2 0x502f1501 0x200 0x2510815 0x1000000 0x2fe09 0x15010000 0x200 0x8150100 0x2 0x1081501 0x0 0x2020015 0x1000000 0x20300 0x15010000 0x204 0x10150100 0x2 0x5001501 0x0 0x2060815 0x1000000 0x20708 0x15010000 0x208 0x150100 0x2 0x12241501 0x0 0x2134915 0x1000000 0x21492 0x15010000 0x215 0x49150100 0x2 0x16921501 0x0 0x2172415 0x1000000 0x21824 0x15010000 0x219 0x49150100 0x2 0x1a921501 0x0 0x21b4915 0x1000000 0x21c92 0x15010000 0x21d 0x24150100 0x2 0x1e241501 0x0 0x21f4915 0x1000000 0x22092 0x15010000 0x221 0x49150100 0x2 0x22921501 0x0 0x2232415 0x1000000 0x29b07 0x15010000 0x200029c 0xa5150100 0x2 0xfe001501 0x0 0x2c20815 0x1000002 0x23500 0x39010000 0x344 0x3e80501 0x8200 0x2110005 0x1000014 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 82 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_nt36850_truly_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt36850 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0x32>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x8c>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x4>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-v-top-border = <0x0>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 e8 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 0a 00 02 20 00 15 01 00 00 00 00 02 bb 10 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_hx8399_truly_cmd {
				qcom,mdss-dsi-panel-name = "hx8399 video mode dsi truly panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,panel-supply-entries = <0x116>;
				qcom,platform-reset-gpio = <0x32 0x4b 0x0>;
				qcom,platform-te-gpio = <0x32 0xa 0x0>;
				qcom,panel-mode-gpio = <0x32 0x4c 0x0>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0x2a>;
						qcom,mdss-dsi-h-back-porch = <0x2a>;
						qcom,mdss-dsi-h-pulse-width = <0xa>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0xf>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x3>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 99 39 01 00 00 00 00 02 d2 88 39 01 00 00 00 00 0c b1 02 04 72 92 01 32 aa 11 11 52 57 39 01 00 00 00 00 10 b2 00 80 80 cc 05 07 5a 11 10 10 00 1e 70 03 d4 39 01 00 00 00 00 2d b4 00 ff 59 59 01 ab 00 00 09 00 03 05 00 28 03 0b 0d 21 03 02 00 0c a3 80 59 59 02 ab 00 00 09 00 03 05 00 28 03 0b 0d 02 00 0c a3 01 39 01 00 00 05 00 22 d3 00 0c 03 03 00 00 10 10 00 00 03 00 03 00 08 78 08 78 00 00 00 00 00 24 02 05 05 03 00 00 00 05 40 39 01 00 00 05 00 21 d5 20 20 19 19 18 18 02 03 00 01 24 24 18 18 18 18 24 24 00 00 00 00 00 00 00 00 2f 2f 30 30 31 31 39 01 00 00 05 00 21 d6 24 24 18 18 19 19 01 00 03 02 24 24 18 18 18 18 20 20 40 40 40 40 40 40 40 40 2f 2f 30 30 31 31 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 11 d8 aa aa aa aa aa aa aa aa aa ba aa aa aa ba aa aa 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 11 d8 00 00 00 00 00 00 00 00 82 ea aa aa 82 ea aa aa 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 09 d8 ff ff c0 3f ff ff c0 3f 39 01 00 00 00 00 02 bd 00 39 01 00 00 05 00 37 e0 01 21 31 2d 66 6f 7b 75 7a 81 86 89 8c 90 95 97 9a a1 a2 aa 9e ad b0 5b 57 63 7a 01 21 31 2d 66 6f 7b 75 7a 81 86 89 8c 90 95 97 9a a1 a2 aa 9e ad b0 5b 57 63 7a 39 01 00 00 00 00 03 b6 7e 7e 39 01 00 00 00 00 02 cc 08 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_hx83112a_truly_video {
				qcom,mdss-dsi-panel-name = "hx83112a video mode dsi truly panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0x2a>;
						qcom,mdss-dsi-h-back-porch = <0x2a>;
						qcom,mdss-dsi-h-pulse-width = <0xa>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-back-porch = <0xf>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x3>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 83 11 2a 39 01 00 00 00 00 09 b1 08 29 29 00 00 4f 54 33 39 01 00 00 00 00 11 b2 00 02 00 80 70 00 08 26 fc 01 00 03 15 a3 87 09 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 03 d2 2c 2c 39 01 00 00 00 00 1c b4 01 ce 01 ce 01 ce 0a ce 0a ce 0a ce 00 ff 00 ff 00 00 22 23 00 28 0a 13 14 00 8a 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 0a b4 00 92 12 22 88 12 12 00 53 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 04 b6 82 82 e3 39 01 00 00 00 00 02 cc 08 39 01 00 00 00 00 2b d3 40 00 00 00 00 01 01 0a 0a 07 07 00 08 09 09 09 09 32 10 09 00 09 32 21 0a 00 0a 32 10 08 00 00 00 00 00 00 00 00 00 0b 08 82 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 09 d3 00 00 19 00 00 0a 00 81 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 31 d5 18 18 18 18 18 18 18 18 31 31 30 30 2f 2f 31 31 30 30 2f 2f c0 18 40 40 01 00 07 06 05 04 03 02 21 20 18 18 19 19 18 18 03 03 18 18 18 18 18 18 39 01 00 00 00 00 31 d6 18 18 18 18 18 18 18 18 31 31 30 30 2f 2f 31 31 30 30 2f 2f c0 18 40 40 02 03 04 05 06 07 00 01 20 21 18 18 18 18 19 19 20 20 18 18 18 18 18 18 39 01 00 00 00 00 19 d8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 19 d8 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 0d d8 af ff fa aa ba aa aa ff fa aa ba aa 39 01 00 00 00 00 02 bd 03 39 01 00 00 00 00 19 d8 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 18 e7 0e 0e 1e 6a 1d 6a 00 32 02 02 00 00 02 02 02 05 14 14 32 b9 23 b9 08 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 0a e7 02 00 98 01 9a 0d a8 0e 01 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 1e e7 00 00 08 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 00 00 00 02 00 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 02 c1 01 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 3a c1 ff f7 f0 e9 e2 db d4 c6 bf b8 b1 ab a5 9f 99 94 8e 8a 85 7c 74 6c 65 5f 58 52 4b 47 42 3c 37 31 2c 27 22 1c 18 12 0d 08 05 04 02 01 00 27 b9 be 54 c6 b8 9c 37 43 3d e5 00 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 3a c1 ff f7 f0 e9 e2 db d4 c6 bf b8 b1 ab a5 9f 99 94 8e 8a 85 7c 74 6c 65 5f 58 52 4b 47 42 3c 37 31 2c 27 22 1c 18 12 0d 08 05 04 02 01 00 27 b9 be 54 c6 b8 9c 37 43 3d e5 00 39 01 00 00 00 00 02 bd 03 39 01 00 00 00 00 3a c1 ff f7 f0 e9 e2 db d4 c6 bf b8 b1 ab a5 9f 99 94 8e 8a 85 7c 74 6c 65 5f 58 52 4b 47 42 3c 37 31 2c 27 22 1c 18 12 0d 08 05 04 02 01 00 27 b9 be 54 c6 b8 9c 37 43 3d e5 00 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 02 e9 c3 39 01 00 00 00 00 03 cb 92 01 39 01 00 00 00 00 02 e9 3f 39 01 00 00 00 00 07 c7 70 00 04 e0 33 00 39 01 00 00 00 00 03 51 0f ff 39 01 00 00 00 00 02 53 24 39 01 00 00 00 00 02 55 00 15 01 00 00 00 00 02 35 00 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};

			ss_dsi_panel_NT36672A_B6P064YQ5LP_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_NT36672A_B6P064YQ5LP_FHD";
				label = "ss_dsi_panel_NT36672A_B6P064YQ5LP_FHD";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0x100>;
				qcom,mdss-brightness-max-level = <0x100>;
				qcom,mdss-brightness-default-level = <0xff>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x924>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				qcom,mdss-dsi-t-clk-post = <0xe>;
				qcom,mdss-dsi-panel-phy-timings = <0x220809 0x25230909 0x6020400>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x93>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				samsung,support_panel_max = <0x1>;
				samsung,hw-config = "single_dsi";
				samsung,support_factory_panel_swap;
				samsung,panel-vendor = "BOE";
				samsung,tft-module-name = "B6P064";
				samsung,tft-common-support;
				samsung,enter_hbm_lux = <0x4e20>;
				samsung,wait_after_reset_delay = <0xa>;
				samsung,wait_after_sleep_out_delay = <0x64>;
				samsung,dsi-lp11-reset-off;
				samsung,brightness_tx_cmds_revA = <0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100 0x15010000 0x100>;
				samsung,mdnie_tx_cmds_revA = [15 01 00 00 00 00 00 00 00];
				samsung,reading_mode_tx_cmds_revA = [15 01 00 00 00 00 00 00 00];
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				samsung,display_on_tx_cmds_revA = [05 01 00 00 00 00 02 29 00];
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,reg_read_pos_tx_cmds_revA = [15 01 00 00 00 00 02 b0 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,manufacture_id_rx_cmds_revA = [06 01 00 00 00 00 01 04 03 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				samsung,mtp_write_sysfs_tx_cmds_revA = [39 01 00 00 00 00 0a 00 00 00 00 00 00 00 00 00 00];
				samsung,tft_pwm_tx_cmds_revA = [15 01 00 00 00 00 02 51 ff];
				samsung,cabc_on_tx_cmds_revA = [15 01 00 00 00 00 02 55 01];
				samsung,cabc_off_tx_cmds_revA = [15 01 00 00 00 00 02 55 00];
				samsung,candela_map_table_revA = <0x0 0x0 0x0 0x0 0x1 0x1 0x2 0x1 0x2 0x3 0x4 0x2 0x3 0x5 0x7 0x4 0x4 0x8 0xa 0x6 0x5 0xb 0xd 0x7 0x6 0xe 0x10 0x9 0x7 0x11 0x13 0xb 0x8 0x14 0x16 0xd 0x9 0x17 0x19 0xe 0xa 0x1a 0x1c 0xf 0xb 0x1d 0x1f 0x10 0xc 0x20 0x22 0x11 0xd 0x23 0x25 0x12 0xe 0x26 0x28 0x13 0xf 0x29 0x2b 0x14 0x10 0x2c 0x2d 0x15 0x11 0x2e 0x2f 0x16 0x12 0x30 0x31 0x18 0x13 0x32 0x34 0x1a 0x14 0x35 0x37 0x1c 0x15 0x38 0x3a 0x1e 0x16 0x3b 0x3d 0x1f 0x17 0x3e 0x3f 0x20 0x18 0x40 0x41 0x21 0x19 0x42 0x43 0x22 0x1a 0x44 0x45 0x23 0x1b 0x46 0x47 0x24 0x1c 0x48 0x4a 0x25 0x1d 0x4b 0x4d 0x26 0x1e 0x4e 0x50 0x27 0x1f 0x51 0x53 0x28 0x20 0x54 0x56 0x2a 0x21 0x57 0x59 0x2c 0x22 0x5a 0x5c 0x2e 0x23 0x5d 0x5e 0x30 0x24 0x5f 0x60 0x32 0x25 0x61 0x62 0x33 0x26 0x63 0x64 0x34 0x27 0x65 0x67 0x35 0x28 0x68 0x6a 0x36 0x29 0x6b 0x6d 0x37 0x2a 0x6e 0x70 0x38 0x2b 0x71 0x73 0x39 0x2c 0x74 0x75 0x3a 0x2d 0x76 0x77 0x3b 0x2e 0x78 0x79 0x3c 0x2f 0x7a 0x7b 0x3d 0x30 0x7c 0x7d 0x3e 0x31 0x7e 0x7f 0x3f 0x32 0x80 0x81 0x40 0x33 0x82 0x83 0x44 0x34 0x84 0x85 0x48 0x35 0x86 0x88 0x4c 0x36 0x89 0x8b 0x50 0x37 0x8c 0x8e 0x53 0x38 0x8f 0x91 0x56 0x39 0x92 0x94 0x59 0x3a 0x95 0x96 0x5c 0x3b 0x97 0x98 0x60 0x3c 0x99 0x9a 0x64 0x3d 0x9b 0x9c 0x68 0x3e 0x9d 0x9e 0x6c 0x3f 0x9f 0xa1 0x70 0x40 0xa2 0xa4 0x74 0x41 0xa5 0xa7 0x78 0x42 0xa8 0xaa 0x7b 0x43 0xab 0xad 0x7e 0x44 0xae 0xb0 0x81 0x45 0xb1 0xb2 0x84 0x46 0xb3 0xb4 0x87 0x47 0xb5 0xb6 0x8a 0x48 0xb7 0xb8 0x8d 0x49 0xb9 0xba 0x90 0x4a 0xbb 0xbd 0x93 0x4b 0xbe 0xc0 0x96 0x4c 0xc1 0xc3 0x99 0x4d 0xc4 0xc5 0x9b 0x4e 0xc6 0xc8 0x9e 0x4f 0xc9 0xca 0xa1 0x50 0xcb 0xcc 0xa4 0x51 0xcd 0xce 0xa7 0x52 0xcf 0xd0 0xaa 0x53 0xd1 0xd3 0xad 0x54 0xd4 0xd6 0xb0 0x55 0xd7 0xd9 0xb3 0x56 0xda 0xdc 0xb5 0x57 0xdd 0xdf 0xb6 0x58 0xe0 0xe2 0xb7 0x59 0xe3 0xe5 0xb8 0x5a 0xe6 0xe7 0xb9 0x5b 0xe8 0xe9 0xba 0x5c 0xea 0xeb 0xbb 0x5d 0xec 0xed 0xbc 0x5e 0xee 0xef 0xbd 0x5f 0xf0 0xf1 0xbe 0x60 0xf2 0xf3 0xbf 0x61 0xf4 0xf6 0xc0 0x62 0xf7 0xf9 0xc1 0x63 0xfa 0xfc 0xc2 0x64 0xfd 0xff 0xc3 0x65 0x100 0x100 0xff>;
				qcom,display-topology = <0x1 0x0 0x1>;
				qcom,default-topology-index = <0x0>;
				qcom,platform-reset-gpio = <0x32 0x7e 0x0>;
				phandle = <0x33e>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,default-topology-index = <0x0>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-t-clk-pre = <0x34>;
						qcom,mdss-dsi-t-clk-post = <0xe>;
						qcom,mdss-dsi-panel-phy-timings = <0x200808 0x24230808 0x5030400>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-clockrate = <0x3862d080>;
						qcom,mdss-dsi-h-pulse-width = <0x2>;
						qcom,mdss-dsi-h-back-porch = <0x10>;
						qcom,mdss-dsi-h-front-porch = <0xc>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-v-back-porch = <0xc>;
						qcom,mdss-dsi-v-front-porch = <0xe>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x10150100 0x2 0xfb011501 0x0 0x2b00115 0x1000000 0x2ff20 0x15010000 0x2fb 0x1150100 0x2 0x6991501 0x0 0x207a315 0x1000000 0x20eab 0x15010000 0x20f 0xae150100 0x2 0x62b01501 0x0 0x26d4415 0x1000000 0x27801 0x15010000 0x295 0xe1150100 0x2 0x96e11501 0x0 0x2ff2415 0x1000000 0x2fb01 0x15010000 0x200 0x1c150100 0x2 0x11c1501 0x0 0x2021c15 0x1000000 0x2031c 0x15010000 0x204 0x1c150100 0x2 0x51c1501 0x0 0x2061c15 0x1000000 0x2071c 0x15010000 0x208 0x1c150100 0x2 0x9011501 0x0 0x20a0a15 0x1000000 0x20b09 0x15010000 0x20c 0x20150100 0x2 0xd0e1501 0x0 0x20e2415 0x1000000 0x20f0d 0x15010000 0x210 0x4150100 0x2 0x11031501 0x0 0x2121c15 0x1000000 0x2131e 0x15010000 0x214 0x10150100 0x2 0x15121501 0x0 0x2161415 0x1000000 0x2171c 0x15010000 0x218 0x1c150100 0x2 0x191c1501 0x0 0x21a1c15 0x1000000 0x21b1c 0x15010000 0x21c 0x1c150100 0x2 0x1d1c1501 0x0 0x21e1c15 0x1000000 0x21f1c 0x15010000 0x220 0x1150100 0x2 0x210a1501 0x0 0x2220915 0x1000000 0x22320 0x15010000 0x224 0xe150100 0x2 0x25241501 0x0 0x2260d15 0x1000000 0x22704 0x15010000 0x228 0x3150100 0x2 0x291e1501 0x0 0x22a1015 0x1000000 0x22b12 0x15010000 0x22d 0x14150100 0x2 0x4d9f1501 0x0 0x2310215 0x1000000 0x23203 0x15010000 0x233 0xa150100 0x2 0x34051501 0x0 0x2370015 0x1000000 0x23868 0x15010000 0x239 0x68150100 0x2 0x3f681501 0x0 0x2410215 0x1000000 0x24203 0x15010000 0x260 0x90150100 0x2 0x61241501 0x0 0x2720015 0x1000000 0x27300 0x15010000 0x274 0x150100 0x2 0x75001501 0x0 0x2790015 0x1000000 0x27a07 0x15010000 0x27b 0x1b150100 0x2 0x7d051501 0x0 0x2804215 0x1000000 0x28213 0x15010000 0x283 0x22150100 0x2 0x84311501 0x0 0x2850015 0x1000000 0x28600 0x15010000 0x287 0x150100 0x2 0x88131501 0x0 0x2892215 0x1000000 0x28a31 0x15010000 0x28b 0x150100 0x2 0x8c001501 0x0 0x28d0015 0x1000000 0x28ef4 0x15010000 0x28f 0x1150100 0x2 0xeb071501 0x0 0x2908015 0x1000000 0x29270 0x15010000 0x293 0xe150100 0x2 0x940e1501 0x0 0x29db115 0x1000000 0x2b302 0x15010000 0x2b4 0x150100 0x2 0xb5041501 0x0 0x2dc2515 0x1000000 0x2dd02 0x15010000 0x2de 0x150100 0x2 0xdf011501 0x0 0x2e00115 0x1000000 0x2e12b 0x15010000 0x2ff 0x25150100 0x2 0xfb011501 0x0 0x2189615 0x1000000 0x2190f 0x15010000 0x221 0x1b150100 0x2 0x221b1501 0x0 0x2247015 0x1000000 0x22570 0x15010000 0x230 0x2e150100 0x2 0x312e1501 0x0 0x2382e15 0x1000000 0x23f11 0x15010000 0x240 0x81150100 0x2 0x41811501 0x0 0x24b2115 0x1000000 0x24c81 0x15010000 0x266 0xd8150100 0x2 0x67011501 0x0 0x2685815 0x1000000 0x26910 0x15010000 0x26b 0x150100 0x2 0x6c151501 0x0 0x2711d15 0x1000000 0x27762 0x15010000 0x27e 0x15150100 0x2 0x7f001501 0x0 0x2810015 0x1000000 0x2846d 0x15010000 0x289 0x150100 0x2 0x8d001501 0x0 0x28e0015 0x1000000 0x2bf00 0x15010000 0x2c0 0xd5150100 0x2 0xc1111501 0x0 0x2c25115 0x1000000 0x2c300 0x15010000 0x2d9 0x48150100 0x2 0xdb221501 0x0 0x2ff2615 0x1000000 0x2fb01 0x15010000 0x206 0xff150100 0x2 0x12741501 0x0 0x2190c15 0x1000000 0x21a06 0x15010000 0x21c 0xaf150100 0x2 0x1d0b1501 0x0 0x21e8915 0x1000000 0x298f1 0x15010000 0x2a9 0x11150100 0x2 0xaa111501 0x0 0x2ae8a15 0x1000000 0x2ff27 0x15010000 0x2fb 0x1150100 0x2 0x13001501 0x0 0x21e1515 0x1000000 0x2b301 0x15010000 0x2b5 0x7d150100 0x2 0xd10f1501 0x0 0x2d40015 0x1000000 0x2d521 0x15010000 0x2d6 0x2150100 0x2 0xd7231501 0x0 0x2fff015 0x1000000 0x2fb01 0x15010000 0x2a2 0x150100 0x2 0xff201501 0x0 0x2fb0139 0x1000000 0x11b000 0x10004900 0x8500af00 0xce00e800 0xfe011039 0x1000000 0x11b101 0x21015701 0x7d01b901 0xe4022502 0x4b025e39 0x1000000 0x11b202 0x7802b802 0xda031b03 0x3a035e03 0x6e037c39 0x1000000 0xfb303 0x8f03a403 0xb703c503 0xcc03f600 0x390100 0x11 0xb4001000 0x49008500 0xaf00ce00 0xe800fe01 0x10390100 0x11 0xb5012101 0x57017d01 0xb901e402 0x25024b02 0x5e390100 0x11 0xb6027802 0xb802da03 0x1b033a03 0x5e036e03 0x7c390100 0xf 0xb7038f03 0xa403b703 0xc503cc03 0xf6000039 0x1000000 0x11b800 0x10004900 0x8500af00 0xce00e800 0xfe011039 0x1000000 0x11b901 0x21015701 0x7d01b901 0xe4022502 0x4b025e39 0x1000000 0x11ba02 0x7802b802 0xda031b03 0x3a035e03 0x6e037c39 0x1000000 0xfbb03 0x8f03a403 0xb703c503 0xcc03f600 0x150100 0x2 0xff211501 0x0 0x2fb0139 0x1000000 0x11b000 0x18004900 0x8500af00 0xce00e800 0xfe011039 0x1000000 0x11b101 0x21015701 0x7d01b901 0xe4022d02 0x6d025e39 0x1000000 0x11b202 0xaa02d803 0x3031b03 0x3a035e03 0x6e037c39 0x1000000 0xfb303 0x8f03a403 0xb703c503 0xcc03f600 0x390100 0x11 0xb4001800 0x49008500 0xaf00ce00 0xe800fe01 0x10390100 0x11 0xb5012101 0x57017d01 0xb901e402 0x2d026d02 0x5e390100 0x11 0xb602aa02 0xd8030303 0x1b033a03 0x5e036e03 0x7c390100 0xf 0xb7038f03 0xa403b703 0xc503cc03 0xf6000039 0x1000000 0x11b800 0x18004900 0x8500af00 0xce00e800 0xfe011039 0x1000000 0x11b901 0x21015701 0x7d01b901 0xe4022d02 0x6d025e39 0x1000000 0x11ba02 0xaa02d803 0x3031b03 0x3a035e03 0x6e037c39 0x1000000 0xfbb03 0x8f03a403 0xb703c503 0xcc03f600 0x150100 0x2 0xff101501 0x0 0x2ff2315 0x1000000 0x2fb01 0x15010000 0x207 0x150100 0x2 0x80a1501 0x0 0x2ff1015 0x1000000 0x2fb01 0x15010000 0x253 0x24150100 0x2 0x51001501 0x0 0x2ff1015 0x1000000 0x21100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 43 00 02 10 00];
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					qcom,panel-supply-entry@0 {
						reg = <0x0>;
						qcom,supply-name = "vddr";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x0>;
						qcom,supply-post-on-sleep = <0x0>;
						qcom,supply-pre-off-sleep = <0x0>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,display-topology = <0x1 0x1 0x1 0x2 0x2 0x1>;
				qcom,default-topology-index = <0x0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-pulse-width = <0xc>;
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-front-porch = <0x90>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-v-pulse-width = <0x4>;
				qcom,mdss-dsi-v-back-porch = <0x3>;
				qcom,mdss-dsi-v-front-porch = <0x9>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0x1b0606 0xb110507 0x5030400>;
				qcom,mdss-dsi-t-clk-post = <0x7>;
				qcom,mdss-dsi-t-clk-pre = <0x29>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
				qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-off-command = [05 01 00 00 24 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-panel-controller = <0x117>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-brightness-max-level = <0xff>;
				qcom,mdss-dsi-interleave-mode = <0x0>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-force-clock-lane-hs;
				samsung,candela_map_table_revA = <0x0 0x0 0x2 0x5 0x1 0x2 0x2 0x6 0x2 0x3 0x3 0x7 0x3 0x4 0x4 0x8 0x4 0x5 0x5 0x9 0x5 0x6 0x6 0xa 0x6 0x7 0x7 0xb 0x7 0x8 0x8 0xc 0x8 0x9 0x9 0xd 0x9 0xa 0xa 0xe 0xa 0xb 0xb 0xf 0xb 0xc 0xc 0x10 0xc 0xd 0xd 0x11 0xd 0xe 0xe 0x13 0xe 0xf 0xf 0x14 0xf 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,platform-reset-gpio = <0x32 0x7e 0x0>;
				phandle = <0x33f>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			qcom,sde-rsc-version = <0x1>;
			vdd-supply = <0x112>;
			clocks = <0x110 0x23 0x110 0x22>;
			clock-names = "vsync_clk", "iface_clk";
			clock-rate = <0x0 0x0>;
			qcom,sde-dram-channels = <0x2>;
			mboxes = <0x11b 0x0>;
			mbox-names = "disp_rsc";
			phandle = <0x114>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e24 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			#list-cells = <0x1>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			rot-vdd-supply = <0x112>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x2e 0x1b 0x2e 0x1c 0x110 0x0 0x110 0x20 0x110 0x1>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "rot_clk", "axi_clk";
			interrupt-parent = <0x11c>;
			interrupts = <0x2 0x0>;
			power-domains = <0x11c>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-inline-rot-qos-lut = <0x44556677 0x112233 0x44556677 0x112233>;
			qcom,mdss-inline-rot-danger-lut = <0x55aaff 0xffff>;
			qcom,mdss-inline-rot-safe-lut = <0xf000 0xff00>;
			qcom,mdss-rot-qos-cpu-mask = <0xf>;
			qcom,mdss-rot-qos-cpu-dma-latency = <0x43>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			cache-slice-names = "rotator";
			cache-slices = <0x11d 0x4>;
			phandle = <0x113>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x2d 0x1090 0x0>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x2d 0x1091 0x0>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.2";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x11c>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0x11e>;
			clocks = <0x110 0x2 0x110 0x3 0x110 0x4 0x110 0x1a 0x110 0x1b 0x110 0x13>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			qcom,null-insertion-enabled;
			phandle = <0x117>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x4>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.2";
			label = "dsi-ctrl-1";
			cell-index = <0x1>;
			reg = <0xae96000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x11c>;
			interrupts = <0x5 0x0>;
			vdda-1p2-supply = <0x11e>;
			clocks = <0x110 0x5 0x110 0x6 0x110 0x7 0x110 0x1c 0x110 0x1d 0x110 0x15>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			qcom,null-insertion-enabled;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x4>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			reg = <0xae94400 0x7c0 0xae94200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			gdsc-supply = <0x112>;
			vdda-0p9-supply = <0x11f>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x33a>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x20>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae96400 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-1";
			cell-index = <0x1>;
			reg = <0xae96400 0x7c0 0xae96200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			gdsc-supply = <0x112>;
			vdda-0p9-supply = <0x11f>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x20>;
				};
			};
		};

		qcom,dp_display@0 {
			cell-index = <0x0>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x11e>;
			vdda-0p9-supply = <0x11f>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x780000 0x621c 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x34>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical";
			interrupt-parent = <0x11c>;
			interrupts = <0xc 0x0>;
			clocks = <0x110 0x8 0x47 0x0 0x2e 0x9f 0x2e 0xa9 0x2e 0xa3 0x110 0xc 0x110 0xe 0x110 0x11 0x110 0xa 0x110 0x12 0x120 0x5>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_cfg_ahb_clk", "core_usb_pipe_clk", "ctrl_link_clk", "ctrl_link_iface_clk", "ctrl_pixel_clk", "crypto_clk", "pixel_clk_rcg", "pixel_parent";
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0x493e0>;
			qcom,dp-usbpd-detection = <0x121>;
			qcom,ext-disp = <0x122>;
			pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
			pinctrl-0 = <0x123 0x124>;
			pinctrl-1 = <0x125 0x126>;
			qcom,aux-en-gpio = <0x32 0x32 0x0>;
			qcom,aux-sel-gpio = <0x32 0x28 0x0>;
			qcom,usbplug-cc-gpio = <0x32 0x26 0x0>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x4>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x20>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x98 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x1 0x9 0x4>;
			interrupt-parent = <0x127>;
			ignored-save-restore-irqs = <0x26>;
			phandle = <0x127>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc-sdm670";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x3>;
			interrupt-parent = <0x127>;
			interrupt-controller;
			phandle = <0x1>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
			clock-frequency = <0x124f800>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				label = "modem";
			};

			qcom,client_4 {
				compatible = "qcom,memshare-peripheral";
				memory-region = <0x128>;
				qcom,peripheral-size = <0x6000000>;
				qcom,client-id = <0x3>;
				qcom,allocate-boot-time;
				label = "modem";
			};
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,pipe-attr-ee;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x2e 0x11 0x2e 0x11 0x2e 0xf 0x2e 0x10>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,request-bw-before-clk;
			qcom,smmu-s1-enable;
			iommus = <0x2d 0x706 0x1 0x2d 0x716 0x1>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x2e 0x11 0x2e 0x11 0x2e 0xf 0x2e 0x10>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,request-bw-before-clk;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			iommus = <0x2d 0x704 0x1 0x2d 0x714 0x1>;
		};

		qcom,qbt1000 {
			compatible = "qcom,qbt1000";
			clock-names = "core", "iface";
			clock-frequency = <0x17d7840>;
			qcom,ipc-gpio = <0x32 0x79 0x0>;
			qcom,finger-detect-gpio = <0x32 0x7a 0x0>;
		};

		qseecom@86d00000 {
			compatible = "qcom,qseecom";
			reg = <0x86d00000 0x2200000>;
			reg-names = "secapp-region";
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,commonlib64-loaded-by-uefi;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x30d40 0x61a80 0x7d 0x200 0x493e0 0xc3500 0x7d 0x200 0x61a80 0xf4240>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x2e 0x11 0x2e 0x11 0x2e 0xf 0x2e 0x10>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,qsee-reentrancy-support = <0x2>;
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x320>;
			clocks = <0x2e 0x48>;
			clock-names = "iface_clk";
		};

		thermal-zones {

			xo-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x129 0x4c>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			msm-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x129 0x4d>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			emmc-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x129 0x4e>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm0-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x129 0x4f>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x129 0x51>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm660_tz {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x12a>;
				wake-capable-sensor;

				trips {

					pm660-trip0 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x12b>;
					};

					pm660-trip1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x12c>;
					};

					pm660-trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
					};
				};

				cooling-maps {

					trip0_cpu0 {
						trip = <0x12b>;
						cooling-device = <0x11 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu1 {
						trip = <0x12b>;
						cooling-device = <0x12 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu2 {
						trip = <0x12b>;
						cooling-device = <0x13 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu3 {
						trip = <0x12b>;
						cooling-device = <0x14 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu4 {
						trip = <0x12b>;
						cooling-device = <0x15 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu5 {
						trip = <0x12b>;
						cooling-device = <0x16 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu6 {
						trip = <0x12b>;
						cooling-device = <0x17 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu7 {
						trip = <0x12b>;
						cooling-device = <0x18 0xfffffffd 0xfffffffd>;
					};

					trip1_cpu1 {
						trip = <0x12c>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu2 {
						trip = <0x12c>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu3 {
						trip = <0x12c>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu4 {
						trip = <0x12c>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu5 {
						trip = <0x12c>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu6 {
						trip = <0x12c>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu7 {
						trip = <0x12c>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm660l_tz {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12d>;
				wake-capable-sensor;

				trips {

					pm660l-trip0 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
					};

					pm660l-trip1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "passive";
					};

					pm660l-trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "critical";
					};
				};
			};

			aoss0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x12e 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu0-silver-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x12e 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu1-silver-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x12e 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu2-silver-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x12e 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu3-silver-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0x4>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0x5>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0x6>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu4-silver-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0x7>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu5-silver-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0x8>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu0-gold-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0x9>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu1-gold-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0xa>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12e 0xb>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x12e 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x0>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-dsp-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x1>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x2>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x3>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			compute-hvx-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x4>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x5>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmss-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x6>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x7>;
				wake-capable-sensor;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu-virt-max-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x130>;
					};
				};

				cooling-maps {

					gpu_cdev0 {
						trip = <0x130>;
						cooling-device = <0x131 0xffffffff 0xffffffff>;
					};
				};
			};

			hexa-silv-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			dual-gold-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0x12f 0x2>;
				wake-capable-sensor;
				thermal-governor = "step_wise";

				trips {

					pop-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x132>;
					};
				};

				cooling-maps {

					pop_cdev6 {
						trip = <0x132>;
						cooling-device = <0x17 0xffffffff 0xfffffffd>;
					};

					pop_cdev7 {
						trip = <0x132>;
						cooling-device = <0x18 0xffffffff 0xfffffffd>;
					};
				};
			};

			aoss0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x12e 0x0>;
				wake-capable-sensor;
				tracks-low;

				trips {

					aoss0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x133>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x11 0x2 0x2>;
					};

					cpu6_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x17 0xfffffff6 0xfffffff6>;
					};

					gpu_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x131 0xfffffffb 0xfffffffb>;
					};

					cx_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x134 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x135 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x136 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x137 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0x133>;
						cooling-device = <0x138 0x0 0x0>;
					};
				};
			};

			aoss1-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x12f 0x0>;
				wake-capable-sensor;
				tracks-low;

				trips {

					aoss1-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x139>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x11 0x2 0x2>;
					};

					cpu6_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x17 0xfffffff6 0xfffffff6>;
					};

					gpu_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x131 0xfffffffb 0xfffffffb>;
					};

					cx_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x134 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x135 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x136 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x137 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0x139>;
						cooling-device = <0x138 0x0 0x0>;
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xf>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x7530>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5>;
				wake-capable-sensor;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x7530>;
						type = "passive";
					};
				};
			};

			xo-therm-step {
				polling-delay-passive = <0x7d0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x129 0x4c>;
				wake-capable-sensor;
				thermal-governor = "step_wise";
				status = "disabled";

				trips {

					gold-trip0 {
						temperature = <0xb798>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x13a>;
					};

					silver-trip1 {
						temperature = <0xcb20>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x13b>;
					};

					modem-trip0 {
						temperature = <0xbb80>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x140>;
					};

					modem-trip1 {
						temperature = <0xc350>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x13c>;
					};

					modem-trip2 {
						temperature = <0xcb20>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x13e>;
					};

					modem-trip3 {
						temperature = <0xdac0>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x13f>;
					};

					batt-trip1 {
						temperature = <0xc350>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x142>;
					};

					batt-trip2 {
						temperature = <0xcb20>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x144>;
					};

					batt-trip3 {
						temperature = <0xd2f0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x145>;
					};

					batt-trip4 {
						temperature = <0xdac0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x146>;
					};
				};

				cooling-maps {

					skin_cpu6 {
						trip = <0x13a>;
						cooling-device = <0x17 0xffffffff 0xfffffff6>;
					};

					skin_cpu7 {
						trip = <0x13a>;
						cooling-device = <0x18 0xffffffff 0xfffffff6>;
					};

					skin_cpu0 {
						trip = <0x13b>;
						cooling-device = <0x11 0xffffffff 0x2>;
					};

					skin_cpu1 {
						trip = <0x13b>;
						cooling-device = <0x12 0xffffffff 0x2>;
					};

					skin_cpu2 {
						trip = <0x13b>;
						cooling-device = <0x13 0xffffffff 0x2>;
					};

					skin_cpu3 {
						trip = <0x13b>;
						cooling-device = <0x14 0xffffffff 0x2>;
					};

					skin_cpu4 {
						trip = <0x13b>;
						cooling-device = <0x15 0xffffffff 0x2>;
					};

					skin_cpu5 {
						trip = <0x13b>;
						cooling-device = <0x16 0xffffffff 0x2>;
					};

					modem_lvl1 {
						trip = <0x13c>;
						cooling-device = <0x13d 0x1 0x1>;
					};

					modem_lvl2 {
						trip = <0x13e>;
						cooling-device = <0x13d 0x2 0x2>;
					};

					modem_lvl3 {
						trip = <0x13f>;
						cooling-device = <0x13d 0x3 0x3>;
					};

					modem_proc_lvl1 {
						trip = <0x140>;
						cooling-device = <0x141 0x1 0x1>;
					};

					modem_proc_lvl3 {
						trip = <0x13f>;
						cooling-device = <0x141 0x3 0x3>;
					};

					battery_lvl1 {
						trip = <0x142>;
						cooling-device = <0x143 0x1 0x1>;
					};

					battery_lvl2 {
						trip = <0x144>;
						cooling-device = <0x143 0x2 0x2>;
					};

					battery_lvl3 {
						trip = <0x145>;
						cooling-device = <0x143 0x4 0x4>;
					};

					battery_lvl4 {
						trip = <0x146>;
						cooling-device = <0x143 0x5 0x5>;
					};
				};
			};

			xo-therm-605-step {
				status = "disabled";

				trips {

					qcs605-batt-trip1 {
						temperature = <0xa410>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x147>;
					};

					qcs605-batt-trip2 {
						temperature = <0xabe0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x148>;
					};

					qcs605-batt-trip3 {
						temperature = <0xb3b0>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x149>;
					};

					qcs605-batt-trip4 {
						temperature = <0xbb80>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x14a>;
					};
				};

				cooling-maps {

					battery_lvl1 {
						trip = <0x147>;
						cooling-device = <0x143 0x1 0x1>;
					};

					battery_lvl2 {
						trip = <0x148>;
						cooling-device = <0x143 0x2 0x2>;
					};

					battery_lvl3 {
						trip = <0x149>;
						cooling-device = <0x143 0x3 0x3>;
					};

					battery_lvl4 {
						trip = <0x14a>;
						cooling-device = <0x143 0x4 0x4>;
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x4 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0x12e>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x4 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fb 0x0 0x0 0x1fd 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0x12f>;
		};

		timer@0x17c90000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c90000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17ca0000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x7 0x4 0x0 0x6 0x4>;
				reg = <0x17ca0000 0x1000 0x17cb0000 0x1000>;
			};

			frame@17cc0000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x8 0x4>;
				reg = <0x17cc0000 0x1000>;
				status = "disabled";
			};

			frame@17cd0000 {
				frame-number = <0x2>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17cd0000 0x1000>;
				status = "disabled";
			};

			frame@17ce0000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17ce0000 0x1000>;
				status = "disabled";
			};

			frame@17cf0000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17cf0000 0x1000>;
				status = "disabled";
			};

			frame@17d00000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17d00000 0x1000>;
				status = "disabled";
			};

			frame@17d10000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17d10000 0x1000>;
				status = "disabled";
			};
		};

		restart@10ac000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x14b 0x0>;
			mbox-names = "aop";
		};

		qcom,rpmhclk {
			compatible = "qcom,rpmh-clk-sdm670";
			#clock-cells = <0x1>;
			mboxes = <0x14c 0x0>;
			mbox-names = "apps";
			phandle = <0x47>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,gcc-sdm670", "syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x14d>;
			vdd_cx_ao-supply = <0x14e>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x2e>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,video_cc-sdm670", "syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x14d>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x10f>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,cam_cc-sdm670", "syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x14d>;
			vdd_mx-supply = <0x14f>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x150>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x151>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x152>;
			qcom,cam_cc_cci_clk_src-opp-handle = <0x153>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x154>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x155>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x156>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x157>;
			qcom,cam_cc_ife_lite_csid_clk_src-opp-handle = <0x158>;
			qcom,cam_cc_ife_lite_clk_src-opp-handle = <0x159>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x15a>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x15b>;
			qcom,cam_cc_ipe_1_clk_src-opp-handle = <0x15c>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x15d>;
			phandle = <0x160>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,dispcc-sdm670", "syscon";
			reg = <0xaf00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x14d>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x110>;
		};

		qcom,gpucc@5090000 {
			compatible = "qcom,gpucc-sdm670", "syscon";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x14d>;
			vdd_mx-supply = <0x14f>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x15e>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x161>;
		};

		qcom,gfxcc@5090000 {
			compatible = "qcom,gfxcc-sdm670";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_gfx-supply = <0x15f>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x131>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x1ee>;
		};

		syscon@17970018 {
			compatible = "syscon";
			reg = <0x17970018 0x4>;
			phandle = <0x162>;
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sdm845";
			qcom,cc-count = <0x6>;
			qcom,gcc = <0x2e>;
			qcom,videocc = <0x10f>;
			qcom,camcc = <0x160>;
			qcom,dispcc = <0x110>;
			qcom,gpucc = <0x161>;
			qcom,cpucc = <0x162>;
			clock-names = "xo_clk_src";
			clocks = <0x47 0x0>;
			#clock-cells = <0x1>;
		};

		qcom,cpucc@0x17d41000 {
			compatible = "qcom,clk-cpu-osm-sdm670";
			reg = <0x17d41000 0x1400 0x17d43000 0x1400 0x17d45800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";
			vdd_l3_mx_ao-supply = <0x163>;
			vdd_pwrcl_mx_ao-supply = <0x163>;
			qcom,mx-turbo-freq = <0x55d4a800 0x65ce0300 0xc4b20101>;
			l3-devs = <0x164 0x165 0x166>;
			clock-names = "xo_ao";
			clocks = <0x47 0x1>;
			#clock-cells = <0x1>;
			phandle = <0x1df>;

			qcom,limits-dcvs@0 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				qcom,affinity = <0x0>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0x5>;
			};

			qcom,limits-dcvs@1 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				qcom,affinity = <0x1>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0xf>;
			};
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk-v1";
			#clock-cells = <0x1>;
			mboxes = <0x14b 0x0>;
			mbox-names = "qdss_clk";
			phandle = <0x98>;
		};

		slim@62dc0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0x62dc0000 0x2c000 0x62d84000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x780000>;
			qcom,ea-pc = <0x290>;
			status = "disabled";
			qcom,iommu-s1-bypass;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x2d 0x1826 0x0 0x2d 0x182d 0x0 0x2d 0x182e 0x1 0x2d 0x1830 0x1>;
			};

			msm_dai_slim {
				status = "disabled";
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};

			tavil_codec {
				status = "disabled";
				compatible = "qcom,tavil-slim-pgd";
				elemental-addr = [00 01 50 02 17 02];
				interrupt-parent = <0x167>;
				interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,wcd-rst-gpio-node = <0x168>;
				clock-names = "wcd_clk";
				clocks = <0x7b 0x0>;
				cdc-vdd-mic-bias-supply = <0x7a>;
				qcom,cdc-vdd-mic-bias-voltage = <0x328980 0x328980>;
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tavil-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
				qcom,cdc-dmic-sample-rate = <0x493e00>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,wdsp-cmpnt-dev-name = "tavil_codec";
				phandle = <0x31b>;

				wcd_pinctrl@5 {
					compatible = "qcom,wcd-pinctrl";
					qcom,num-gpios = <0x5>;
					gpio-controller;
					#gpio-cells = <0x2>;

					us_euro_sw_wcd_active {
						phandle = <0x16d>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-high;
						};
					};

					us_euro_sw_wcd_sleep {
						phandle = <0x16e>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-low;
						};
					};

					spkr_1_wcd_en_active {
						phandle = <0x169>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							output-high;
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0x16a>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							input-enable;
						};
					};

					spkr_2_sd_n_active {
						phandle = <0x16b>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							output-high;
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0x16c>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							input-enable;
						};
					};

					hph_en0_wcd_active {
						phandle = <0x16f>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-high;
						};
					};

					hph_en0_wcd_sleep {
						phandle = <0x170>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-low;
						};
					};

					hph_en1_wcd_active {
						phandle = <0x171>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-high;
						};
					};

					hph_en1_wcd_sleep {
						phandle = <0x172>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-low;
						};
					};
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x169>;
					pinctrl-1 = <0x16a>;
					phandle = <0x173>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x16b>;
					pinctrl-1 = <0x16c>;
					phandle = <0x174>;
				};

				msm_cdc_pinctrl_us_euro_sw {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x16d>;
					pinctrl-1 = <0x16e>;
				};

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x16f>;
					pinctrl-1 = <0x170>;
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x171>;
					pinctrl-1 = <0x172>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x2>;
					#size-cells = <0x0>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x20170211>;
						qcom,spkr-sd-n-node = <0x173>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x20170212>;
						qcom,spkr-sd-n-node = <0x174>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x21170213>;
						qcom,spkr-sd-n-node = <0x173>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x21170214>;
						qcom,spkr-sd-n-node = <0x174>;
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					qcom,master-bus-num = <0x0>;
					qcom,chip-select = <0x0>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
					phandle = <0x31c>;
				};
			};

			tasha_codec {
				status = "disabled";
				compatible = "qcom,tasha-slim-pgd";
				elemental-addr = [00 01 a0 01 17 02];
				interrupt-parent = <0x167>;
				interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
				qcom,wcd-rst-gpio-node = <0x168>;
				clock-names = "wcd_clk", "wcd_native_clk";
				clocks = <0x175 0x0 0x176 0x3>;
				cdc-vdd-mic-bias-supply = <0x7a>;
				qcom,cdc-vdd-mic-bias-voltage = <0x328980 0x328980>;
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tasha-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
				qcom,cdc-dmic-sample-rate = <0x493e00>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x177>;
					pinctrl-1 = <0x178>;
					phandle = <0x17b>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x179>;
					pinctrl-1 = <0x17a>;
					phandle = <0x17c>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x2>;
					#size-cells = <0x0>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x20170211>;
						qcom,spkr-sd-n-node = <0x17b>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x20170212>;
						qcom,spkr-sd-n-node = <0x17c>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x21170213>;
						qcom,spkr-sd-n-node = <0x17b>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x21170214>;
						qcom,spkr-sd-n-node = <0x17c>;
					};
				};
			};
		};

		slim@62e40000 {
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			reg = <0x62e40000 0x2c000 0x62e04000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0x123 0x0 0x0 0x124 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			status = "ok";
			qcom,iommu-s1-bypass;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x2d 0x1833 0x0>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		qcom,wdt@17980000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17980000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x0 0x146bf000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x4>;
			};
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0 0x0 0xfe 0x0 0x0 0xff 0x0 0x0 0x100 0x0>;
			qcom,max-num-gpii = <0xd>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x2>;
			iommus = <0x2d 0x16 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0x36>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0x117 0x0 0x0 0x118 0x0 0x0 0x119 0x0 0x0 0x11a 0x0 0x0 0x11b 0x0 0x0 0x11c 0x0 0x0 0x125 0x0 0x0 0x126 0x0 0x0 0x127 0x0 0x0 0x128 0x0 0x0 0x129 0x0 0x0 0x12a 0x0 0x0 0x12b 0x0>;
			qcom,max-num-gpii = <0xd>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x2>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			iommus = <0x2d 0x6d6 0x0>;
			status = "ok";
			phandle = <0x68>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x17d>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x17e>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-node = <0x17f>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-node = <0x180>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-node = <0x181>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-node = <0x182>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-node = <0x183>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-node = <0x184>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x185>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x186>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-node = <0x187>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-node = <0x188>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-node = <0x189>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-node = <0x18a>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-node = <0x18b>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-node = <0x18c>;
				qcom,dump-id = <0x87>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-node = <0x18d>;
				qcom,dump-id = <0x140>;
			};

			qcom,llcc2_d_cache {
				qcom,dump-node = <0x18e>;
				qcom,dump-id = <0x141>;
			};

			qcom,l1_tlb_dump0 {
				qcom,dump-node = <0x18f>;
				qcom,dump-id = <0x20>;
			};

			qcom,l1_tlb_dump100 {
				qcom,dump-node = <0x190>;
				qcom,dump-id = <0x21>;
			};

			qcom,l1_tlb_dump200 {
				qcom,dump-node = <0x191>;
				qcom,dump-id = <0x22>;
			};

			qcom,l1_tlb_dump300 {
				qcom,dump-node = <0x192>;
				qcom,dump-id = <0x23>;
			};

			qcom,l1_tlb_dump400 {
				qcom,dump-node = <0x193>;
				qcom,dump-id = <0x24>;
			};

			qcom,l1_tlb_dump500 {
				qcom,dump-node = <0x194>;
				qcom,dump-id = <0x25>;
			};

			qcom,l1_tlb_dump600 {
				qcom,dump-node = <0x195>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_tlb_dump700 {
				qcom,dump-node = <0x196>;
				qcom,dump-id = <0x27>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x197>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xe4>;
			};

			tmc_etf {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf0>;
			};

			tmc_etfswao {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xf1>;
			};

			tmc_etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			tmc_etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			power_regs {
				qcom,dump-size = <0x100000>;
				qcom,dump-id = <0xed>;
			};
		};

		kryo3xx-erp {
			compatible = "arm,arm64-kryo3xx-cpu-erp";
			interrupts = <0x1 0x6 0x4 0x1 0x7 0x4 0x0 0x22 0x4 0x0 0x23 0x4>;
			interrupt-names = "l1-l2-faultirq", "l1-l2-errirq", "l3-scu-errirq", "l3-scu-faultirq";
		};

		qcom,ipc-spinlock@1f40000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			reg = <0x1f40000 0x8000>;
			qcom,num-locks = <0x8>;
		};

		qcom,smem@86000000 {
			compatible = "qcom,smem";
			reg = <0x86000000 0x200000 0x17911008 0x4 0x778000 0x7000 0x1fd4000 0x8>;
			reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
			qcom,mpu-enabled;
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			label = "aop";
			reg = <0xc300000 0x100000 0x1799000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x1>;
			interrupts = <0x0 0x185 0x1>;
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x14b>;
		};

		qcom,glink-smem-native-xprt-modem@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
			qcom,irq-mask = <0x1000>;
			interrupts = <0x0 0x1c1 0x1>;
			label = "mpss";
		};

		qcom,glink-smem-native-xprt-adsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
			qcom,irq-mask = <0x1000000>;
			interrupts = <0x0 0xaa 0x1>;
			label = "lpass";
			qcom,qos-config = <0x198>;
			qcom,ramp-time = <0xaf>;
		};

		qcom,glink-qos-config-adsp {
			compatible = "qcom,glink-qos-config";
			qcom,flow-info = <0x3c 0x0 0x3c 0x0 0x3c 0x0 0x3c 0x0>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0xa>;
			phandle = <0x198>;
		};

		qcom,glink-spi-xprt-wdsp {
			compatible = "qcom,glink-spi-xprt";
			label = "wdsp";
			qcom,remote-fifo-config = <0x199>;
			qcom,qos-config = <0x19a>;
			qcom,ramp-time = <0x10 0x20 0x30 0x40>;
			phandle = <0x31d>;
		};

		qcom,glink-fifo-config-wdsp {
			compatible = "qcom,glink-fifo-config";
			qcom,out-read-idx-reg = <0x12000>;
			qcom,out-write-idx-reg = <0x12004>;
			qcom,in-read-idx-reg = <0x1200c>;
			qcom,in-write-idx-reg = <0x12010>;
			phandle = <0x199>;
		};

		qcom,glink-qos-config-wdsp {
			compatible = "qcom,glink-qos-config";
			qcom,flow-info = <0x80 0x0 0x70 0x1 0x60 0x2 0x50 0x3>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0xa>;
			phandle = <0x19a>;
		};

		qcom,glink-smem-native-xprt-cdsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x1799000c 0x4>;
			reg-names = "smem", "irq-reg-base";
			qcom,irq-mask = <0x10>;
			interrupts = <0x0 0x23e 0x1>;
			label = "cdsp";
		};

		qcom,glink-ssr-modem {
			compatible = "qcom,glink_ssr";
			label = "modem";
			qcom,edge = "mpss";
			qcom,notify-edges = <0x19b 0x19c>;
			qcom,xprt = "smem";
			phandle = <0x19d>;
		};

		qcom,glink-ssr-adsp {
			compatible = "qcom,glink_ssr";
			label = "adsp";
			qcom,edge = "lpass";
			qcom,notify-edges = <0x19d 0x19c>;
			qcom,xprt = "smem";
			phandle = <0x19b>;
		};

		qcom,glink-ssr-cdsp {
			compatible = "qcom,glink_ssr";
			label = "cdsp";
			qcom,edge = "cdsp";
			qcom,notify-edges = <0x19d 0x19b>;
			qcom,xprt = "smem";
			phandle = <0x19c>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x1>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "mpss";
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-version = <0x1>;
			qcom,fragmented-data;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "lpass";
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-version = <0x1>;
			qcom,fragmented-data;
		};

		qcom,ipc_router_cdsp_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "cdsp";
			qcom,glink-xprt = "smem";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-version = <0x1>;
			qcom,fragmented-data;
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-transport = "lloop";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-transport = "lloop";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-transport = "smem";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
			};
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x17e00058 0x17e10058 0x17e20058 0x17e30058 0x17e40058 0x17e50058>;
			qcom,config-arr = <0x17e00060 0x17e10060 0x17e20060 0x17e30060 0x17e40060 0x17e50060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x17e60058 0x17e70058>;
			qcom,config-arr = <0x17e60060 0x17e70060>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v2";
			qcom,threshold-arr = <0x1799041c 0x17990420>;
			qcom,config-reg = <0x17990434>;
		};

		qcom,msm-gladiator-v3@17900000 {
			compatible = "qcom,msm-gladiator-v3";
			reg = <0x17900000 0xd080>;
			reg-names = "gladiator_base";
			interrupts = <0x0 0x11 0x0>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			reg = <0x88e0000 0x2000>;
			reg-names = "eud_base";
			clocks = <0x2e 0xa9>;
			clock-names = "cfg_ahb_clk";
			phandle = <0x232>;
		};

		qcom,llcc@1100000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			reg = <0x1100000 0x250000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x0 0x80000>;
			qcom,llcc-broadcast-off = <0x200000>;

			qcom,sdm670-llcc {
				compatible = "qcom,sdm670-llcc";
				#cache-cells = <0x1>;
				max-slices = <0x20>;
				qcom,dump-size = <0x80000>;
				phandle = <0x11d>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
				interrupt-names = "ecc_irq";
				interrupts = <0x0 0x246 0x4>;
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			llcc_1_dcache {
				qcom,dump-size = <0xd8000>;
				phandle = <0x18d>;
			};

			llcc_2_dcache {
				qcom,dump-size = <0xd8000>;
				phandle = <0x18e>;
			};
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x8>;
		};

		mailbox@179e0000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x179e0000 0x100 0x179e0d00 0x3000>;
			interrupts = <0x0 0x5 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			phandle = <0x14c>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x0 0x81 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x0 0x3 0x1>;
			phandle = <0x11b>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x14c 0x0>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x6000>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x1ad>;

			qcom,pm660@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					qcom,fab-id-valid;
					phandle = <0x1a2>;
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					reg = <0x900 0x100>;
					phandle = <0x1a5>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0x8 0x4 0x0 0x0 0x8 0x5 0x0>;
					interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;
					qcom,s3-debounce = <0x80>;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
						linux,code = <0x74>;
						qcom,support-reset = <0x0>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
						linux,code = <0x72>;
						qcom,support-reset = <0x0>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x3>;
						qcom,support-reset = <0x1>;
						qcom,pull-up = <0x1>;
						qcom,s1-timer = <0x1a40>;
						qcom,s2-timer = <0x3e8>;
						qcom,s2-type = <0x8>;
						qcom,use-bark;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0 0x1>;
					label = "pm660_tz";
					qcom,channel-num = <0x6>;
					qcom,temp_alarm-vadc = <0x19e>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0x12a>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xd00>;
					interrupts = <0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0xca 0x0 0x0 0x0 0xcb 0x0 0x0 0x0 0xcc 0x0 0x0>;
					interrupt-names = "pm660_gpio2", "pm660_gpio3", "pm660_gpio4", "pm660_gpio6", "pm660_gpio9", "pm660_gpio11", "pm660_gpio12", "pm660_gpio13";
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,gpios-disallowed = <0x1 0x5 0x7 0x8 0xa>;
					phandle = <0x41>;

					tasha_mclk {

						tasha_mclk_default {
							pins = "gpio3";
							function = "func1";
							qcom,drive-strength = <0x2>;
							power-source = <0x0>;
							bias-disable;
							output-low;
							phandle = <0x317>;
						};
					};

					nfc_clk {

						nfc_clk_default {
							pins = "gpio4";
							function = "normal";
							input-enable;
							power-source = <0x1>;
							phandle = <0x44>;
						};
					};

					smb_shutdown_default {
						pins = "gpio11";
						function = "normal";
						power-source = <0x0>;
						qcom,drive-strength = <0x3>;
						output-high;
						phandle = <0x72>;
					};

					key_back_default {
						pins = "gpio3";
						function = "normal";
						input-enable;
						bias-pull-up;
						power-source = <0x0>;
					};

					key_recent_default {
						pins = "gpio13";
						function = "normal";
						input-enable;
						bias-pull-up;
						power-source = <0x0>;
					};
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					reg = <0x2800 0x100>;
				};

				qcom,pm660_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,qpnp-rtc-write = <0x0>;
					qcom,qpnp-rtc-alarm-pwrup = <0x0>;

					qcom,pm660_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm660_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x0 0x61 0x1 0x0>;
					};
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc-hc";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					phandle = <0x19e>;

					chan@6 {
						label = "die_temp";
						reg = <0x6>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x3>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
						qcom,cal-val = <0x0>;
					};

					chan@0 {
						label = "ref_gnd";
						reg = <0x0>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
						qcom,cal-val = <0x0>;
					};

					chan@1 {
						label = "ref_1250v";
						reg = <0x1>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
						qcom,cal-val = <0x0>;
					};

					chan@83 {
						label = "vph_pwr";
						reg = <0x83>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@85 {
						label = "vcoin";
						reg = <0x85>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@4c {
						label = "xo_therm";
						reg = <0x4c>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x4>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@4d {
						label = "msm_therm";
						reg = <0x4d>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@51 {
						label = "quiet_therm";
						reg = <0x51>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@4e {
						label = "chg_therm";
						reg = <0x4e>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@4f {
						label = "pa_therm0";
						reg = <0x4f>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@1d {
						label = "drax_temp";
						reg = <0x1d>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x3>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
						qcom,cal-val = <0x0>;
					};

					chan@59 {
						label = "gpio12_adc";
						reg = <0x59>;
						qcom,decimation = <0x2>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@17 {
						label = "ear_adc_35";
						reg = <0x17>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					vdd-pdphy-supply = <0x19f>;
					vbus-supply = <0x1a0>;
					vconn-supply = <0x1a1>;
					interrupts = <0x0 0x17 0x0 0x1 0x0 0x17 0x1 0x1 0x0 0x17 0x2 0x1 0x0 0x17 0x3 0x1 0x0 0x17 0x4 0x1 0x0 0x17 0x5 0x1 0x0 0x17 0x6 0x1>;
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8>;
					status = "disabled";
					phandle = <0x121>;
				};

				vadc@3400 {
					compatible = "qcom,qpnp-adc-tm-hc";
					reg = <0x3400 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x34 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					qcom,adc_tm-vadc = <0x19e>;
					qcom,decimation = <0x0>;
					qcom,fast-avg-setup = <0x0>;
					#thermal-sensor-cells = <0x1>;
					phandle = <0x129>;

					chan@83 {
						label = "vph_pwr";
						reg = <0x83>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,btm-channel-number = <0x60>;
					};

					chan@4d {
						label = "msm_therm";
						reg = <0x4d>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,btm-channel-number = <0x68>;
						qcom,thermal-node;
					};

					chan@51 {
						label = "quiet_therm";
						reg = <0x51>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,btm-channel-number = <0x70>;
						qcom,thermal-node;
					};

					chan@4c {
						label = "xo_therm";
						reg = <0x4c>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x4>;
						qcom,hw-settle-time = <0x2>;
						qcom,btm-channel-number = <0x78>;
						qcom,thermal-node;
					};

					chan@4e {
						label = "emmc_therm";
						reg = <0x4e>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,btm-channel-number = <0x80>;
						qcom,thermal-node;
					};

					chan@4f {
						label = "pa_therm0";
						reg = <0x4f>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,btm-channel-number = <0x88>;
						qcom,thermal-node;
					};
				};

				qcom,pbs@7400 {
					compatible = "qcom,qpnp-pbs";
					reg = <0x7400 0x100>;
					status = "disabled";
				};

				bcl@4200 {
					compatible = "qcom,msm-bcl-lmh";
					reg = <0x4200 0xff 0x4300 0xff>;
					reg-names = "fg_user_adc", "fg_lmh";
					interrupts = <0x0 0x42 0x0 0x0 0x0 0x42 0x1 0x0 0x0 0x42 0x2 0x0 0x0 0x42 0x3 0x0 0x0 0x42 0x4 0x0>;
					interrupt-names = "bcl-high-ibat", "bcl-very-high-ibat", "bcl-low-vbat", "bcl-very-low-vbat", "bcl-crit-low-vbat";
					#thermal-sensor-cells = <0x1>;
					status = "disabled";
				};

				qcom,clkdiv@5b00 {
					compatible = "qcom,qpnp-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x1>;
					qcom,cxo-freq = <0x124f800>;
					qcom,clkdiv-id = <0x1>;
					qcom,clkdiv-init-freq = <0x927c00>;
					status = "ok";
					phandle = <0x318>;
				};

				qcom,qpnp-smb2 {
					compatible = "qcom,qpnp-smb2";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					#cooling-cells = <0x2>;
					qcom,pmic-revid = <0x1a2>;
					io-channels = <0x75 0x8 0x75 0xa 0x75 0x3 0x75 0x4>;
					io-channel-names = "charger_temp", "charger_temp_max", "usbin_i", "usbin_v";
					qcom,wipower-max-uw = <0x4c4b40>;
					dpdm-supply = <0x1a3>;
					qcom,thermal-mitigation = <0x2dc6c0 0x2625a0 0x1e8480 0x16e360 0xf4240 0x7a120>;
					qcom,auto-recharge-soc;
					qcom,battery-data = <0x1a4>;
					status = "disabled";
					phandle = <0x143>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x0 0x10 0x0 0x1 0x0 0x10 0x1 0x1 0x0 0x10 0x2 0x1 0x0 0x10 0x3 0x1 0x0 0x10 0x4 0x1>;
						interrupt-names = "chg-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-request";
					};

					qcom,otg@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x0 0x11 0x0 0x3 0x0 0x11 0x1 0x3 0x0 0x11 0x2 0x3 0x0 0x11 0x3 0x3>;
						interrupt-names = "otg-fail", "otg-overcurrent", "otg-oc-dis-sw-sts", "testmode-change-detect";
					};

					qcom,bat-if@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x0 0x12 0x0 0x1 0x0 0x12 0x1 0x3 0x0 0x12 0x2 0x3 0x0 0x12 0x3 0x3 0x0 0x12 0x4 0x3 0x0 0x12 0x5 0x3>;
						interrupt-names = "bat-temp", "bat-ocp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing";
					};

					qcom,usb-chgpth@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x0 0x13 0x0 0x3 0x0 0x13 0x1 0x3 0x0 0x13 0x2 0x3 0x0 0x13 0x3 0x3 0x0 0x13 0x4 0x3 0x0 0x13 0x5 0x1 0x0 0x13 0x6 0x1 0x0 0x13 0x7 0x1>;
						interrupt-names = "usbin-collapse", "usbin-lt-3p6v", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-src-change", "usbin-icl-change", "type-c-change";
					};

					qcom,dc-chgpth@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x0 0x14 0x0 0x3 0x0 0x14 0x1 0x3 0x0 0x14 0x2 0x3 0x0 0x14 0x3 0x3 0x0 0x14 0x4 0x3 0x0 0x14 0x5 0x3 0x0 0x14 0x6 0x1>;
						interrupt-names = "dcin-collapse", "dcin-lt-3p6v", "dcin-uv", "dcin-ov", "dcin-plugin", "div2-en-dg", "dcin-icl-change";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x0 0x16 0x0 0x1 0x0 0x16 0x1 0x1 0x0 0x16 0x2 0x3 0x0 0x16 0x3 0x3 0x0 0x16 0x4 0x3 0x0 0x16 0x5 0x3 0x0 0x16 0x6 0x2 0x0 0x16 0x7 0x3>;
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "high-duty-cycle", "input-current-limiting", "temperature-change", "switcher-power-ok";
					};

					qcom,smb2-vbus {
						regulator-name = "smb2-vbus";
						phandle = <0x1a0>;
					};

					qcom,smb2-vconn {
						regulator-name = "smb2-vconn";
						phandle = <0x1a1>;
					};
				};

				rradc@4500 {
					compatible = "qcom,rradc";
					reg = <0x4500 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#io-channel-cells = <0x1>;
					qcom,pmic-revid = <0x1a2>;
					status = "disabled";
					phandle = <0x75>;
				};

				qpnp,fg {
					compatible = "qcom,fg-gen3";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,pmic-revid = <0x1a2>;
					io-channels = <0x75 0x0 0x75 0x7>;
					io-channel-names = "rradc_batt_id", "rradc_die_temp";
					qcom,rradc-base = <0x4500>;
					qcom,fg-esr-timer-awake = <0x40 0x60>;
					qcom,fg-esr-timer-asleep = <0xe0 0x100>;
					qcom,fg-esr-timer-charging = <0x0 0x60>;
					qcom,cycle-counter-en;
					qcom,hold-soc-while-full;
					qcom,fg-auto-recharge-soc;
					qcom,fg-recharge-soc-thr = <0x62>;
					status = "disabled";
					qcom,battery-data = <0x1a4>;

					qcom,fg-batt-soc@4000 {
						status = "okay";
						reg = <0x4000 0x100>;
						interrupts = <0x0 0x40 0x0 0x3 0x0 0x40 0x1 0x3 0x0 0x40 0x2 0x1 0x0 0x40 0x3 0x1 0x0 0x40 0x4 0x3 0x0 0x40 0x5 0x1 0x0 0x40 0x6 0x3 0x0 0x40 0x7 0x3>;
						interrupt-names = "soc-update", "soc-ready", "bsoc-delta", "msoc-delta", "msoc-low", "msoc-empty", "msoc-high", "msoc-full";
					};

					qcom,fg-batt-info@4100 {
						status = "okay";
						reg = <0x4100 0x100>;
						interrupts = <0x0 0x41 0x0 0x3 0x0 0x41 0x1 0x3 0x0 0x41 0x2 0x3 0x0 0x41 0x3 0x3 0x0 0x41 0x6 0x3>;
						interrupt-names = "vbatt-pred-delta", "vbatt-low", "esr-delta", "batt-missing", "batt-temp-delta";
					};

					qcom,fg-memif@4400 {
						status = "okay";
						reg = <0x4400 0x100>;
						interrupts = <0x0 0x44 0x0 0x3 0x0 0x44 0x1 0x3 0x0 0x44 0x2 0x3>;
						interrupt-names = "ima-rdy", "mem-xcp", "dma-grant";
					};
				};
			};

			qcom,pm660@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,haptics@c000 {
					compatible = "qcom,qpnp-haptics";
					reg = <0xc000 0x100>;
					interrupts = <0x1 0xc0 0x0 0x3 0x1 0xc0 0x1 0x3>;
					interrupt-names = "hap-sc-irq", "hap-play-irq";
					qcom,pmic-revid = <0x1a2>;
					qcom,pmic-misc = <0x1a5>;
					qcom,misc-clk-trim-error-reg = <0xf3>;
					qcom,actuator-type = <0x1>;
					qcom,play-mode = "direct";
					qcom,vmax-mv = <0xaf0>;
					qcom,ilim-ma = <0x320>;
					qcom,sc-dbc-cycles = <0x8>;
					qcom,wave-play-rate-us = <0x1304>;
					qcom,en-brake;
					qcom,lra-high-z = "opt0";
					qcom,lra-auto-res-mode = "qwd";
					qcom,lra-res-cal-period = <0x4>;
					qcom,wave-shape = "square";
				};
			};

			qcom,pm660l@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x1a9>;
				};

				qcom,pbs@7300 {
					compatible = "qcom,qpnp-pbs";
					reg = <0x7300 0x100>;
					phandle = <0x1ac>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					qcom,secondary-pon-reset;
					qcom,hard-reset-poweroff-type = <0x4>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x2 0x24 0x0 0x1>;
					label = "pm660l_tz";
					#thermal-sensor-cells = <0x0>;
					phandle = <0x12d>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x2 0xc2 0x0 0x0 0x2 0xc3 0x0 0x0 0x2 0xc4 0x0 0x0 0x2 0xc5 0x0 0x0 0x2 0xc6 0x0 0x0 0x2 0xc7 0x0 0x0 0x2 0xc8 0x0 0x0>;
					interrupt-names = "pm660l_gpio3", "pm660l_gpio4", "pm660l_gpio5", "pm660l_gpio6", "pm660l_gpio7", "pm660l_gpio8", "pm660l_gpio9";
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,gpios-disallowed = <0x1 0x2 0xa 0xb 0xc>;
					phandle = <0x2f1>;

					camera_rear_dvdd_en {

						camera_rear_dvdd_en_default {
							pins = "gpio4";
							function = "normal";
							power-source = <0x0>;
							output-low;
						};
					};

					camera_dvdd_en {

						camera_dvdd_en_default {
							pins = "gpio3";
							function = "normal";
							power-source = <0x0>;
							output-low;
						};
					};

					camera0_dvdd_en_default {
						pins = "gpio3";
						function = "normal";
						power-source = <0x0>;
						output-low;
					};

					camera1_dvdd_en_default {
						pins = "gpio4";
						function = "normal";
						power-source = <0x0>;
						output-low;
					};

					key_vol_up {

						key_vol_up_default {
							pins = "gpio7";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x0>;
						};
					};

					key_home {

						key_home_default {
							pins = "gpio4";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x0>;
						};
					};

					key_func {

						key_func_default {
							pins = "gpio2";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x0>;
						};
					};
				};
			};

			qcom,pm660l@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				pwm@b100 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x1>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x0>;
					#pwm-cells = <0x2>;
					phandle = <0x1a8>;
				};

				pwm@b200 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x2>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x1>;
					#pwm-cells = <0x2>;
					phandle = <0x1a7>;
				};

				pwm@b300 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x3>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x2>;
					#pwm-cells = <0x2>;
					qcom,period = <0x5b8d80>;
					phandle = <0x1a6>;

					qcom,lpg {
						label = "lpg";
						cell-index = <0x0>;
						qcom,duty-percents = <0x1 0xa 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0xa 0x1>;
					};
				};

				pwm@b400 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x4>;
					qcom,lpg-lut-size = <0x7e>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x3>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				qcom,leds@d000 {
					compatible = "qcom,leds-qpnp";
					reg = <0xd000 0x100>;
					label = "rgb";

					qcom,rgb_0 {
						label = "rgb";
						qcom,id = <0x3>;
						qcom,mode = "pwm";
						pwms = <0x1a6 0x0 0x0>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0xc>;
						qcom,default-state = "off";
						linux,name = "red";
						qcom,start-idx = <0x0>;
						qcom,idx-len = <0x16>;
						qcom,duty-pcts = [01 0a 14 1e 28 32 3c 46 50 5a 64 64 5a 50 46 3c 32 28 1e 14 0a 01];
						qcom,use-blink;
					};

					qcom,rgb_1 {
						label = "rgb";
						qcom,id = <0x4>;
						qcom,mode = "pwm";
						pwms = <0x1a7 0x0 0x0>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0xc>;
						qcom,default-state = "off";
						linux,name = "green";
					};

					qcom,rgb_2 {
						label = "rgb";
						qcom,id = <0x5>;
						qcom,mode = "pwm";
						pwms = <0x1a8 0x0 0x0>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0xc>;
						qcom,default-state = "off";
						linux,name = "blue";
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x3 0xd3 0x0 0x1 0x3 0xd3 0x3 0x1 0x3 0xd3 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x1a9>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x0>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x1>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x2>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x1>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x2>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x3>;
						qcom,default-led-trigger = "switch0_trigger";
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x4>;
						qcom,default-led-trigger = "switch1_trigger";
						pinctrl-names = "led_enable", "led_disable";
						pinctrl-0 = <0x1aa>;
						pinctrl-1 = <0x1ab>;
					};
				};

				qcom,leds@d800 {
					compatible = "qcom,qpnp-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "qpnp-wled-ctrl-base", "qpnp-wled-sink-base";
					interrupts = <0x3 0xd8 0x1 0x1>;
					interrupt-names = "ovp-irq";
					linux,name = "wled";
					linux,default-trigger = "bkl-trigger";
					qcom,fdbk-output = "auto";
					qcom,vref-uv = <0x1f20c>;
					qcom,switch-freq-khz = <0x320>;
					qcom,ovp-mv = <0x73a0>;
					qcom,ilim-ma = <0x3ca>;
					qcom,boost-duty-ns = <0x1a>;
					qcom,mod-freq-khz = <0x2580>;
					qcom,dim-mode = "hybrid";
					qcom,hyb-thres = <0x271>;
					qcom,sync-dly-us = <0x320>;
					qcom,fs-curr-ua = <0x61a8>;
					qcom,cons-sync-write-delay-us = <0x3e8>;
					qcom,led-strings-list = [01 02];
					qcom,loop-auto-gm-en;
					qcom,pmic-revid = <0x1a9>;
					qcom,auto-calibration-enable;
					status = "okay";
				};

				qpnp-lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					reg = <0xec00 0x100>;
					interrupts = <0x3 0xec 0x1 0x1>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x1a9>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
					};
				};

				qpnp-oledb@e000 {
					compatible = "qcom,qpnp-oledb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,pmic-revid = <0x1a9>;
					reg = <0xe000 0x100>;
					qcom,pbs-client = <0x1ac>;
					label = "oledb";
					regulator-name = "regulator-oledb";
					regulator-min-microvolt = <0x4c4b40>;
					regulator-max-microvolt = <0x7b98a0>;
					qcom,swire-control;
					qcom,ext-pin-control;
					status = "disabled";
				};

				qpnp-labibb-regulator {
					compatible = "qcom,qpnp-labibb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,pmic-revid = <0x1a9>;
					qcom,swire-control;
					status = "disabled";

					qcom,ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_reg";
						regulator-name = "ibb_reg";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x602160>;
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						qcom,qpnp-ibb-slew-rate = <0x1e8480>;
						qcom,qpnp-ibb-init-voltage = <0x3d0900>;
						qcom,qpnp-ibb-init-amoled-voltage = <0x3d0900>;
					};

					qcom,lab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "lab";
						regulator-name = "lab_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-init-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,notify-lab-vreg-ok-sts;
					};
				};

				analog-codec@f000 {
					status = "okay";
					compatible = "qcom,pmic-analog-codec";
					reg = <0xf000 0x200>;
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					interrupt-parent = <0x1ad>;
					interrupts = <0x3 0xf0 0x0 0x0 0x3 0xf0 0x1 0x0 0x3 0xf0 0x2 0x0 0x3 0xf0 0x3 0x0 0x3 0xf0 0x4 0x0 0x3 0xf0 0x5 0x0 0x3 0xf0 0x6 0x0 0x3 0xf0 0x7 0x0 0x3 0xf1 0x0 0x0 0x3 0xf1 0x1 0x0 0x3 0xf1 0x2 0x0 0x3 0xf1 0x3 0x0 0x3 0xf1 0x4 0x0 0x3 0xf1 0x5 0x0>;
					interrupt-names = "spk_cnp_int", "spk_clip_int", "spk_ocp_int", "ins_rem_det1", "but_rel_det", "but_press_det", "ins_rem_det", "mbhc_int", "ear_ocp_int", "hphr_ocp_int", "hphl_ocp_det", "ear_cnp_int", "hphr_cnp_int", "hphl_cnp_int";
					cdc-vdda-cp-supply = <0x1ae>;
					qcom,cdc-vdda-cp-voltage = <0x1cfde0 0x1f47d0>;
					qcom,cdc-vdda-cp-current = <0xc350>;
					cdc-vdd-pa-supply = <0x1ae>;
					qcom,cdc-vdd-pa-voltage = <0x1f20c0 0x1f20c0>;
					qcom,cdc-vdd-pa-current = <0x3f7a0>;
					cdc-vdd-mic-bias-supply = <0x19f>;
					qcom,cdc-vdd-mic-bias-voltage = <0x2f1e80 0x2f1e80>;
					qcom,cdc-vdd-mic-bias-current = <0x1388>;
					cdc-vdda18-l10-supply = <0x1af>;
					qcom,cdc-vdda18-l10-voltage = <0x1b7740 0x1b7740>;
					qcom,cdc-vdda18-l10-current = <0x7530>;
					cdc-vdd-l1-supply = <0x11f>;
					qcom,cdc-vdd-l1-voltage = <0xd6d80 0xd6d80>;
					qcom,cdc-vdd-l1-current = <0x7530>;
					qcom,cdc-mclk-clk-rate = <0x927c00>;
					qcom,cdc-static-supplies = "cdc-vdda-cp", "cdc-vdd-pa";
					qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias", "cdc-vdda18-l10", "cdc-vdd-l1";
					qcom,cdc-micbias-cfilt-mv = <0x2ab980>;
					phandle = <0x22c>;

					msm-dig-codec {
						compatible = "qcom,msm-digital-codec";
						reg = <0x62ec0000 0x0>;
						phandle = <0x22b>;
					};
				};
			};
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x2e 0x8a 0x2e 0x88 0x2e 0x89 0x2e 0x8c>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			vdd-hba-supply = <0x1b0>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "ufs";
			phandle = <0x1b2>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe00>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			lanes-per-direction = <0x1>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x47 0x0 0x2e 0x88 0x2e 0xb9>;
			status = "ok";
			compatible = "qcom,ufs-phy-qmp-v3";
			vdda-phy-supply = <0x11f>;
			vdda-pll-supply = <0x11e>;
			vdda-phy-max-microamp = <0xf5b4>;
			vdda-pll-max-microamp = <0x477c>;
			phandle = <0x1b1>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000>;
			interrupts = <0x0 0x109 0x0>;
			phys = <0x1b1>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0x1b2>;
			lanes-per-direction = <0x1>;
			dev-ref-clk-freq = <0x0>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x2e 0xb1 0x2e 0x5 0x2e 0x89 0x2e 0xb3 0x2e 0xb5 0x47 0x0 0x2e 0x92 0x2e 0x90>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			non-removable;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x0>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			pinctrl-0 = <0x1b3>;
			pinctrl-1 = <0x1b4>;
			resets = <0x2e 0xe>;
			reset-names = "core_reset";
			status = "ok";
			vdd-hba-supply = <0x1b0>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x1b5>;
			vcc-voltage-level = <0x2d2a80 0x2d2a80>;
			vccq2-supply = <0x1b6>;
			vcc-max-microamp = <0x927c0>;
			vccq2-max-microamp = <0x927c0>;
			qcom,vddp-ref-clk-supply = <0x11e>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
		};

		qcom,lpass@62400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x62400000 0x100>;
			interrupts = <0x0 0xa2 0x1>;
			vdd_cx-supply = <0x1b7>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x47 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			qcom,signal-aop;
			memory-region = <0x1b8>;
			qcom,gpio-err-fatal = <0x1b9 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x1b9 0x2 0x0>;
			qcom,gpio-err-ready = <0x1b9 0x1 0x0>;
			qcom,gpio-stop-ack = <0x1b9 0x3 0x0>;
			qcom,gpio-force-stop = <0x1ba 0x0 0x0>;
			mboxes = <0x14b 0x0>;
			mbox-names = "adsp-pil";
			status = "ok";
			qcom,gpio-sensor-ldo = <0x32 0x1d 0x0>;
			pinctrl-names = "default", "sleep", "idle";
			pinctrl-0 = <0x1bb>;
			pinctrl-1 = <0x1bc>;
			pinctrl-2 = <0x1bc>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-loaduC;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@01e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0xd>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,bandwidth-vote-for-ipa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x927c0 0x5a 0x249 0x13880 0x55730 0x1 0x2a4 0x9c40 0x9c40 0x8f 0x309 0x0 0x4b 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x1 0x2a4 0x13880 0x13880 0x8f 0x309 0x0 0x96 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x1 0x2a4 0x324b0 0x27100 0x8f 0x309 0x0 0x12c 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80 0x1 0x2a4 0x324b0 0x493e0 0x8f 0x309 0x0 0x163>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ipa-ram-mmap = <0x280 0x0 0x0 0x288 0x78 0x4000 0x308 0x78 0x4000 0x388 0x78 0x4000 0x408 0x78 0x4000 0xf 0x0 0x7 0x8 0xe 0x488 0x78 0x4000 0x508 0x78 0x4000 0xf 0x0 0x7 0x8 0xe 0x588 0x78 0x4000 0x608 0x78 0x4000 0x688 0x140 0x7c8 0x0 0x800 0x7d0 0x200 0x9d0 0x200 0x0 0x0 0x0 0xbd8 0x1024 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x80 0x200 0x2000 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x2000 0x0 0x1c00 0x400>;

			qcom,smp2pgpio_map_ipa_1_out {
				compatible = "qcom,smp2pgpio-map-ipa-1-out";
				gpios = <0x1bd 0x0 0x0>;
			};

			qcom,smp2pgpio_map_ipa_1_in {
				compatible = "qcom,smp2pgpio-map-ipa-1-in";
				gpios = <0x1be 0x0 0x0>;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				qcom,smmu-s1-bypass;
				iommus = <0x2d 0x720 0x0>;
				qcom,iova-mapping = <0x20000000 0x40000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				qcom,smmu-s1-bypass;
				iommus = <0x2d 0x721 0x0>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				qcom,smmu-s1-bypass;
				iommus = <0x2d 0x722 0x0>;
				qcom,iova-mapping = <0x40000000 0x20000000>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x1bf>;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-q6v55-mss";
			reg = <0x4080000 0x100 0x1f63000 0x8 0x1f65000 0x8 0x1f64000 0x8 0x4180000 0x20 0xc2b0000 0x4 0xb2e0100 0x4 0x4180044 0x4>;
			reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg", "pdc_sync", "alt_reset";
			clocks = <0x47 0x0 0x2e 0x2c 0x2e 0x2f 0x2e 0xb 0x2e 0x2d 0x2e 0x30 0x2e 0x2e 0x2e 0x48>;
			clock-names = "xo", "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk", "prng_clk";
			qcom,proxy-clock-names = "xo", "prng_clk";
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";
			interrupts = <0x0 0x10a 0x1>;
			vdd_cx-supply = <0x14d>;
			vdd_cx-voltage = <0x181>;
			vdd_mx-supply = <0x14f>;
			vdd_mx-uV = <0x181>;
			vdd_mss-supply = <0x1c0>;
			vdd_mss-uV = <0x181>;
			qcom,firmware-name = "modem";
			qcom,pil-self-auth;
			qcom,sequential-fw-load;
			qcom,sysmon-id = <0x0>;
			qcom,minidump-id = <0x3>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,override-acc;
			qcom,signal-aop;
			qcom,qdsp6v65-1-0;
			qcom,mss_pdc_offset = <0x9>;
			status = "ok";
			memory-region = <0x1c1>;
			qcom,mem-protect-id = <0xf>;
			qcom,complete-ramdump;
			qcom,gpio-err-fatal = <0x1c2 0x0 0x0>;
			qcom,gpio-err-ready = <0x1c2 0x1 0x0>;
			qcom,gpio-proxy-unvote = <0x1c2 0x2 0x0>;
			qcom,gpio-stop-ack = <0x1c2 0x3 0x0>;
			qcom,gpio-shutdown-ack = <0x1c2 0x7 0x0>;
			qcom,gpio-force-stop = <0x1c3 0x0 0x0>;
			mboxes = <0x14b 0x0>;
			mbox-names = "mss-pil";
			qcom,gpio-stop-reason-0 = <0x1c3 0x4 0x0>;
			qcom,gpio-stop-reason-1 = <0x1c3 0x5 0x0>;

			qcom,mba-mem@0 {
				compatible = "qcom,pil-mba-mem";
				memory-region = <0x1c4>;
			};
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x10c>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x10f 0xb 0x10f 0x8 0x10f 0xa>;
			clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,pas-id = <0x9>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x1c5>;
			status = "ok";
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			interrupts = <0x0 0x242 0x1>;
			vdd_cx-supply = <0x14d>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x47 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x7>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			qcom,signal-aop;
			memory-region = <0x1c6>;
			qcom,gpio-err-fatal = <0x1c7 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x1c7 0x2 0x0>;
			qcom,gpio-err-ready = <0x1c7 0x1 0x0>;
			qcom,gpio-stop-ack = <0x1c7 0x3 0x0>;
			qcom,gpio-force-stop = <0x1c8 0x0 0x0>;
			mboxes = <0x14b 0x0>;
			mbox-names = "cdsp-pil";
			status = "ok";
		};

		sdcc1ice@7c8000 {
			compatible = "qcom,ice";
			reg = <0x7c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x2e 0xbf 0x2e 0xbd 0x2e 0xbc 0x2e 0xbb>;
			qcom,op-freq-hz = <0x11e1a300 0x0 0x0 0x0>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x96 0x200 0x0 0x0 0x96 0x200 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x1c9>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000>;
			reg-names = "hc_mem", "cmdq_mem";
			interrupts = <0x0 0x281 0x0 0x0 0x284 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x8>;
			qcom,large-address-bus;
			sdhc-msm-crypto = <0x1c9>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-aggr-clk-rates = <0x2faf080 0x2faf080 0x2faf080 0x2faf080 0x5f5e100 0xbebc200 0xbebc200>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x96 0x200 0x0 0x0 0x1 0x30e 0x0 0x0 0x96 0x200 0x416 0x640 0x1 0x30e 0x640 0x640 0x96 0x200 0xcc3e 0x13880 0x1 0x30e 0x13880 0x13880 0x96 0x200 0xff50 0x186a0 0x1 0x30e 0x186a0 0x186a0 0x96 0x200 0x1fe9e 0x30d40 0x1 0x30e 0x186a0 0x186a0 0x96 0x200 0x1fe9e 0x30d40 0x1 0x30e 0x1fbd0 0x1fbd0 0x96 0x200 0x3fd3e 0x61a80 0x1 0x30e 0x493e0 0x493e0 0x96 0x200 0x3fd3e 0x61a80 0x1 0x30e 0x493e0 0x493e0 0x96 0x200 0x146cc2 0x3e8000 0x1 0x30e 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x2e 0xbb 0x2e 0xbc 0x2e 0xbd 0x2e 0x4>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk", "bus_aggr_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			qcom,ddr-config = <0xc3040873>;
			qcom,nonremovable;
			nvmem-cells = <0x1ca>;
			nvmem-cell-names = "minor_rev";
			status = "disabled";
			vdd-supply = <0x1b5>;
			qcom,vdd-always-on;
			qcom,vdd-lpm-sup;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x0 0x8b290>;
			vdd-io-supply = <0x1b6>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-io-current-level = <0x0 0x4f588>;
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x1cb 0x1cc 0x1cd 0x1ce>;
			pinctrl-1 = <0x1cf 0x1d0 0x1d1 0x1d2>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x493e0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x1fbd0 0x1fbd0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x2e 0x70 0x2e 0x71>;
			clock-names = "iface_clk", "core_clk";
			status = "ok";
			vdd-supply = <0x1d3>;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x0 0xc3500>;
			vdd-io-supply = <0x1d4>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
			qcom,vdd-io-current-level = <0x0 0x55f0>;
			pinctrl-names = "active", "sleep";
			cd-gpios = <0x32 0x60 0x1>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x1d5>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x2d 0x1421 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x2d 0x1422 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x2d 0x1423 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x2d 0x1424 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x2d 0x1425 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x2d 0x1426 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x2d 0x1429 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x2d 0x142a 0x30>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2d 0x1803 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2d 0x1804 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2d 0x1805 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x2d 0x1806 0x0>;
				dma-coherent;
				shared-cb;
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-core-supply = <0x1d6>;
			qca,bt-vdd-pa-supply = <0x1d7>;
			qca,bt-vdd-ldo-supply = <0x1d8>;
			qca,bt-vdd-core-voltage-level = <0x1b7740 0x1cfde0>;
			qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x14e790>;
			qca,bt-vdd-ldo-voltage-level = <0x328980 0x33e140>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-ldo-current-level = <0x1>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			iommus = <0x2d 0x40 0x1>;
			interrupts = <0x0 0x19e 0x0 0x0 0x19f 0x0 0x0 0x1a0 0x0 0x0 0x1a1 0x0 0x0 0x1a2 0x0 0x0 0x1a3 0x0 0x0 0x1a4 0x0 0x0 0x1a5 0x0 0x0 0x1a6 0x0 0x0 0x1a7 0x0 0x0 0x1a8 0x0 0x0 0x1a9 0x0>;
			vdd-0.8-cx-mx-supply = <0x1d9>;
			vdd-1.8-xo-supply = <0x1d6>;
			vdd-1.3-rfa-supply = <0x1d7>;
			vdd-3.3-ch0-supply = <0x1d8>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0x1da>;
			qcom,gpio-force-fatal-error = <0x1db 0x0 0x0>;
			qcom,gpio-early-crash-ind = <0x1db 0x1 0x0>;
			qcom,smmu-s1-bypass;
			#cooling-cells = <0x2>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x1dc>;
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x1436400 0x300 0x1436300 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0x0>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x1dc>;
		};

		qcom,memlat-cpu0 {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x1dd>;
		};

		qcom,memlat-cpu6 {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			status = "ok";
			qcom,bw-tbl = <0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x1de>;
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x8b 0x273>;
			qcom,active-only;
			status = "ok";
			qcom,bw-tbl = <0x1>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x4c4b40 0x17 0x200 0x0 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
		};

		qcom,cpu0-memlat-mon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x1dd>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0xb6d00 0x478 0xf3c00 0x6b8 0x127500 0x826 0x172500 0xb71 0x1a0fe0 0xf27>;
		};

		qcom,cpu6-memlat-mon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x1de>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0xc9900 0x478 0x114900 0x826 0x14cd00 0xf27 0x1e7800 0x172b 0x258000 0x1ae1>;
		};

		qcom,l3-cpu0 {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x1df 0x3>;
			governor = "performance";
			phandle = <0x164>;
		};

		qcom,l3-cpu6 {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x1df 0x4>;
			governor = "performance";
			phandle = <0x165>;
		};

		qcom,cpu0-l3lat-mon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x164>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x8ca00 0x11e1a300 0xf3c00 0x21301800 0x12753c 0x325aa000 0x172500 0x38137800 0x189c00 0x5265c000 0x1a0fe0 0x55d4a800>;
		};

		qcom,cpu6-l3lat-mon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x165>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x114900 0x21301800 0x14cd00 0x3010b000 0x1aa900 0x38137800 0x1e7800 0x46f41000 0x258000 0x55d4a800>;
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x1e0>;
		};

		devfreq-cpufreq {

			mincpubw-cpufreq {
				target-dev = <0x1e0>;
				cpu-to-dev-map-0 = <0xb6d00 0x478 0x12753c 0x6b8 0x189c00 0x826 0x1a0fe0 0xb71>;
				cpu-to-dev-map-6 = <0x114900 0x478 0x14cd00 0x826 0x1aa900 0xb71 0x1e7800 0xf27 0x258000 0x1ae1>;
			};
		};

		qcom,mincpu0bw {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x1e1>;
		};

		qcom,mincpu6bw {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xb71 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x1e2>;
		};

		qcom,devfreq-compute0 {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x1e1>;
			qcom,core-dev-table = <0xb6d00 0x478 0x12753c 0x6b8 0x189c00 0x826 0x1a0fe0 0xb71>;
		};

		qcom,devfreq-compute6 {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x1e2>;
			qcom,core-dev-table = <0x114900 0x478 0x14cd00 0x826 0x1aa900 0xb71 0x1e7800 0xf27 0x258000 0x1ae1>;
		};

		qcom,l3-cdsp {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x1df 0xd>;
			governor = "powersave";
			phandle = <0x166>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x5 0x4>;
		};

		syscon@0x5091508 {
			compatible = "syscon";
			reg = <0x5091508 0x4>;
			phandle = <0x1ef>;
		};

		syscon@0x5091008 {
			compatible = "syscon";
			reg = <0x5091008 0x4>;
			phandle = <0x1f0>;
		};

		qfprom@0x780000 {
			compatible = "qcom,qfprom";
			reg = <0x784000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			minor_rev@0x78414c {
				reg = <0x14c 0x4>;
				bits = <0x0 0x1e>;
				phandle = <0x1ca>;
			};
		};

		rpmh-regulator-smpa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "smpa4";

			regulator-pm660-s4 {
				regulator-name = "pm660_s4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b9680>;
				regulator-max-microvolt = <0x1f20c0>;
				qcom,init-voltage = <0x1b9680>;
				phandle = <0x1ae>;
			};
		};

		rpmh-regulator-modemlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "mss.lvl";

			regulator-pm660-s5 {
				regulator-name = "pm660_s5_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1>;
				regulator-max-microvolt = <0x10000>;
				phandle = <0x1c0>;
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "smpa6";

			regulator-pm660-s6 {
				regulator-name = "pm660_s6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x12ad40>;
				regulator-max-microvolt = <0x14a140>;
				qcom,init-voltage = <0x12ad40>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "mx.lvl";

			regulator-pm660l-s1 {
				regulator-name = "pm660l_s1_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1>;
				regulator-max-microvolt = <0x10000>;
				phandle = <0x14f>;
			};

			regulator-pm660l-s1-level-ao {
				regulator-name = "pm660l_s1_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x1>;
				regulator-max-microvolt = <0x10000>;
				phandle = <0x163>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x14f>;
				regulator-levels = <0x101 0x1>;
				#cooling-cells = <0x2>;
				phandle = <0x135>;
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm660l-s2 {
				regulator-name = "pm660l_s2_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x31>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x31>;
				phandle = <0x15f>;
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "cx.lvl";
			pm660l_s3_level-parent-supply = <0x14f>;
			pm660l_s3_level_ao-parent-supply = <0x163>;

			regulator-pm660l-s3-level {
				regulator-name = "pm660l_s3_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x14d>;
			};

			regulator-pm660l-s3-level-ao {
				regulator-name = "pm660l_s3_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x14e>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x14b 0x0>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x2>;
				phandle = <0x134>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			proxy-supply = <0x11e>;

			regulator-pm660-l1 {
				regulator-name = "pm660_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x1312d0>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0xaa50>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x2>;
				phandle = <0x11e>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l2 {
				regulator-name = "pm660_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0xf4240>;
				qcom,init-voltage = <0xf4240>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l3 {
				regulator-name = "pm660_l3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0xf4240>;
				qcom,init-voltage = <0xf4240>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l5 {
				regulator-name = "pm660_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xc3500>;
				regulator-max-microvolt = <0xc3500>;
				qcom,init-voltage = <0xc3500>;
				qcom,init-mode = <0x2>;
				phandle = <0x1d9>;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm660-l6 {
				regulator-name = "pm660_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x130b00>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x130b00>;
				qcom,init-mode = <0x2>;
				phandle = <0x1d7>;
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa7";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l7 {
				regulator-name = "pm660_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa8";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l8 {
				regulator-name = "pm660_l8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x1b6>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm660-l9 {
				regulator-name = "pm660_l9";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x1d6>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l10 {
				regulator-name = "pm660_l10";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x1af>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			proxy-supply = <0x1e3>;

			regulator-pm660-l11 {
				regulator-name = "pm660_l11";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x1e3>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l12 {
				regulator-name = "pm660_l12";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l13 {
				regulator-name = "pm660_l13";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x337>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l14 {
				regulator-name = "pm660_l14";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x3e>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l15 {
				regulator-name = "pm660_l15";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l16 {
				regulator-name = "pm660_l16";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2932e0>;
				regulator-max-microvolt = <0x2932e0>;
				qcom,init-voltage = <0x2932e0>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l17 {
				regulator-name = "pm660_l17";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2d0370>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldoa19 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa19";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm660-l19 {
				regulator-name = "pm660_l19";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0x1d8>;
			};
		};

		rpmh-regulator-ldob1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob1";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			proxy-supply = <0x11f>;

			regulator-pm660l-l1 {
				regulator-name = "pm660l_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xdbba0>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x11940>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x2>;
				phandle = <0x11f>;
			};
		};

		rpmh-regulator-ldob2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob2";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l2 {
				regulator-name = "pm660l_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x1d4>;
			};
		};

		rpmh-regulator-ldob3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob3";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l3 {
				regulator-name = "pm660l_l3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				qcom,init-voltage = <0x2b7cd0>;
				qcom,init-mode = <0x2>;
				phandle = <0x3d>;
			};
		};

		rpmh-regulator-ldob4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob4";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l4 {
				regulator-name = "pm660l_l4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2d2a80>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x2d2a80>;
				qcom,init-mode = <0x2>;
				phandle = <0x1b5>;
			};
		};

		rpmh-regulator-ldob5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob5";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l5 {
				regulator-name = "pm660l_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2d2a80>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x2d2a80>;
				qcom,init-mode = <0x2>;
				phandle = <0x1d3>;
			};
		};

		rpmh-regulator-ldob6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob6";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l6 {
				regulator-name = "pm660l_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x325aa0>;
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-ldob7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob7";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l7 {
				regulator-name = "pm660l_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2f1e80>;
				regulator-max-microvolt = <0x2f4d60>;
				qcom,init-voltage = <0x2f1e80>;
				qcom,init-mode = <0x2>;
				phandle = <0x19f>;
			};
		};

		rpmh-regulator-ldob8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldob8";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660l-l8 {
				regulator-name = "pm660l_l8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x325aa0>;
				qcom,init-mode = <0x2>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm660l-l9-level {
				regulator-name = "pm660l_l9_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1>;
				regulator-max-microvolt = <0x10000>;
				phandle = <0x1b7>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm660l-l10-level {
				regulator-name = "pm660l_l10_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1>;
				regulator-max-microvolt = <0x10000>;
			};
		};

		rpmh-regulator-bobb1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "bobb1";

			regulator-pm660l-bob {
				regulator-name = "pm660l_bob";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x328980>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x328980>;
				phandle = <0x7a>;
			};
		};

		refgen-regulator@ff1000 {
			compatible = "qcom,refgen-regulator";
			reg = <0xff1000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x5>;
			proxy-supply = <0x1e4>;
			qcom,proxy-consumer-enable;
			phandle = <0x1e4>;
		};

		pinctrl@03400000 {
			compatible = "qcom,sdm670-pinctrl";
			reg = <0x3400000 0xc00000 0x179900f0 0x60>;
			reg-names = "pinctrl_regs", "spi_cfg_regs";
			interrupts = <0x0 0xd0 0x0>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			interrupt-parent = <0x1>;
			phandle = <0x32>;

			ufs_dev_reset_assert {
				phandle = <0x1b3>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x1b4>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
				};
			};

			qupv3_se0_i2c_pins {

				qupv3_se0_i2c_active {
					phandle = <0x37>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup0";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x38>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			micbias_supply_en_pins {

				micbias_supply_en_active {

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x10>;
						output-high;
					};
				};

				micbias_supply_en_sleep {

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x10>;
						bias-disable;
						output-low;
					};
				};
			};

			qupv3_se0_spi_pins {

				qupv3_se0_spi_active {
					phandle = <0x51>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup0";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x52>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {

				qupv3_se1_i2c_active {
					phandle = <0x39>;

					mux {
						pins = "gpio17", "gpio18";
						function = "qup1";
					};

					config {
						pins = "gpio17", "gpio18";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x3a>;

					mux {
						pins = "gpio17", "gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio17", "gpio18";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se1_spi_pins {

				qupv3_se1_spi_active {
					phandle = <0x53>;

					mux {
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
						function = "qup1";
					};

					config {
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x54>;

					mux {
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
						function = "gpio";
					};

					config {
						pins = "gpio17", "gpio18", "gpio19", "gpio20";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {

				qupv3_se2_i2c_active {
					phandle = <0x3b>;

					mux {
						pins = "gpio27", "gpio28";
						function = "qup2";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x3c>;

					mux {
						pins = "gpio27", "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {

				qupv3_se2_spi_active {
					phandle = <0x55>;

					mux {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						function = "qup2";
					};

					config {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x56>;

					mux {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {

				qupv3_se3_i2c_active {
					phandle = <0x3f>;

					mux {
						pins = "gpio41", "gpio42";
						function = "qup3";
					};

					config {
						pins = "gpio41", "gpio42";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {

					mux {
						pins = "gpio41", "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio41", "gpio42";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_spi_pins {

				qupv3_se3_spi_active {
					phandle = <0x57>;

					mux {
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
						function = "qup3";
					};

					config {
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x58>;

					mux {
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio41", "gpio42", "gpio43", "gpio44";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {

				qupv3_se4_i2c_active {
					phandle = <0x49>;

					mux {
						pins = "gpio89", "gpio90";
						function = "qup4";
					};

					config {
						pins = "gpio89", "gpio90";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x4a>;

					mux {
						pins = "gpio89", "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio89", "gpio90";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_spi_pins {

				qupv3_se4_spi_active {
					phandle = <0x59>;

					mux {
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
						function = "qup4";
					};

					config {
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x5a>;

					mux {
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
						function = "gpio";
					};

					config {
						pins = "gpio89", "gpio90", "gpio91", "gpio92";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {

				qupv3_se5_i2c_active {
					phandle = <0x4b>;

					mux {
						pins = "gpio85", "gpio86";
						function = "qup5";
					};

					config {
						pins = "gpio85", "gpio86";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x4c>;

					mux {
						pins = "gpio85", "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio85", "gpio86";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_spi_pins {

				qupv3_se5_spi_active {
					phandle = <0x5b>;

					mux {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						function = "qup5";
					};

					config {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x5c>;

					mux {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						function = "gpio";
					};

					config {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {

				qupv3_se6_i2c_active {
					phandle = <0x4d>;

					mux {
						pins = "gpio45", "gpio46";
						function = "qup6";
					};

					config {
						pins = "gpio45", "gpio46";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x4e>;

					mux {
						pins = "gpio45", "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio45", "gpio46";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_4uart_pins {

				qupv3_se6_ctsrx {
					phandle = <0x2f>;

					mux {
						pins = "gpio45", "gpio48";
						function = "qup6";
					};

					config {
						pins = "gpio45", "gpio48";
						drive-strength = <0x2>;
						bias-no-pull;
					};
				};

				qupv3_se6_rts {
					phandle = <0x30>;

					mux {
						pins = "gpio46";
						function = "qup6";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se6_tx {
					phandle = <0x31>;

					mux {
						pins = "gpio47";
						function = "qup6";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {

				qupv3_se6_spi_active {
					phandle = <0x5d>;

					mux {
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
						function = "qup6";
					};

					config {
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x5e>;

					mux {
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio45", "gpio46", "gpio47", "gpio48";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {

				qupv3_se7_i2c_active {
					phandle = <0x4f>;

					mux {
						pins = "gpio93", "gpio94";
						function = "qup7";
					};

					config {
						pins = "gpio93", "gpio94";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x50>;

					mux {
						pins = "gpio93", "gpio94";
						function = "gpio";
					};

					config {
						pins = "gpio93", "gpio94";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_4uart_pins {

				qupv3_se7_4uart_active {
					phandle = <0x34>;

					mux {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						function = "qup7";
					};

					config {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_4uart_sleep {
					phandle = <0x35>;

					mux {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se7_spi_pins {

				qupv3_se7_spi_active {
					phandle = <0x5f>;

					mux {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						function = "qup7";
					};

					config {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x60>;

					mux {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio93", "gpio94", "gpio95", "gpio96";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {

				qupv3_se8_i2c_active {
					phandle = <0x69>;

					mux {
						pins = "gpio65", "gpio66";
						function = "qup8";
					};

					config {
						pins = "gpio65", "gpio66";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x6a>;

					mux {
						pins = "gpio65", "gpio66";
						function = "gpio";
					};

					config {
						pins = "gpio65", "gpio66";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_spi_pins {

				qupv3_se8_spi_active {
					phandle = <0x86>;

					mux {
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
						function = "qup8";
					};

					config {
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x87>;

					mux {
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
						function = "gpio";
					};

					config {
						pins = "gpio65", "gpio66", "gpio67", "gpio68";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {

				qupv3_se9_i2c_active {
					phandle = <0x6b>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup9";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x6c>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se9_2uart_pins {

				qupv3_se9_2uart_active {
					phandle = <0x61>;

					mux {
						pins = "gpio4", "gpio5";
						function = "qup9";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_2uart_sleep {
					phandle = <0x62>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {

				qupv3_se9_spi_active {
					phandle = <0x88>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "qup9";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x89>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {

				qupv3_se10_i2c_active {
					phandle = <0x6e>;

					mux {
						pins = "gpio55", "gpio56";
						function = "qup10";
					};

					config {
						pins = "gpio55", "gpio56";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x6f>;

					mux {
						pins = "gpio55", "gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio55", "gpio56";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_2uart_pins {

				qupv3_se10_2uart_active {
					phandle = <0x64>;

					mux {
						pins = "gpio53", "gpio54";
						function = "qup10";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se10_2uart_sleep {
					phandle = <0x65>;

					mux {
						pins = "gpio53", "gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {

				qupv3_se10_spi_active {
					phandle = <0x8a>;

					mux {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						function = "qup10";
					};

					config {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x8b>;

					mux {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {

				qupv3_se11_i2c_active {
					phandle = <0x7c>;

					mux {
						pins = "gpio31", "gpio32";
						function = "qup11";
					};

					config {
						pins = "gpio31", "gpio32";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x7d>;

					mux {
						pins = "gpio31", "gpio32";
						function = "gpio";
					};

					config {
						pins = "gpio31", "gpio32";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_spi_pins {

				qupv3_se11_spi_active {
					phandle = <0x8c>;

					mux {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						function = "qup11";
					};

					config {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x8d>;

					mux {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						function = "gpio";
					};

					config {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {

				qupv3_se12_i2c_active {
					phandle = <0x7e>;

					mux {
						pins = "gpio49";
						function = "qup12";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x7f>;

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_2uart_pins {

				qupv3_se12_2uart_active {
					phandle = <0x66>;

					mux {
						pins = "gpio51", "gpio52";
						function = "qup12";
					};

					config {
						pins = "gpio51", "gpio52";
						drive-strength = <0x2>;
						bias-pull-up;
						output-high;
					};
				};

				qupv3_se12_2uart_sleep {
					phandle = <0x67>;

					mux {
						pins = "gpio51", "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio51", "gpio52";
						drive-strength = <0x2>;
						bias-pull-up;
						input-enable;
					};
				};
			};

			qupv3_se12_spi_pins {

				qupv3_se12_spi_active {
					phandle = <0x8e>;

					mux {
						pins = "gpio49", "gpio51", "gpio52";
						function = "qup12";
					};

					config {
						pins = "gpio49", "gpio51", "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x8f>;

					mux {
						pins = "gpio49", "gpio51", "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio49", "gpio51", "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {

				qupv3_se13_i2c_active {
					phandle = <0x80>;

					mux {
						pins = "gpio105", "gpio106";
						function = "qup13";
					};

					config {
						pins = "gpio105", "gpio106";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x81>;

					mux {
						pins = "gpio105", "gpio106";
						function = "gpio";
					};

					config {
						pins = "gpio105", "gpio106";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_spi_pins {

				qupv3_se13_spi_active {
					phandle = <0x90>;

					mux {
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
						function = "qup13";
					};

					config {
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x91>;

					mux {
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
						function = "gpio";
					};

					config {
						pins = "gpio105", "gpio106", "gpio107", "gpio108";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {

				qupv3_se14_i2c_active {
					phandle = <0x82>;

					mux {
						pins = "gpio33", "gpio34";
						function = "qup14";
					};

					config {
						pins = "gpio33", "gpio34";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x83>;

					mux {
						pins = "gpio33", "gpio34";
						function = "gpio";
					};

					config {
						pins = "gpio33", "gpio34";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se14_spi_pins {

				qupv3_se14_spi_active {
					phandle = <0x92>;

					mux {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						function = "qup14";
					};

					config {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x93>;

					mux {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						function = "gpio";
					};

					config {
						pins = "gpio31", "gpio32", "gpio33", "gpio34";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {

				qupv3_se15_i2c_active {
					phandle = <0x84>;

					mux {
						pins = "gpio81", "gpio82";
						function = "qup15";
					};

					config {
						pins = "gpio81", "gpio82";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x85>;

					mux {
						pins = "gpio81", "gpio82";
						function = "gpio";
					};

					config {
						pins = "gpio81", "gpio82";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se15_spi_pins {

				qupv3_se15_spi_active {
					phandle = <0x94>;

					mux {
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
						function = "qup15";
					};

					config {
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x95>;

					mux {
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio81", "gpio82", "gpio83", "gpio84";
						drive-strength = <0x6>;
						bias-disable;
						bias-pull-down;
						input-enable;
					};
				};
			};

			sdc1_clk_on {
				phandle = <0x1cb>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x1cf>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x1cc>;

				config {
					pins = "sdc1_cmd";
					bias-disable;
					drive-strength = <0xa>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x1d0>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x1>;
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_data_on {
				phandle = <0x1cd>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_data_off {
				phandle = <0x1d1>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x1ce>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x1d2>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_on {

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_off {

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_on {

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_off {

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_idle {
					phandle = <0x2f5>;

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x2>;
						bias-pull-down;
						output-low;
					};
				};

				wcd_usbc_ana_en1_active {
					phandle = <0x2f4>;

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x2>;
						bias-disable;
						output-high;
					};
				};
			};

			sdw_clk_pin {

				sdw_clk_sleep {
					phandle = <0x30a>;

					mux {
						pins = "gpio65";
						function = "wsa_clk";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x2>;
						bias-bus-hold;
					};
				};

				sdw_clk_active {
					phandle = <0x308>;

					mux {
						pins = "gpio65";
						function = "wsa_clk";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x2>;
						bias-bus-hold;
					};
				};
			};

			sdw_data_pin {

				sdw_data_sleep {
					phandle = <0x30b>;

					mux {
						pins = "gpio66";
						function = "wsa_data";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x4>;
						bias-bus-hold;
					};
				};

				sdw_data_active {
					phandle = <0x309>;

					mux {
						pins = "gpio66";
						function = "wsa_data";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x4>;
						bias-bus-hold;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x42>;

					mux {
						pins = "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x45>;

					mux {
						pins = "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x43>;

					mux {
						pins = "gpio12", "gpio43", "gpio116";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio43", "gpio116";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x46>;

					mux {
						pins = "gpio12", "gpio43", "gpio116";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio43", "gpio116";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			cdc_reset_ctrl {

				cdc_reset_sleep {

					mux {
						pins = "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};

				cdc_reset_active {

					mux {
						pins = "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x8>;
						bias-pull-down;
						output-high;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x30d>;

					mux {
						pins = "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x30c>;

					mux {
						pins = "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x30f>;

					mux {
						pins = "gpio68";
						function = "gpio";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x30e>;

					mux {
						pins = "gpio68";
						function = "gpio";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			tasha_spkr_1_sd_n {

				tasha_spkr_1_sd_n_sleep {
					phandle = <0x178>;

					mux {
						pins = "gpio66";
						function = "gpio";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tasha_spkr_1_sd_n_active {
					phandle = <0x177>;

					mux {
						pins = "gpio66";
						function = "gpio";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			tasha_spkr_2_sd_n {

				tasha_spkr_2_sd_n_sleep {
					phandle = <0x17a>;

					mux {
						pins = "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tasha_spkr_2_sd_n_active {
					phandle = <0x179>;

					mux {
						pins = "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_buck_vsel {

				wcd_buck_vsel_default {

					mux {
						pins = "gpio94";
						function = "gpio";
					};

					config {
						pins = "gpio94";
						drive-strength = <0x8>;
						bias-pull-down;
						output-high;
					};
				};
			};

			wcd_usbc_analog_en2 {

				wcd_usbc_ana_en2_idle {

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x2>;
						bias-pull-down;
						output-low;
					};
				};

				wcd_usbc_ana_en2_active {

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x2>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x313>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			gpio_jack_det_line_in {

				jack_det_linein_default {

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						bias-pull-up;
						input-enable;
					};
				};
			};

			gpio_jack_det_line_out {

				jack_det_lineout_default {

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						bias-pull-up;
						input-enable;
					};
				};
			};

			flash_led3_front {

				flash_led3_front_en {
					phandle = <0x1aa>;

					mux {
						pins = "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio21";
						drive_strength = <0x2>;
						output-high;
						bias-disable;
					};
				};

				flash_led3_front_dis {
					phandle = <0x1ab>;

					mux {
						pins = "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio21";
						drive_strength = <0x2>;
						output-low;
						bias-disable;
					};
				};
			};

			key_cam_snapshot {

				key_cam_snapshot_default {
					pins = "gpio91";
					function = "normal";
					input-enable;
					bias-pull-up;
					power-source = <0x0>;
				};
			};

			key_cam_focus {

				key_cam_focus_default {
					pins = "gpio92";
					function = "normal";
					input-enable;
					bias-pull-up;
					power-source = <0x0>;
				};
			};

			aqt_intr {

				aqt_intr_default {
					phandle = <0x78>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			aqt_rst_gpio {

				aqt_rst_idle {
					phandle = <0x31f>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x8>;
						bias-pull-down;
						output-low;
					};
				};

				aqt_rst_active {
					phandle = <0x31e>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			ter_i2s_sck_ws {

				ter_i2s_sck_sleep {
					phandle = <0x325>;

					mux {
						pins = "gpio75", "gpio76";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio75", "gpio76";
						drive-strength = <0x2>;
					};
				};

				ter_i2s_sck_active {
					phandle = <0x322>;

					mux {
						pins = "gpio75", "gpio76";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio75", "gpio76";
						drive-strength = <0x8>;
						input-enable;
					};
				};
			};

			ter_i2s_data0 {

				ter_i2s_data0_sleep {
					phandle = <0x323>;

					mux {
						pins = "gpio77";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x2>;
					};
				};

				ter_i2s_data0_active {
					phandle = <0x320>;

					mux {
						pins = "gpio77";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x8>;
						input-enable;
					};
				};
			};

			ter_i2s_data1 {

				ter_i2s_data1_sleep {
					phandle = <0x324>;

					mux {
						pins = "gpio78";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x2>;
					};
				};

				ter_i2s_data1_active {
					phandle = <0x321>;

					mux {
						pins = "gpio78";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x8>;
						output-high;
					};
				};
			};

			pmx_sde {

				sde_dsi_active {
					phandle = <0x33c>;

					mux {
						pins = "gpio21", "gpio115", "gpio125", "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio21", "gpio115", "gpio125", "gpio126";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x33d>;

					mux {
						pins = "gpio21", "gpio115", "gpio125", "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio21", "gpio115", "gpio125", "gpio126";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			sde_dp_aux_active {
				phandle = <0x123>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-disable = <0x0>;
					drive-strength = <0x8>;
				};
			};

			sde_dp_aux_suspend {
				phandle = <0x125>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x124>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x126>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci0_active {
				phandle = <0x23a>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cci0_suspend {
				phandle = <0x23c>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cci1_active {
				phandle = <0x23b>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cci1_suspend {
				phandle = <0x23d>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_active {
				phandle = <0x244>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x246>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear_vana {

				mux {
					pins = "gpio8";
					function = "gpio";
				};

				config {
					pins = "gpio8";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_vio {

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_active {

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_active {
				phandle = <0x249>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x24c>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear2_active {

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear2_suspend {

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_mclk1_active {

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_active {

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_ir_led_on {

				mux {
					pins = "gpio22", "gpio141", "gpio142", "gpio107", "gpio110";
					function = "gpio";
				};

				config {
					pins = "gpio22", "gpio141", "gpio142", "gpio107", "gpio110";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_ir_led_off {

				mux {
					pins = "gpio22", "gpio141", "gpio142", "gpio107", "gpio110";
					function = "gpio";
				};

				config {
					pins = "gpio22", "gpio141", "gpio142", "gpio107", "gpio110";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			nx30p6093_intr_default {
				phandle = <0x70>;

				mux {
					pins = "gpio5";
					function = "gpio";
				};

				config {
					pins = "gpio5";
					bias-disable;
					input-enable;
				};
			};

			smb_int_default {
				phandle = <0x71>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x2>;
					bias-pull-up;
					input-enable;
				};
			};

			s2mpb03_i2c_sda {

				s2mpb03_i2c_sda_default {
					phandle = <0x2f2>;

					s2mpb03_i2c_sda {
						pins = "gpio12";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			s2mpb03_i2c_scl {

				s2mpb03_i2c_scl_default {
					phandle = <0x2f3>;

					s2mpb03_i2c_scl {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			tsp_int {
				phandle = <0x6d>;

				mux {
					pins = "gpio123";
					function = "gpio";
				};

				config {
					pins = "gpio123";
					input-enable;
					bias-disable;
				};
			};

			sensor_ldo_default {
				phandle = <0x1bb>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
					output-high;
				};
			};

			sensor_ldo_active {
				phandle = <0x1bc>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
					output-high;
				};
			};

			dbmdx_active {
				phandle = <0x32c>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x2>;
					bias-disable;
					input-enable;
				};
			};

			dbmdx_suspend {
				phandle = <0x32d>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x2>;
					bias-disable;
					input-enable;
				};
			};

			fuel_irq {
				phandle = <0x338>;

				config {
					pins = "gpio24";
					bias-disable;
				};
			};

			sm5705_fg_i2c {

				sm5705_fg_i2c_active {
					phandle = <0x339>;

					sm5705_fg_i2c {
						pins = "gpio95", "gpio96";
						drive-strength = <0x2>;
						function = "gpio";
						bias-disable;
						input-enable;
					};
				};
			};

			charger_int_pin {
				qcom,num-grp-pins = <0x1>;
				qcom,pin-func = <0x0>;
				label = "charger_int_gpio";

				charger_int_active {
					phandle = <0x331>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			charger_en_pin {
				qcom,num-grp-pins = <0x1>;
				qcom,pin-func = <0x0>;
				label = "charger_en_gpio";

				charger_en_active {

					mux {
						pins = "gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio134";
						drive-strength = <0x2>;
						bias-disable;
						output-high;
					};
				};
			};

			cam_sensor_mclk_0_active {
				phandle = <0x243>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk_0_suspend {
				phandle = <0x245>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x4>;
					output-low;
				};
			};

			cam_sensor_mclk_1_active {
				phandle = <0x248>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk_1_suspend {
				phandle = <0x24b>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x4>;
					output-low;
				};
			};

			cam_sensor_mclk_2_active {
				phandle = <0x251>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk_2_suspend {
				phandle = <0x253>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x4>;
					output-low;
				};
			};

			cam_sensor_mclk_3_active {
				phandle = <0x25a>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x4>;
					output-low;
				};
			};

			cam_sensor_mclk_3_suspend {
				phandle = <0x25c>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x4>;
					output-low;
				};
			};

			cam_sensor_mipi_sw_active {
				phandle = <0x24a>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					bias-disable;
					output-high;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mipi_sw_suspend {
				phandle = <0x24d>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					bias-disable;
					output-high;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_sub2_active {
				phandle = <0x252>;

				mux {
					pins = "gpio100";
					function = "gpio";
				};

				config {
					pins = "gpio100";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_sub2_suspend {
				phandle = <0x254>;

				mux {
					pins = "gpio100";
					function = "gpio";
				};

				config {
					pins = "gpio100";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear3sw_active {
				phandle = <0x25b>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear3sw_suspend {
				phandle = <0x25d>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_rear3_pwr_active {

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_rear3_pwr_suspend {

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			i2c_26_pinctrl {
				phandle = <0x32f>;

				mux {
					pins = "gpio43", "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio43", "gpio44";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			sm5705_i2c_pins {
				qcom,num-grp-pins = <0x2>;
				qcom,pin-func = <0x0>;
				label = "sm5705_gpio";

				default {

					mux {
						pins = "gpio43", "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio43", "gpio44";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				active {

					mux {
						pins = "gpio43", "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio43", "gpio44";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				suspend {

					mux {
						pins = "gpio43", "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio43", "gpio44";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			sm5705_intr_pins {
				qcom,pin-func = <0x0>;
				label = "sm5705_gpio_int";

				default {
					phandle = <0x330>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				active {

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				suspend {

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			s2mm005_irq_pins {
				qcom,num-grp-pins = <0x1>;
				qcom,pin-func = <0x0>;
				label = "s2mm005_irq_default";

				ccic_irq_default {
					phandle = <0x334>;

					mux {
						pins = "gpio38";
						function = "gpio";
					};

					config {
						pins = "gpio38";
						drive-strength = <0x2>;
						bias-disable;
						input-enable;
					};
				};
			};

			s2mm005_hard_reset {
				phandle = <0x333>;

				mux {
					pins = "gpio55", "gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio55", "gpio56";
					drive-strength = <0x6>;
					bias-pull-down;
					output-low;
				};
			};

			s2mm005_i2c_default {
				phandle = <0x332>;

				mux {
					pins = "gpio55", "gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio55", "gpio56";
					drive-strength = <0x6>;
					bias-disable;
				};
			};

			i2c_23_pinctrl {
				phandle = <0x335>;

				mux {
					pins = "gpio8", "gpio9";
					function = "gpio";
				};

				config {
					pins = "gpio8", "gpio9";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			expander_reset_active {
				phandle = <0x336>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					drive-strength = <0x2>;
					bias-disable;
					output-high;
				};
			};

			etspi_drdypin {

				etspi_drdypin_active {
					phandle = <0x97>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				etspi_drdypin_suspend {
					phandle = <0x96>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			nfc_qupv3_se3_i2c_sleep {
				phandle = <0x40>;

				mux {
					pins = "gpio41", "gpio42";
					function = "gpio";
				};

				config {
					pins = "gpio41", "gpio42";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			tdmb_irq_on {
				phandle = <0x340>;

				mux {
					pins = "gpio121";
					function = "gpio";
				};

				config {
					pins = "gpio121";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			tdmb_irq_off {
				phandle = <0x341>;

				mux {
					pins = "gpio121";
					function = "gpio";
				};

				config {
					pins = "gpio121";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};
		};

		arm,smmu-kgsl@5040000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x5040000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,dynamic;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x2>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x1e5>;
			qcom,deferred-regulator-disable-delay = <0x50>;
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x173 0x4>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x2e 0x29>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0x1ec>;
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x80000 0x150c2000 0x18>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,no-asid-retention;
			qcom,disable-atos;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x41 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x1000 0x3ff 0x103>;
			phandle = <0x2d>;

			anoc_1_tbu@0x150c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150c5000 0x1000 0x150c2200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1e6>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
			};

			anoc_2_tbu@0x150c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150c9000 0x1000 0x150c2208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1e7>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
			};

			mnoc_hf_0_tbu@0x150cd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150cd000 0x1000 0x150c2210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1e8>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
			};

			mnoc_hf_1_tbu@0x150d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d1000 0x1000 0x150c2218 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1e9>;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
			};

			mnoc_sf_0_tbu@0x150d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d5000 0x1000 0x150c2220 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1ea>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
			};

			compute_dsp_tbu@0x150d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150d9000 0x1000 0x150c2228 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
			};

			adsp_tbu@0x150dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x150dd000 0x1000 0x150c2230 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1eb>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x8b 0x273 0x0 0x0 0x8b 0x273 0x0 0x3e8>;
			};
		};

		kgsl_iommu_test_device {
			status = "disabled";
			compatible = "iommu-debug-test";
			iommus = <0x1ec 0x7>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x2d 0x20 0xf>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x2d 0x20 0xf>;
			dma-coherent;
		};

		qcom,gdsc@0x16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "disabled";
		};

		qcom,gdsc@0x18d004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_1_gdsc";
			reg = <0x18d004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "disabled";
		};

		qcom,gdsc@0x175004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_card_gdsc";
			reg = <0x175004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "disabled";
		};

		qcom,gdsc@0x177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x1b0>;
		};

		qcom,gdsc@0x10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x230>;
		};

		qcom,gdsc@0x110004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_sec_gdsc";
			reg = <0x110004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "disabled";
		};

		qcom,gdsc@0x17d030 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d030 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1eb>;
		};

		qcom,gdsc@0x17d03c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d03c 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "disabled";
		};

		qcom,gdsc@0x17d034 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d034 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1e6>;
		};

		qcom,gdsc@0x17d038 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d038 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1e7>;
		};

		qcom,gdsc@0x17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d040 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1e8>;
		};

		qcom,gdsc@0x17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d048 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1e9>;
		};

		qcom,gdsc@0x17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d044 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x1ea>;
		};

		qcom,gdsc@0xad06004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad06004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x263>;
		};

		qcom,gdsc@0xad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad09004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x25f>;
		};

		qcom,gdsc@0xad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0a004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x260>;
		};

		qcom,gdsc@0xad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad07004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x261>;
		};

		qcom,gdsc@0xad08004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_1_gdsc";
			reg = <0xad08004 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x262>;
		};

		qcom,gdsc@0xad0b134 {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0b134 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x239>;
		};

		qcom,gdsc@0xaf03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x4>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0x112>;
			qcom,proxy-consumer-enable;
			phandle = <0x112>;
		};

		syscon@0x5091540 {
			compatible = "syscon";
			reg = <0x5091540 0x4>;
			phandle = <0x1ed>;
		};

		qcom,gdsc@0x509106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x509106c 0x4>;
			hw-ctrl-addr = <0x1ed>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x8>;
			status = "ok";
			parent-supply = <0x14d>;
			vdd_parent-supply = <0x14d>;
			phandle = <0x1e5>;
		};

		qcom,gdsc@0x509100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x509100c 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x1ee 0x2>;
			qcom,force-enable-root-clk;
			parent-supply = <0x15f>;
			domain-addr = <0x1ef>;
			sw-reset = <0x1f0>;
			qcom,reset-aon-logic;
			phandle = <0x236>;
		};

		qcom,gdsc@0xab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "vcodec0_gdsc";
			reg = <0xab00874 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x10d>;
		};

		qcom,gdsc@0xab008b4 {
			compatible = "qcom,gdsc";
			regulator-name = "vcodec1_gdsc";
			reg = <0xab008b4 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x10e>;
		};

		qcom,gdsc@0xab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "venus_gdsc";
			reg = <0xab00814 0x4>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x10c>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,clstr-tmr-add = <0x3e8>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "l3-wfi";
					qcom,psci-mode = <0x1>;
					qcom,latency-us = <0x258>;
					qcom,ss-power = <0x1a4>;
					qcom,energy-overhead = <0x40e9bc>;
					qcom,time-overhead = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "l3-pc";
					qcom,psci-mode = <0x4>;
					qcom,latency-us = <0xbe8>;
					qcom,ss-power = <0x149>;
					qcom,energy-overhead = <0x5e7305>;
					qcom,time-overhead = <0x16a8>;
					qcom,min-child-idx = <0x3>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x2>;
					label = "cx-off";
					qcom,psci-mode = <0x224>;
					qcom,latency-us = <0x11d2>;
					qcom,ss-power = <0x122>;
					qcom,energy-overhead = <0x6aa805>;
					qcom,time-overhead = <0x2008>;
					qcom,min-child-idx = <0x3>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x3>;
					label = "llcc-off";
					qcom,psci-mode = <0xc24>;
					qcom,latency-us = <0x19a2>;
					qcom,ss-power = <0xa5>;
					qcom,energy-overhead = <0x6acfdd>;
					qcom,time-overhead = <0x2661>;
					qcom,min-child-idx = <0x3>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,latency-us = <0x3c>;
						qcom,ss-power = <0x17f>;
						qcom,energy-overhead = <0xfa8c>;
						qcom,time-overhead = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "ret";
						qcom,psci-cpu-mode = <0x2>;
						qcom,latency-us = <0x11a>;
						qcom,ss-power = <0x172>;
						qcom,energy-overhead = <0x3a408>;
						qcom,time-overhead = <0x22f>;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,latency-us = <0x385>;
						qcom,ss-power = <0x16c>;
						qcom,energy-overhead = <0x8d6d5>;
						qcom,time-overhead = <0x5aa>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@3 {
						reg = <0x3>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,latency-us = <0x393>;
						qcom,ss-power = <0x161>;
						qcom,energy-overhead = <0xa2ab4>;
						qcom,time-overhead = <0x651>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;
					qcom,ref-premature-cnt = <0x3>;
					qcom,cpu = <0x17 0x18>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,latency-us = <0x42>;
						qcom,ss-power = <0x1ab>;
						qcom,energy-overhead = <0x10b3a>;
						qcom,time-overhead = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "ret";
						qcom,psci-cpu-mode = <0x2>;
						qcom,latency-us = <0x11a>;
						qcom,ss-power = <0x184>;
						qcom,energy-overhead = <0x44c9b>;
						qcom,time-overhead = <0x229>;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,latency-us = <0x4dc>;
						qcom,ss-power = <0x175>;
						qcom,energy-overhead = <0xc217e>;
						qcom,time-overhead = <0x6e7>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@3 {
						reg = <0x3>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,latency-us = <0x73e>;
						qcom,ss-power = <0x167>;
						qcom,energy-overhead = <0x104c3f>;
						qcom,time-overhead = <0x94c>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
			qcom,use-alt-unit = <0x3>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x1f1>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x1fb>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x1fc>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x1f2>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1f3>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1fd>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x1f7>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x1f4>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x1f5>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x22a>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x1f9>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x1f6>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x1ff>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x200>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x201>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x202>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x203>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-int-mi2s0 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x7>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x204>;
			};

			qcom,msm-dai-q6-int-mi2s1 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x8>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x205>;
			};

			qcom,msm-dai-q6-int-mi2s2 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x9>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x206>;
			};

			qcom,msm-dai-q6-int-mi2s3 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0xa>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x207>;
			};

			qcom,msm-dai-q6-int-mi2s4 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0xb>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x208>;
			};

			qcom,msm-dai-q6-int-mi2s5 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0xc>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x209>;
			};

			qcom,msm-dai-q6-int-mi2s6 {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0xd>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x1fa>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x217>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x218>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x21a>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x219>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x20f>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x210>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x211>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x212>;
			};

			qcom,msm-dai-q6-afe-loopback-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x6001>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x213>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x214>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x215>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x216>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x21b>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x21c>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x1f8>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";

			msm_audio_apr_dummy {
				compatible = "qcom,msm-audio-apr-dummy";
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x20a>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x20b>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x20c>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x20d>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x20e>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
			qcom,smmu-version = <0x2>;
			qcom,smmu-enabled;
			iommus = <0x2d 0x1801 0x0>;
			qcom,smmu-sid-mask = <0x0 0xf>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x21d>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x21e>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x21f>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x220>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x221>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x222>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x223>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x224>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x225>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x226>;
			};
		};

		qcom,avtimer@62cf700c {
			compatible = "qcom,avtimer";
			reg = <0x62cf700c 0x4 0x62cf7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
		};

		sound {
			status = "okay";
			compatible = "qcom,sdm670-asoc-snd";
			qcom,model = "sdm670-snd-card";
			qcom,wcn-btfm = <0x1>;
			qcom,ext-disp-audio-rx = <0x0>;
			qcom,mi2s-audio-intf;
			qcom,auxpcm-audio-intf;
			asoc-platform = <0x1f1 0x1f2 0x1f3 0x1f4 0x1f5 0x1f6 0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe>;
			asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq", "q6audio-adaptation";
			asoc-cpu = <0x1ff 0x200 0x201 0x202 0x203 0x204 0x205 0x206 0x207 0x208 0x209 0x20a 0x20b 0x20c 0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216 0x217 0x218 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226>;
			asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.7", "msm-dai-q6-mi2s.8", "msm-dai-q6-mi2s.9", "msm-dai-q6-mi2s.10", "msm-dai-q6-mi2s.11", "msm-dai-q6-mi2s.12", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
			qcom,audio-routing = "RX_BIAS", "INT_MCLK0", "SPK_RX_BIAS", "INT_MCLK0", "INT_LDO_H", "INT_MCLK0", "RX_I2S_CLK", "INT_MCLK0", "TX_I2S_CLK", "INT_MCLK0", "MIC BIAS External2", "Headset Mic", "AMIC2", "MIC BIAS External2", "DMIC1", "Digital Mic1", "DMIC3", "Digital Mic3", "PDM_IN_RX1", "PDM_OUT_RX1", "PDM_IN_RX2", "PDM_OUT_RX2", "PDM_IN_RX3", "PDM_OUT_RX3", "ADC2_IN", "ADC2_OUT";
			qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1 0x1>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mbhc-hphl-swh = <0x1>;
			qcom,msm-mbhc-gnd-swh = <0x0>;
			qcom,msm-hs-micbias-type = "external";
			qcom,cdc-pdm-gpios = <0x227>;
			qcom,cdc-comp-gpios = <0x228>;
			qcom,cdc-dmic-gpios = <0x229>;
			asoc-codec = <0x22a 0x22b 0x22c>;
			asoc-codec-names = "msm-stub-codec.1", "msm-dig-codec", "analog-codec";
			qcom,wsa-max-devs = <0x0>;
			qcom,wsa-disable;
			qcom,sec-mi2s-gpios = <0x22d>;
			speaker-amps = <0x22e>;
			qcom,dmic-ldo-en = <0x32 0x19 0x0>;
			qcom,fm-lna-gpios = <0x48 0x14 0x0>;
			qcom,amux_channel = <0x17>;
			qcom,earjack-read-vadc = <0x19e>;
			sbu-oe-gpio = <0x48 0x2 0x0>;
			qcom,us-euro-gpios = <0x48 0x3 0x0>;
			ear-sel-gpio = <0x32 0x93 0x0>;
			det-zones-list = <0x22f 0x0 0x2 0x22f 0x3bb 0x2 0x22f 0x3bc 0x1 0x22f 0x270f 0x1>;
			mbhc-button-thres = <0x22f 0xd 0x3f 0x22f 0x58 0x8a 0x22f 0x8a 0x8a 0x22f 0xe1 0xe1 0x22f 0x1c2 0x1c2 0x22f 0x1f4 0x1f4 0x22f 0x1f4 0x1f4 0x22f 0x1f4 0x1f4>;
			qcom,det_debounce_time_ms = <0x32>;

			speaker-dai {
				sound-dai = <0x22e 0x0>;
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0xf8c00 0x88ee000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			iommus = <0x2d 0x740 0x0>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			USB3_GDSC-supply = <0x230>;
			qcom,usb-dbm = <0x231>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			qcom,pm-qos-latency = <0x43>;
			extcon = <0x121 0x121 0x232 0x143 0x143>;
			clocks = <0x2e 0x95 0x2e 0x12 0x2e 0x9 0x2e 0x97 0x2e 0x99 0x2e 0xa9 0x2e 0x9f>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			resets = <0x2e 0xf>;
			reset-names = "core_reset";
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40>;
			vbus_dwc3-supply = <0x1a0>;
			qcom,no-vbus-vote-with-type-C;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x0 0x85 0x0>;
				usb-phy = <0x1a3 0x233>;
				tx-fifo-resize;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable = <0x0>;
				usb-core-id = <0x0>;
				maximum-speed = "high-speed";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x0 0x84 0x0>;
				qcom,bam-type = <0x0>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x8>;
				qcom,ignore-core-reset-ack;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@88e2000 {
			compatible = "qcom,qusb2phy-v2";
			reg = <0x88e2000 0x400 0x7801e8 0x4 0x88e7014 0x4>;
			reg-names = "qusb_phy_base", "efuse_addr", "refgen_north_bg_reg_addr";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x3>;
			vdd-supply = <0x11f>;
			vdda18-supply = <0x1af>;
			vdda33-supply = <0x19f>;
			qcom,override-bias-ctrl2;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x228 0x22c 0x27c 0x280 0x2a0>;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x1d 0x198 0x21 0x214 0x1e 0x220 0x58 0x224 0x67 0x240 0x29 0x244 0xca 0x248 0x1 0x24c 0x3 0x250 0x0 0x23c 0x22 0x210>;
			phy_type = "utmi";
			clocks = <0x47 0x0 0x2e 0xa9>;
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			resets = <0x2e 0x8>;
			reset-names = "phy_reset";
			qcom,host-chirp-erratum;
			qcom,qusb-phy-host-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x20 0x198 0x21 0x214 0x0 0x220 0x58 0x224 0x67 0x240 0x2a 0x244 0xca 0x248 0x1 0x24c 0x3 0x250 0x0 0x23c 0x22 0x210>;
			nvmem-cells = <0x1ca>;
			nvmem-cell-names = "minor_rev";
			phandle = <0x1a3>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x11f>;
			core-supply = <0x11e>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x1048 0x7 0x0 0x1080 0x14 0x0 0x1034 0x8 0x0 0x1138 0x30 0x0 0x103c 0x2 0x0 0x108c 0x8 0x0 0x115c 0x16 0x0 0x1164 0x1 0x0 0x113c 0x80 0x0 0x10b0 0x82 0x0 0x10b8 0xab 0x0 0x10bc 0xea 0x0 0x10c0 0x2 0x0 0x1060 0x6 0x0 0x1068 0x16 0x0 0x1070 0x36 0x0 0x10dc 0x0 0x0 0x10d8 0x3f 0x0 0x10f8 0x1 0x0 0x10f4 0xc9 0x0 0x1148 0xa 0x0 0x10a0 0x0 0x0 0x109c 0x34 0x0 0x1098 0x15 0x0 0x1090 0x4 0x0 0x1154 0x0 0x0 0x1094 0x0 0x0 0x10f0 0x0 0x0 0x1040 0xa 0x0 0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1014 0x0 0x0 0x1018 0x0 0x0 0x1024 0x85 0x0 0x1028 0x7 0x0 0x1430 0xb 0x0 0x14d4 0xf 0x0 0x14d8 0x4e 0x0 0x14dc 0x18 0x0 0x14f8 0x77 0x0 0x14fc 0x80 0x0 0x1504 0x3 0x0 0x150c 0x16 0x0 0x1564 0x5 0x0 0x14c0 0x3 0x0 0x1830 0xb 0x0 0x18d4 0xf 0x0 0x18d8 0x4e 0x0 0x18dc 0x18 0x0 0x18f8 0x77 0x0 0x18fc 0x80 0x0 0x1904 0x3 0x0 0x190c 0x16 0x0 0x1964 0x5 0x0 0x18c0 0x3 0x0 0x1260 0x10 0x0 0x12a4 0x12 0x0 0x128c 0x16 0x0 0x1248 0x9 0x0 0x1244 0x6 0x0 0x1660 0x10 0x0 0x16a4 0x12 0x0 0x168c 0x16 0x0 0x1648 0x9 0x0 0x1644 0x6 0x0 0x1cc8 0x83 0x0 0x1ccc 0x9 0x0 0x1cd0 0xa2 0x0 0x1cd4 0x40 0x0 0x1cc4 0x2 0x0 0x1c80 0xd1 0x0 0x1c84 0x1f 0x0 0x1c88 0x47 0x0 0x1c64 0x1b 0x0 0x1434 0x75 0x0 0x1834 0x75 0x0 0x1dd8 0xba 0x0 0x1c0c 0x9f 0x0 0x1c10 0x9f 0x0 0x1c14 0xb7 0x0 0x1c18 0x4e 0x0 0x1c1c 0x65 0x0 0x1c20 0x6b 0x0 0x1c24 0x15 0x0 0x1c28 0xd 0x0 0x1c2c 0x15 0x0 0x1c30 0xd 0x0 0x1c34 0x15 0x0 0x1c38 0xd 0x0 0x1c3c 0x15 0x0 0x1c40 0x1d 0x0 0x1c44 0x15 0x0 0x1c48 0xd 0x0 0x1c4c 0x15 0x0 0x1c50 0xd 0x0 0x1e0c 0x21 0x0 0x1e10 0x60 0x0 0x1c5c 0x2 0x0 0x1ca0 0x4 0x0 0x1c8c 0x44 0x0 0x1c70 0xe7 0x0 0x1c74 0x3 0x0 0x1c78 0x40 0x0 0x1c7c 0x0 0x0 0x1cb8 0x75 0x0 0x1cb0 0x86 0x0 0x1cbc 0x13 0x0 0x1cac 0x4 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1a0c>;
			clocks = <0x2e 0xa0 0x2e 0xa3 0x47 0x0 0x2e 0x9f 0x2e 0xa2 0x2e 0xa9>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			resets = <0x2e 0x13 0x2e 0x11>;
			reset-names = "global_phy_reset", "phy_reset";
			phandle = <0x233>;
		};

		dbm@a6f8000 {
			compatible = "qcom,usb-dbm-1p5";
			reg = <0xa6f8000 0x400>;
			qcom,reset-ep-after-lpm-resume;
			phandle = <0x231>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x2d 0x180f 0x0>;
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
		};

		ssusb@a800000 {

			dwc3@a800000 {
				maximum-speed = "high-speed";
			};
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a615_zap";
			memory-region = <0x234>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			qcom,bw-tbl = <0x0 0x17d 0x2fa 0x478 0x6b8 0x826 0xa25 0xc4b 0xf27 0x1429 0x172b 0x1ae1>;
			phandle = <0x235>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x40000 0x5061000 0x800 0x509e000 0x1000 0x780000 0x6300>;
			reg-names = "kgsl_3d0_reg_memory", "kgsl_3d0_cx_dbgc_memory", "cx_misc", "qfprom_memory";
			interrupts = <0x0 0x12c 0x0>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x6010600>;
			qcom,initial-pwrlevel = <0x3>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0xe>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x2>;
			qcom,snapshot-size = <0x100000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x2>;
			clocks = <0x1ee 0x3 0x161 0xa 0x2e 0x1a 0x2e 0x29 0x161 0x4>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk";
			qcom,gpubw-dev = <0x235>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x1b86e0 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x325aa0 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x5294a0 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1e5>;
			vdd-supply = <0x236>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x11d 0xc 0x11d 0xb>;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x1>;
			qcom,gpu-speed-bin = <0x41a0 0x1fe00000 0x15>;
			phandle = <0x131>;

			qcom,gpu-coresights {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-coresight";
				status = "disabled";

				qcom,gpu-coresight@0 {
					reg = <0x0>;
					coresight-name = "coresight-gfx";
					coresight-atid = <0x32>;

					port {

						endpoint {
							remote-endpoint = <0x237>;
							phandle = <0xbf>;
						};
					};
				};

				qcom,gpu-coresight@1 {
					reg = <0x1>;
					coresight-name = "coresight-gfx-cx";
					coresight-atid = <0x33>;

					port {

						endpoint {
							remote-endpoint = <0x238>;
							phandle = <0xc0>;
						};
					};
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,ca-target-pwrlevel = <0x1>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x5a>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,ca-target-pwrlevel = <0x1>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x92>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,ca-target-pwrlevel = <0x4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x29b92700>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xa3>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,ca-target-pwrlevel = <0x5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x2e7ddb00>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@8 {
						reg = <0x8>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x69>;
					qcom,initial-pwrlevel = <0x4>;
					qcom,ca-target-pwrlevel = <0x2>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x1e0a6e00>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x80>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,ca-target-pwrlevel = <0x3>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x245bdc80>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x1e0a6e00>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xaba9500>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};
		};

		qcom,kgsl-iommu {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x5040000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x2e 0x26 0x2e 0x1a 0x2e 0x29>;
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x1ec 0x0>;
				qcom,gpu-offset = <0x48000>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1ec 0x2>;
			};

			gfx3d_secure_alt {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1ec 0x2 0x1ec 0x1>;
			};
		};

		qcom,gmu {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x506a000 0x31000 0xb200000 0x300000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_reg";
			interrupts = <0x0 0x130 0x0 0x0 0x131 0x0>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1e5>;
			vdd-supply = <0x236>;
			clocks = <0x161 0x4 0x161 0xa 0x2e 0x1a 0x2e 0x29>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk";
			phandle = <0x15e>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x0>;
					qcom,gmu-freq = <0x0>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x1>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x1ec 0x4>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x1ec 0x5>;
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x0 0x1dd 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x239>;
			refgen-supply = <0x1e4>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x11e>;
			clocks = <0x160 0x6 0x160 0x55 0x160 0x54 0x160 0x9 0x160 0xa 0x160 0x13 0x160 0xc 0x160 0xb>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			status = "ok";
			phandle = <0x150>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x0 0x1de 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x239>;
			refgen-supply = <0x1e4>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x11e>;
			clocks = <0x160 0x6 0x160 0x55 0x160 0x54 0x160 0x9 0x160 0xa 0x160 0x14 0x160 0xe 0x160 0xd>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			status = "ok";
			phandle = <0x151>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x0 0x1df 0x0>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen";
			gdscr-supply = <0x239>;
			refgen-supply = <0x1e4>;
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x11e>;
			clocks = <0x160 0x6 0x160 0x55 0x160 0x54 0x160 0x9 0x160 0xa 0x160 0x15 0x160 0x10 0x160 0xf>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x16e36000 0x0 0x100db355 0x0>;
			status = "ok";
			phandle = <0x152>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4a000 0x4000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x0>;
			status = "ok";
			gdscr-supply = <0x239>;
			regulator-names = "gdscr";
			clocks = <0x160 0x6 0x160 0x55 0x160 0x54 0x160 0x9 0x160 0x7 0x160 0x8>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x23a 0x23b>;
			pinctrl-1 = <0x23c 0x23d>;
			gpios = <0x32 0x11 0x0 0x32 0x12 0x0 0x32 0x13 0x0 0x32 0x14 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x153>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
			};

			qcom,cam-sensor@0 {
				cell-index = <0x0>;
				compatible = "qcom,cam-sensor";
				reg = <0x0>;
				csiphy-sd-index = <0x0>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x23e>;
				led-flash-src = <0x23f>;
				eeprom-src = <0x240>;
				cam_vaf-supply = <0x3d>;
				cam_vio-supply = <0x3e>;
				cam_vdig-supply = <0x241>;
				cam_vana-supply = <0x242>;
				cam_clk-supply = <0x239>;
				regulator-names = "cam_vaf", "cam_vio", "cam_vdig", "cam_vana", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740 0x100590 0x2ab980 0x0>;
				rgltr-max-voltage = <0x2ab980 0x1b7740 0x100590 0x2ab980 0x0>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x30d40 0x0>;
				gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x243 0x244>;
				pinctrl-1 = <0x245 0x246>;
				gpios = <0x32 0xd 0x0 0x32 0x28 0x0>;
				gpio-reset = <0x1>;
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0";
				sensor-mode = <0x0>;
				cci-master = <0x1>;
				status = "ok";
				clocks = <0x160 0x42>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x0>;
				cam,cal_memory = <0x2>;
				cam,read_version = <0x0>;
				cam,core_voltage = <0x0>;
				cam,upgrade = <0x0>;
				cam,fw_write = <0x0>;
				cam,fw_dump = <0x0>;
				cam,companion_chip = <0x0>;
				cam,ois = <0x0>;
				cam,dual_open = <0x0>;
				cam,valid = <0x1>;
			};

			qcom,cam-sensor@1 {
				cell-index = <0x1>;
				compatible = "qcom,cam-sensor";
				reg = <0x1>;
				csiphy-sd-index = <0x1>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0x0>;
				eeprom-src = <0x247>;
				cam_vio-supply = <0x3e>;
				cam_clk-supply = <0x239>;
				regulator-names = "cam_vio", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x0>;
				rgltr-max-voltage = <0x1b7740 0x0>;
				rgltr-load-current = <0x30d40 0x0>;
				gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x248 0x249 0x24a>;
				pinctrl-1 = <0x24b 0x24c 0x24d>;
				gpios = <0x32 0xe 0x0 0x32 0x63 0x0 0x32 0x36 0x0 0x48 0x8 0x0>;
				gpio-reset = <0x1>;
				gpio-custom1 = <0x2>;
				gpio-vana = <0x3>;
				gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
				gpio-req-tbl-flags = <0x1 0x0 0x0 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET0", "CAM_CUSTOM1", "CAM_VANA";
				sensor-mode = <0x0>;
				cci-master = <0x0>;
				status = "ok";
				clocks = <0x160 0x44>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x0>;
				cam,cal_memory = <0x2>;
				cam,read_version = <0x0>;
				cam,core_voltage = <0x0>;
				cam,upgrade = <0x0>;
				cam,fw_write = <0x0>;
				cam,fw_dump = <0x0>;
				cam,companion_chip = <0x0>;
				cam,ois = <0x0>;
				cam,dual_open = <0x0>;
				cam,valid = <0x1>;
			};

			qcom,camera@2 {
				cell-index = <0x2>;
				compatible = "qcom,cam-sensor";
				reg = <0x2>;
				csiphy-sd-index = <0x1>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x24e>;
				cam_vio-supply = <0x3e>;
				cam_vdig-supply = <0x24f>;
				cam_vana-supply = <0x250>;
				cam_clk-supply = <0x239>;
				regulator-names = "cam_vio", "cam_vdig", "cam_vana", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x2ab980 0x0>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x2ab980 0x0>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x0>;
				gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x251 0x252 0x24a>;
				pinctrl-1 = <0x253 0x254 0x24d>;
				gpios = <0x32 0xf 0x0 0x32 0x64 0x0 0x32 0x36 0x0>;
				gpio-reset = <0x1>;
				gpio-custom1 = <0x2>;
				gpio-req-tbl-num = <0x0 0x1 0x2>;
				gpio-req-tbl-flags = <0x1 0x0 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2", "CAM_CUSTOM1";
				sensor-mode = <0x0>;
				cci-master = <0x0>;
				status = "ok";
				clocks = <0x160 0x46>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x0>;
				cam,cal_memory = <0x0>;
				cam,read_version = <0x0>;
				cam,core_voltage = <0x0>;
				cam,upgrade = <0x0>;
				cam,fw_write = <0x0>;
				cam,fw_dump = <0x0>;
				cam,companion_chip = <0x0>;
				cam,ois = <0x0>;
				cam,valid = <0x1>;
				cam,dual_open = <0x0>;
			};

			qcom,cam-sensor@3 {
				cell-index = <0x3>;
				compatible = "qcom,cam-sensor";
				reg = <0x3>;
				csiphy-sd-index = <0x2>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x0>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x255>;
				actuator-src = <0x256>;
				led-flash-src = <0x257>;
				cam_vaf-supply = <0x3d>;
				cam_vio-supply = <0x3e>;
				cam_vdig-supply = <0x258>;
				cam_vana-supply = <0x259>;
				cam_clk-supply = <0x239>;
				regulator-names = "cam_vaf", "cam_vio", "cam_vdig", "cam_vana", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980 0x1b7740 0x100590 0x2ab980 0x0>;
				rgltr-max-voltage = <0x2ab980 0x1b7740 0x100590 0x2ab980 0x0>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x30d40 0x0>;
				gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x25a 0x25b>;
				pinctrl-1 = <0x25c 0x25d>;
				gpios = <0x32 0x10 0x0 0x32 0x17 0x0>;
				gpio-reset = <0x1>;
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET3";
				sensor-mode = <0x0>;
				cci-master = <0x0>;
				status = "ok";
				clocks = <0x160 0x48>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x0>;
				cam,cal_memory = <0x2>;
				cam,read_version = <0x0>;
				cam,core_voltage = <0x0>;
				cam,upgrade = <0x0>;
				cam,fw_write = <0x0>;
				cam,fw_dump = <0x0>;
				cam,companion_chip = <0x0>;
				cam,ois = <0x0>;
				cam,dual_open = <0x0>;
				cam,valid = <0x1>;
			};

			qcom,eeprom@10 {
				cell-index = <0x2>;
				reg = <0x10>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x1>;
				slave-addr = <0x20>;
				sensor-mode = <0x0>;
				status = "ok";
				cci-master = <0x0>;
				cam_vio-supply = <0x3e>;
				cam_vdig-supply = <0x24f>;
				cam_vana-supply = <0x250>;
				cam_clk-supply = <0x239>;
				regulator-names = "cam_vio", "cam_vdig", "cam_vana", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x2ab980 0x0>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x2ab980 0x0>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x0>;
				gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x251 0x252 0x24a>;
				pinctrl-1 = <0x253 0x254 0x24d>;
				sensor-position = <0x0>;
				gpios = <0x32 0xf 0x0 0x32 0x64 0x0 0x32 0x36 0x0>;
				gpio-reset = <0x1>;
				gpio-custom1 = <0x2>;
				gpio-req-tbl-num = <0x0 0x1 0x2>;
				gpio-req-tbl-flags = <0x1 0x0 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2", "CAM_CUSTOM1";
				clocks = <0x160 0x46>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				phandle = <0x24e>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";
			non-fatal-fault-disabled;

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x2d 0x1038 0x0 0x2d 0x1058 0x0>;
				label = "lrme";

				iova-mem-map {

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x2d 0x808 0x0 0x2d 0x810 0x8 0x2d 0xc08 0x0 0x2d 0xc10 0x8>;
				label = "ife";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x2d 0x1060 0x8 0x2d 0x1068 0x8>;
				label = "jpeg";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x25e>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x2d 0x107a 0x0 0x2d 0x1020 0x8 0x2d 0x1040 0x8 0x2d 0x1030 0x0 0x2d 0x1050 0x0>;
				label = "icp";

				iova-mem-map {

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x0>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x9600000>;
						iova-region-id = <0x1>;
						iova-granularity = <0x15>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x4>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xcf300000>;
						iova-region-id = <0x3>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x5>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x2d 0x1000 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x2d 0x1070 0x0>;
				label = "fd";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc", "core_top_csr_tcsr";
			reg = <0xac40000 0x1000 0xac42000 0x5000 0x1fc0000 0x30000>;
			reg-cam-base = <0x40000 0x42000 0x0>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			qcom,cpas-hw-ver = <0x170110>;
			nvmem-cells = <0x1ca>;
			nvmem-cell-names = "minor_rev";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x239>;
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x54 0x160 0x9 0x160 0x6>;
			src-clock-name = "slow_ahb_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0>;
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x12ad4 0x1 0x24d 0x0 0x1d4c0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend", "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "cci0", "csid0", "csid1", "csid2", "ife0", "ife1", "ife2", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "lrmecpas0";
			client-axi-port-names = "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x0 0x0 0x91 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x0 0x0 0x93 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "fd", "lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x0>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x0 0x1cd 0x0>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x239>;
			clock-names = "gcc_camera_ahb", "gcc_camera_axi", "cam_cc_soc_ahb_clk", "cam_cc_cpas_ahb_clk", "cam_cc_camnoc_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x6>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x0>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x239>;
			ife0-supply = <0x25f>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x54 0x160 0x25 0x160 0x26 0x160 0x24 0x160 0xa 0x160 0x22 0x160 0x23 0x160 0x6 0x160 0x21>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x154>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe170";
			reg-names = "ife";
			reg = <0xacaf000 0x4000>;
			reg-cam-base = <0xaf000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x239>;
			ife0-supply = <0x25f>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x54 0x160 0x22 0x160 0x23 0x160 0x6 0x160 0x21>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x160 0x27>;
			clock-rates-option = <0x23c34600>;
			status = "ok";
			phandle = <0x155>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x1>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x239>;
			ife1-supply = <0x260>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x54 0x160 0x2c 0x160 0x2d 0x160 0x2b 0x160 0xa 0x160 0x29 0x160 0x2a 0x160 0x6 0x160 0x28>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x156>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe170";
			reg-names = "ife";
			reg = <0xacb6000 0x4000>;
			reg-cam-base = <0xb6000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x239>;
			ife1-supply = <0x260>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x54 0x160 0x29 0x160 0x2a 0x160 0x6 0x160 0x28>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x160 0x2e>;
			clock-rates-option = <0x23c34600>;
			status = "ok";
			phandle = <0x157>;
		};

		qcom,csid-lite@acc8000 {
			cell-index = <0x2>;
			compatible = "qcom,csid-lite170";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x0>;
			regulator-names = "camss";
			camss-supply = <0x239>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x54 0x160 0x32 0x160 0x33 0x160 0x31 0x160 0xa 0x160 0x2f 0x160 0x30 0x160 0x6>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "svs", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x158>;
		};

		qcom,vfe-lite@acc4000 {
			cell-index = <0x2>;
			compatible = "qcom,vfe-lite170";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x0>;
			regulator-names = "camss";
			camss-supply = <0x239>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x54 0x160 0x2f 0x160 0x30 0x160 0x6>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			status = "ok";
			phandle = <0x159>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,ipe1", "qcom,bps";
			num-a5 = <0x1>;
			num-ipe = <0x2>;
			num-bps = <0x1>;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x0 0x10000 0x18000>;
			interrupts = <0x0 0x1cf 0x0>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x239>;
			clock-names = "gcc_cam_ahb_clk", "gcc_cam_axi_clk", "soc_fast_ahb", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "icp_clk", "icp_clk_src";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x17 0x160 0x55 0x160 0x9 0x160 0x6 0x160 0x1d 0x160 0x1e>;
			clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x15a>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x261>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk", "ipe_0_clk_src";
			src-clock-name = "ipe_0_clk_src";
			clocks = <0x160 0x34 0x160 0x35 0x160 0x36 0x160 0x37 0x160 0x38>;
			clock-rates = <0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x15b>;
		};

		qcom,ipe1 {
			cell-index = <0x1>;
			compatible = "qcom,cam-ipe";
			reg = <0xac91000 0x3000>;
			reg-names = "ipe1_top";
			reg-cam-base = <0x91000>;
			regulator-names = "ipe1-vdd";
			ipe1-vdd-supply = <0x262>;
			clock-names = "ipe_1_ahb_clk", "ipe_1_areg_clk", "ipe_1_axi_clk", "ipe_1_clk", "ipe_1_clk_src";
			src-clock-name = "ipe_1_clk_src";
			clocks = <0x160 0x39 0x160 0x3a 0x160 0x3b 0x160 0x3c 0x160 0x3d>;
			clock-rates = <0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x15c>;
		};

		qcom,bps {
			cell-index = <0x0>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x263>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk", "bps_clk_src";
			src-clock-name = "bps_clk_src";
			clocks = <0x160 0x0 0x160 0x1 0x160 0x2 0x160 0x3 0x160 0x4>;
			clock-rates = <0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x15d>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x1>;
			num-jpeg-dma = <0x1>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x239>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x6 0x160 0x3f 0x160 0x3e>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
		};

		qcom,jpegdma@0xac52000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x239>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x6 0x160 0x3f 0x160 0x3e>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
		};

		qcom,cam-fd {
			compatible = "qcom,cam-fd";
			compat-hw-name = "qcom,fd";
			num-fd = <0x1>;
			status = "ok";
		};

		qcom,fd@ac5a000 {
			cell-index = <0x0>;
			compatible = "qcom,fd41";
			reg-names = "fd_core", "fd_wrapper";
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			interrupt-names = "fd";
			interrupts = <0x0 0x1ce 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x239>;
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x6 0x160 0x19 0x160 0x18 0x160 0x1a>;
			src-clock-name = "fd_core_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x20113a80 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			status = "ok";
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x0>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x0>;
			regulator-names = "camss";
			camss-supply = <0x239>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "lrme_clk_src", "lrme_clk";
			clocks = <0x2e 0xc 0x2e 0xd 0x160 0x55 0x160 0x9 0x160 0x6 0x160 0x41 0x160 0x40>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0xbebc200 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x10089d40 0x10089d40 0x0 0x0 0x0 0x0 0x0 0x1312d000 0x1312d000 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x17d78400>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi_cooling_devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x13d>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x141>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x136>;
				};
			};

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x137>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x138>;
				};
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x40000 0x1700000 0x40000 0x1500000 0x40000 0x14e0000 0x40000 0x17900000 0x40000 0x1380000 0x40000 0x1380000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gladiator_noc-base", "mc_virt-base", "mem_noc-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "camnoc_virt-base";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x14c 0x0 0x11b 0x0>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0x264>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x3>;
				phandle = <0x265>;
			};

			bcm-acv {
				cell-id = <0x1b7d>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2d8>;
			};

			bcm-alc {
				cell-id = <0x1b7e>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2c1>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2d7>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2db>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2e1>;
			};

			bcm-sh1 {
				cell-id = <0x1b5c>;
				label = "SH1";
				qcom,bcm-name = "SH1";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2d9>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x270>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2dd>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2df>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2a9>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2b1>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				qcom,bcm-name = "SH5";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2ac>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2e7>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x26d>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2d6>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x273>;
			};

			bcm-qup0 {
				cell-id = <0x1b7f>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x269>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2e8>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2e5>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2e3>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2c0>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2e9>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				qcom,bcm-name = "SN8";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2ba>;
			};

			bcm-sn10 {
				cell-id = <0x1b74>;
				label = "SN10";
				qcom,bcm-name = "SN10";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2bc>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				qcom,bcm-name = "SN11";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2bd>;
			};

			bcm-sn13 {
				cell-id = <0x1b77>;
				label = "SN13";
				qcom,bcm-name = "SN13";
				qcom,rscs = <0x264>;
				qcom,bcm-dev;
				phandle = <0x2be>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x265>;
				qcom,bcm-dev;
				phandle = <0x2ea>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x265>;
				qcom,bcm-dev;
				phandle = <0x2ec>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x265>;
				qcom,bcm-dev;
				phandle = <0x2f0>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x265>;
				qcom,bcm-dev;
				phandle = <0x2c8>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x265>;
				qcom,bcm-dev;
				phandle = <0x2ee>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x265>;
				qcom,bcm-dev;
				phandle = <0x2ca>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x267>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x800>;
				qcom,base-offset = <0x3000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x26b>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x26f>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x272>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x29c>;
			};

			fab-gladiator_noc {
				cell-id = <0x1804>;
				label = "fab-gladiator_noc";
				qcom,fab-dev;
				qcom,base-name = "gladiator_noc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x2a0>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x2a2>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x2a4>;
			};

			fab-mem_noc {
				cell-id = <0x1808>;
				label = "fab-mem_noc";
				qcom,fab-dev;
				qcom,base-name = "mem_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x10000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x2a8>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x2ae>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x2b3>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x2c3>;
			};

			fab-mem_noc_display {
				cell-id = <0x6591>;
				label = "fab-mem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mem_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x10000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x2c5>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x2c7>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x266>;
				qcom,bus-dev = <0x267>;
				phandle = <0x2cd>;
			};

			mas-qhm-qup1 {
				cell-id = <0x56>;
				label = "mas-qhm-qup1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x268>;
				qcom,bus-dev = <0x267>;
				qcom,bcms = <0x269>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x268>;
				qcom,bus-dev = <0x267>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x268>;
				qcom,bus-dev = <0x267>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x268>;
				qcom,bus-dev = <0x267>;
				qcom,ap-owned;
				qcom,prio = <0x1>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x268>;
				qcom,bus-dev = <0x267>;
				qcom,ap-owned;
				qcom,prio = <0x1>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x268>;
				qcom,bus-dev = <0x267>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x26a>;
				qcom,bus-dev = <0x26b>;
				phandle = <0x2ce>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
			};

			mas-qhm-qup2 {
				cell-id = <0x54>;
				label = "mas-qhm-qup2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
				qcom,bcms = <0x269>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
				qcom,ap-owned;
				qcom,prio = <0x1>;
				phandle = <0x2d2>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
				qcom,bcms = <0x26d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x10>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x16>;
				qcom,connections = <0x26c>;
				qcom,bus-dev = <0x26b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;

				qcom,node-qos-clks {
					clocks = <0x2e 0x9>;
					clock-names = "clk-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x26e>;
				qcom,bus-dev = <0x26f>;
				qcom,bcms = <0x270>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x26e>;
				qcom,bus-dev = <0x26f>;
				qcom,bcms = <0x270>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x26e>;
				qcom,bus-dev = <0x26f>;
				qcom,bcms = <0x270>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x271>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283 0x284 0x285 0x286 0x287 0x288 0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x296 0x297 0x298 0x299>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x2e2>;
			};

			mas-qhm-cnoc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x29a 0x29b>;
				qcom,bus-dev = <0x29c>;
				phandle = <0x2cf>;
			};

			mas-acm-l3 {
				cell-id = <0x1>;
				label = "mas-acm-l3";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x29d 0x29e 0x29f>;
				qcom,bus-dev = <0x2a0>;
			};

			mas-pm-gnoc-cfg {
				cell-id = <0x7f>;
				label = "mas-pm-gnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x29d>;
				qcom,bus-dev = <0x2a0>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2a1>;
				qcom,bus-dev = <0x2a2>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x2a3>;
				qcom,bus-dev = <0x2a4>;
				phandle = <0x2da>;
			};

			mas-acm-tcu {
				cell-id = <0x68>;
				label = "mas-acm-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x2a5 0x2a6 0x2a7>;
				qcom,bus-dev = <0x2a8>;
				qcom,bcms = <0x2a9>;
				qcom,ap-owned;
				qcom,prio = <0x7>;
			};

			mas-qhm-memnoc-cfg {
				cell-id = <0x82>;
				label = "mas-qhm-memnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2aa 0x2ab>;
				qcom,bus-dev = <0x2a8>;
				phandle = <0x2d3>;
			};

			mas-qnm-apps {
				cell-id = <0x83>;
				label = "mas-qnm-apps";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x2 0x3>;
				qcom,connections = <0x2a6>;
				qcom,bus-dev = <0x2a8>;
				qcom,bcms = <0x2ac>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x2d5>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x4 0x5>;
				qcom,connections = <0x2a6>;
				qcom,bus-dev = <0x2a8>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x2e0>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x2a5 0x2a6 0x2a7>;
				qcom,bus-dev = <0x2a8>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x2de>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0x2a6>;
				qcom,bus-dev = <0x2a8>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x2e4>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x9>;
				qcom,connections = <0x2a5 0x2a6>;
				qcom,bus-dev = <0x2a8>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x2e6>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0xa 0xb>;
				qcom,connections = <0x2a5 0x2a6 0x2a7>;
				qcom,bus-dev = <0x2a8>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2ad>;
				qcom,bus-dev = <0x2ae>;
				phandle = <0x2d0>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x2af>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x270>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x2af>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x270>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x2b0>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x2b1>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x2af>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x270>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x2af>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x270>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x2b0>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x2b1>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x2b0>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x2b1>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x2b0>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x2b1>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0x2b0>;
				qcom,bus-dev = <0x2ae>;
				qcom,bcms = <0x2b1>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2b2>;
				qcom,bus-dev = <0x2b3>;
				phandle = <0x2d1>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2ba>;
				phandle = <0x2cb>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2bb 0x2b9>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2bc>;
				phandle = <0x2cc>;
			};

			mas-qnm-gladiator-sodv {
				cell-id = <0x8b>;
				label = "mas-qnm-gladiator-sodv";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2b4 0x2b6 0x2b7 0x2b8 0x2bb 0x2b9>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2bd>;
				phandle = <0x2d4>;
			};

			mas-qnm-memnoc {
				cell-id = <0x8e>;
				label = "mas-qnm-memnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x2b6 0x2b7 0x2b4 0x2b8 0x2b9>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2be>;
				phandle = <0x2dc>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x2b6 0x2bf>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2c0>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x2b6 0x2bf>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2bd>;
				qcom,ap-owned;
				qcom,prio = <0x1>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a4>;
				qcom,bcms = <0x2c1>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x2c2>;
				qcom,bus-dev = <0x2c3>;
				phandle = <0x2eb>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x4 0x5>;
				qcom,connections = <0x2c4>;
				qcom,bus-dev = <0x2c5>;
				phandle = <0x2ef>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x2c4>;
				qcom,bus-dev = <0x2c5>;
				phandle = <0x2ed>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x2c6>;
				qcom,bus-dev = <0x2c7>;
				qcom,bcms = <0x2c8>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x2c6>;
				qcom,bus-dev = <0x2c7>;
				qcom,bcms = <0x2c8>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x2c9>;
				qcom,bus-dev = <0x2c7>;
				qcom,bcms = <0x2ca>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x267>;
				qcom,connections = <0x2cb>;
				phandle = <0x268>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x267>;
				qcom,bcms = <0x2ba>;
				phandle = <0x266>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x26b>;
				qcom,connections = <0x2cc>;
				phandle = <0x26c>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x26b>;
				qcom,bcms = <0x2bc>;
				phandle = <0x26a>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x26f>;
				phandle = <0x26e>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,connections = <0x2cd>;
				qcom,bcms = <0x273>;
				phandle = <0x28e>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,connections = <0x2ce>;
				qcom,bcms = <0x273>;
				phandle = <0x27c>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x288>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x28f>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x275>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x298>;
			};

			slv-qhs-compute-dsp-cfg {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x287>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x28d>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x295>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,connections = <0x2cf>;
				qcom,bcms = <0x273>;
				phandle = <0x280>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x281>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x27e>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-emmc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x292>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x27a>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x284>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x299>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x28c>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,connections = <0x2d0>;
				qcom,bcms = <0x273>;
				phandle = <0x278>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x27b>;
			};

			slv-qhs-phy-refgen-south {
				cell-id = <0x2f0>;
				label = "slv-qhs-phy-refgen-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x283>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x296>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x290>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x27d>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x263>;
				label = "slv-qhs-qupv3-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x289>;
			};

			slv-qhs-qupv3-south {
				cell-id = <0x265>;
				label = "slv-qhs-qupv3-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x293>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x277>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x276>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,connections = <0x2d1>;
				qcom,bcms = <0x273>;
				phandle = <0x282>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x294>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x27f>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x297>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x274>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x286>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x279>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x28b>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x285>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x291>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,connections = <0x2d2>;
				qcom,bcms = <0x273>;
				phandle = <0x271>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x272>;
				qcom,bcms = <0x273>;
				phandle = <0x28a>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x29c>;
				phandle = <0x29b>;
			};

			slv-qhs-memnoc {
				cell-id = <0x2f9>;
				label = "slv-qhs-memnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x29c>;
				qcom,connections = <0x2d3>;
				phandle = <0x29a>;
			};

			slv-qns-gladiator-sodv {
				cell-id = <0x2d8>;
				label = "slv-qns-gladiator-sodv";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a0>;
				qcom,connections = <0x2d4>;
				phandle = <0x29e>;
			};

			slv-qns-gnoc-memnoc {
				cell-id = <0x2fb>;
				label = "slv-qns-gnoc-memnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2a0>;
				qcom,connections = <0x2d5>;
				phandle = <0x29f>;
			};

			slv-srvc-gnoc {
				cell-id = <0x2fc>;
				label = "slv-srvc-gnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a0>;
				phandle = <0x29d>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a2>;
				qcom,bcms = <0x2d6>;
				phandle = <0x2a1>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2a4>;
				qcom,bcms = <0x2d7 0x2d8>;
				phandle = <0x2a3>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a8>;
				phandle = <0x2ab>;
			};

			slv-qns-apps-io {
				cell-id = <0x2fe>;
				label = "slv-qns-apps-io";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a8>;
				qcom,bcms = <0x2d9>;
				phandle = <0x2a5>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2a8>;
				qcom,connections = <0x2da>;
				qcom,bcms = <0x2db>;
				phandle = <0x2a6>;
			};

			slv-qns-memnoc-snoc {
				cell-id = <0x308>;
				label = "slv-qns-memnoc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a8>;
				qcom,connections = <0x2dc>;
				qcom,bcms = <0x2dd>;
				phandle = <0x2a7>;
			};

			slv-srvc-memnoc {
				cell-id = <0x303>;
				label = "slv-srvc-memnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2a8>;
				phandle = <0x2aa>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2ae>;
				qcom,connections = <0x2de>;
				qcom,bcms = <0x2df>;
				phandle = <0x2b0>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2ae>;
				qcom,connections = <0x2e0>;
				qcom,bcms = <0x2e1>;
				phandle = <0x2af>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2ae>;
				phandle = <0x2ad>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				phandle = <0x2b7>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				qcom,connections = <0x2e2>;
				qcom,bcms = <0x2e3>;
				phandle = <0x2b8>;
			};

			slv-qns-memnoc-gc {
				cell-id = <0x306>;
				label = "slv-qns-memnoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				qcom,connections = <0x2e4>;
				qcom,bcms = <0x2e5>;
				phandle = <0x2bf>;
			};

			slv-qns-memnoc-sf {
				cell-id = <0x307>;
				label = "slv-qns-memnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				qcom,connections = <0x2e6>;
				qcom,bcms = <0x2e7>;
				phandle = <0x2b5>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2e8>;
				phandle = <0x2b6>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2c0>;
				phandle = <0x2b4>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				phandle = <0x2b2>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				qcom,bcms = <0x2e9>;
				phandle = <0x2b9>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2b3>;
				phandle = <0x2bb>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2c3>;
				qcom,bcms = <0x2ea>;
				phandle = <0x2c2>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2c5>;
				qcom,connections = <0x2eb>;
				qcom,bcms = <0x2ec>;
				phandle = <0x2c4>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x2c7>;
				qcom,connections = <0x2ed>;
				qcom,bcms = <0x2ee>;
				phandle = <0x2c9>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x2c7>;
				qcom,connections = <0x2ef>;
				qcom,bcms = <0x2f0>;
				phandle = <0x2c6>;
			};
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x116>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x1>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x2>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_vdd_no_labibb {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x1>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0xd13a8>;
				qcom,supply-disable-load = <0x0>;
				qcom,supply-post-on-sleep = <0x0>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x11a>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x1>;
				qcom,supply-name = "vdda-3p3";
				qcom,supply-min-voltage = <0x325aa0>;
				qcom,supply-max-voltage = <0x325aa0>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-disable-load = <0x50>;
			};
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x0>;
			label = "wb_display";
			phandle = <0x115>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x122>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			status = "ok";
			input-name = "gpio-keys";

			vol_up {
				label = "volume_up";
				gpios = <0x2f1 0x7 0x1>;
				linux,input-type = <0x1>;
				linux,code = <0x73>;
				debounce-interval = <0xf>;
			};

			key_wink {
				label = "key_wink";
				gpios = <0x2f1 0x8 0x1>;
				linux,input-type = <0x1>;
				linux,code = <0x2bf>;
				gpio-key,wakeup;
				debounce-interval = <0xf>;
			};
		};

		mcd {
			compatible = "qcom,mcd";
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			interrupts = <0x0 0x280 0x0>;
			interrupt-names = "mcd_irq";
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x2e 0x11 0x2e 0x11 0x2e 0xf 0x2e 0x10>;
			qcom,ce-opp-freq = <0xa37d070>;
		};

		qcom,qup_hsuart@0xa90000 {
			compatible = "qcom,msm-geni-serial-hs", "qcom,msm-geni-uart";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x2e 0x64 0x2e 0x6e 0x2e 0x6f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x66>;
			pinctrl-1 = <0x67>;
			interrupts-extended = <0x1 0x0 0x165 0x0>;
			qcom,wrapper-core = <0x63>;
			status = "ok";
			always-on-clock;
		};

		sec_thermistor@0 {
			compatible = "samsung,sec-ap-thermistor";
			qcom,therm-vadc = <0x19e>;
			status = "okay";
			adc_channel = <0x4d>;
			unused_mux_sel;
			adc_array = <0x415 0x4dd 0x590 0x69c 0x7c8 0x94a 0xa7a 0xb0d 0xb61 0xc65 0xd48 0xd8f 0xebb 0xf5c 0xff2 0x103b 0x10ea 0x1159 0x11cc 0x127c 0x12ef 0x1379 0x143f 0x14d7 0x15a7 0x161b 0x16b6 0x1760 0x17ef 0x189c 0x1947 0x1a0a 0x1aef 0x1b33 0x1c64 0x1d09 0x1dd5 0x1e67 0x1f01 0x1fcf 0x2267 0x22fa 0x23cc 0x25fc 0x2720 0x27c7 0x2877 0x2932 0x2ab5 0x2e2c 0x3187 0x343e 0x3696 0x38cc 0x3a59 0x3bba>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x262 0x258 0x24e 0x230 0x226 0x21c 0x1fe 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0x122 0x118 0x10e 0x104 0xfa 0xf0 0xd2 0xc8 0xbe 0xa0 0x96 0x8c 0x82 0x78 0x64 0x32 0x0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38 0xffffff06>;
		};

		sec_thermistor@2 {
			compatible = "samsung,sec-pa-thermistor";
			qcom,therm-vadc = <0x19e>;
			status = "okay";
			adc_channel = <0x4f>;
			unused_mux_sel;
			adc_array = <0x4e9 0x56b 0x5f2 0x719 0x85a 0x9e0 0xb3c 0xbab 0xc07 0xd46 0xdba 0xe2d 0xf90 0x1012 0x1097 0x1113 0x119d 0x1222 0x12bc 0x1351 0x13df 0x1474 0x151b 0x15b8 0x165b 0x1704 0x17a6 0x1843 0x18f9 0x19ab 0x1a59 0x1b0f 0x1b8d 0x1c5e 0x1d43 0x1df6 0x1eb2 0x1f49 0x1ff4 0x20f3 0x2342 0x240d 0x24ca 0x2709 0x27e3 0x289c 0x294c 0x2a1b 0x2b8d 0x2efc 0x322c 0x34f3 0x3742 0x3951 0x3ade 0x3c26>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x262 0x258 0x24e 0x230 0x226 0x21c 0x1fe 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0x122 0x118 0x10e 0x104 0xfa 0xf0 0xd2 0xc8 0xbe 0xa0 0x96 0x8c 0x82 0x78 0x64 0x32 0x0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38 0xffffff06>;
		};

		sec_thermistor@3 {
			compatible = "samsung,sec-wf-thermistor";
			qcom,therm-vadc = <0x19e>;
			status = "okay";
			adc_channel = <0x59>;
			unused_mux_sel;
			adc_array = <0x24e 0x316 0x3de 0x462 0x4ef 0x59c 0x634 0x667 0x68b 0x71c 0x757 0x78c 0x82e 0x86f 0x8ae 0x8e6 0x92b 0x969 0x9b3 0x9fe 0xa40 0xa88 0xad8 0xb2b 0xb84 0xbce 0xc1e 0xc6b 0xcc4 0xd1e 0xd73 0xdcf 0xe14 0xe71 0xeea 0xf41 0xf9f 0xff4 0x103a 0x10bc 0x11e1 0x1247 0x12a7 0x13c3 0x1433 0x148c 0x14e1 0x1547 0x15fe 0x17ad 0x193b 0x1a92 0x1baf 0x1cad 0x1d5a 0x1df2>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x262 0x258 0x24e 0x230 0x226 0x21c 0x1fe 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0x122 0x118 0x10e 0x104 0xfa 0xf0 0xd2 0xc8 0xbe 0xa0 0x96 0x8c 0x82 0x78 0x64 0x32 0x0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38 0xffffff06>;
		};

		i2c@2 {
			cell-index = <0x2>;
			compatible = "i2c-gpio";
			gpios = <0x32 0xc 0x0 0x32 0xb 0x0>;
			#i2c-gpio,delay-us = <0x2>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x2f2 0x2f3>;
			status = "okay";

			s2mpb03@56 {
				compatible = "samsung,s2mpb03pmic";
				reg = <0x56>;
				additional_reg_init;

				regulators {

					s2mpb03-ldo1 {
						regulator-name = "s2mpb03-ldo1";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x118c30>;
						phandle = <0x241>;
					};

					s2mpb03-ldo2 {
						regulator-name = "s2mpb03-ldo2";
						regulator-min-microvolt = <0x100590>;
						regulator-max-microvolt = <0x118c30>;
						phandle = <0x258>;
					};

					s2mpb03-ldo3 {
						regulator-name = "s2mpb03-ldo3";
						regulator-min-microvolt = <0x19f0a0>;
						regulator-max-microvolt = <0x1e8480>;
					};

					s2mpb03-ldo4 {
						regulator-name = "s2mpb03-ldo4";
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x13d620>;
						phandle = <0x24f>;
					};

					s2mpb03-ldo5 {
						regulator-name = "s2mpb03-ldo5";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2c4020>;
						phandle = <0x259>;
					};

					s2mpb03-ldo6 {
						regulator-name = "s2mpb03-ldo6";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2c4020>;
						phandle = <0x250>;
					};

					s2mpb03-ldo7 {
						regulator-name = "s2mpb03-ldo7";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2c4020>;
						phandle = <0x242>;
					};
				};
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x14c 0x0>;
			qcom,resource-name = "ldoa18";
			qcom,regulator-type = "pmic4-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm660-l18 {
				regulator-name = "pm660_l18";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2c4020>;
				qcom,init-voltage = <0x2ab980>;
				qcom,init-mode = <0x2>;
			};
		};

		lpi_pinctrl@62b40000 {
			compatible = "qcom,lpi-pinctrl";
			reg = <0x62b40000 0x0>;
			qcom,num-gpios = <0x20>;
			gpio-controller;
			#gpio-cells = <0x2>;
			phandle = <0x314>;

			lpi_mclk0_active {
				phandle = <0x316>;

				mux {
					pins = "gpio19";
					function = "func1";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x8>;
					bias-disable;
					output-low;
				};
			};

			lpi_mclk0_sleep {
				phandle = <0x315>;

				mux {
					pins = "gpio19";
					function = "func1";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x2>;
					bias-disable;
					bias-pull-down;
				};
			};

			cdc_pdm_clk_active {
				phandle = <0x2f6>;

				mux {
					pins = "gpio18";
					function = "func2";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x4>;
					output-low;
				};
			};

			cdc_pdm_clk_sleep {
				phandle = <0x2fb>;

				mux {
					pins = "gpio18";
					function = "func2";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x2>;
					bias-disable;
					output-low;
				};
			};

			cdc_pdm_sync_active {
				phandle = <0x2f7>;

				mux {
					pins = "gpio19";
					function = "func3";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x4>;
					output-low;
				};
			};

			cdc_pdm_sync_sleep {
				phandle = <0x2fc>;

				mux {
					pins = "gpio19";
					function = "func3";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x2>;
					bias-disable;
					output-low;
				};
			};

			cdc_pdm_rx0_active {
				phandle = <0x2f8>;

				mux {
					pins = "gpio21";
					function = "func2";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x4>;
					output-low;
				};
			};

			cdc_pdm_rx0_sleep {
				phandle = <0x2fd>;

				mux {
					pins = "gpio21";
					function = "func2";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x2>;
					bias-disable;
					output-low;
				};
			};

			cdc_pdm_rx1_2_active {
				phandle = <0x2f9>;

				mux {
					pins = "gpio23", "gpio25";
					function = "func1";
				};

				config {
					pins = "gpio23", "gpio25";
					drive-strength = <0x4>;
					output-low;
				};
			};

			cdc_pdm_rx1_2_sleep {
				phandle = <0x2fe>;

				mux {
					pins = "gpio23", "gpio25";
					function = "func1";
				};

				config {
					pins = "gpio23", "gpio25";
					drive-strength = <0x2>;
					bias-disable;
					output-low;
				};
			};

			cdc_pdm_2_gpios_active {
				phandle = <0x2fa>;

				mux {
					pins = "gpio20";
					function = "func2";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x8>;
				};
			};

			cdc_pdm_2_gpios_sleep {
				phandle = <0x2ff>;

				mux {
					pins = "gpio20";
					function = "func2";
				};

				config {
					pins = "gpio20";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			cdc_pdm_rx0_comp_active {
				phandle = <0x300>;

				mux {
					pins = "gpio22";
					function = "func2";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x4>;
				};
			};

			cdc_pdm_rx0_comp_sleep {
				phandle = <0x302>;

				mux {
					pins = "gpio22";
					function = "func2";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			cdc_pdm_rx1_comp_active {
				phandle = <0x301>;

				mux {
					pins = "gpio24";
					function = "func1";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x4>;
				};
			};

			cdc_pdm_rx1_comp_sleep {
				phandle = <0x303>;

				mux {
					pins = "gpio24";
					function = "func1";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			lpi_cdc_reset_active {
				phandle = <0x319>;

				mux {
					pins = "gpio29";
					function = "func2";
				};

				config {
					pins = "gpio29";
					drive-strength = <0x10>;
					output-high;
				};
			};

			lpi_cdc_reset_sleep {
				phandle = <0x31a>;

				mux {
					pins = "gpio29";
					function = "func2";
				};

				config {
					pins = "gpio29";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			dmic12_gpios_active {
				phandle = <0x304>;

				mux {
					pins = "gpio26", "gpio28";
					function = "func1";
				};

				config {
					pins = "gpio26", "gpio28";
					drive-strength = <0x8>;
					output-high;
				};
			};

			dmic12_gpios_sleep {
				phandle = <0x306>;

				mux {
					pins = "gpio26", "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio26", "gpio28";
					drive-strength = <0x2>;
					bias-disable;
					output-low;
				};
			};

			dmic34_gpios_active {
				phandle = <0x305>;

				mux {
					pins = "gpio27", "gpio29";
					function = "func1";
				};

				config {
					pins = "gpio27", "gpio29";
					drive-strength = <0x8>;
					input-enable;
				};
			};

			dmic34_gpios_sleep {
				phandle = <0x307>;

				mux {
					pins = "gpio27", "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio27", "gpio29";
					drive-strength = <0x2>;
					input-enable;
					bias-disable;
				};
			};

			sec_mi2s {

				sec_mi2s_sleep {
					phandle = <0x329>;

					mux {
						pins = "gpio8", "gpio9";
						function = "func3";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x2>;
					};
				};

				sec_mi2s_active {
					phandle = <0x326>;

					mux {
						pins = "gpio8", "gpio9";
						function = "func3";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x8>;
					};
				};
			};

			sec_mi2s_data0 {

				sec_mi2s_data0_sleep {
					phandle = <0x32a>;

					mux {
						pins = "gpio10";
						function = "func4";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
					};
				};

				sec_mi2s_data0_active {
					phandle = <0x327>;

					mux {
						pins = "gpio10";
						function = "func4";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x8>;
					};
				};
			};

			sec_mi2s_data1 {

				sec_mi2s_data1_sleep {
					phandle = <0x32b>;

					mux {
						pins = "gpio11";
						function = "func2";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
					};
				};

				sec_mi2s_data1_active {
					phandle = <0x328>;

					mux {
						pins = "gpio11";
						function = "func2";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x8>;
						bias-disable;
						input-enable;
					};
				};
			};
		};

		msm_cdc_pinctrl_usbc_audio_en1 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x2f4>;
			pinctrl-1 = <0x2f5>;
		};

		cdc_pdm_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x2f6 0x2f7 0x2f8 0x2f9 0x2fa>;
			pinctrl-1 = <0x2fb 0x2fc 0x2fd 0x2fe 0x2ff>;
			qcom,lpi-gpios;
			phandle = <0x227>;
		};

		cdc_comp_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x300 0x301>;
			pinctrl-1 = <0x302 0x303>;
			qcom,lpi-gpios;
			phandle = <0x228>;
		};

		cdc_dmic_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x304 0x305>;
			pinctrl-1 = <0x306 0x307>;
			qcom,lpi-gpios;
			phandle = <0x229>;
		};

		sdw_clk_data_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x308 0x309>;
			pinctrl-1 = <0x30a 0x30b>;
			status = "disabled";
			phandle = <0x310>;
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x30c>;
			pinctrl-1 = <0x30d>;
			phandle = <0x311>;
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x30e>;
			pinctrl-1 = <0x30f>;
			phandle = <0x312>;
		};

		msm-sdw-codec@62ec1000 {
			status = "disabled";
			compatible = "qcom,msm-sdw-codec";
			reg = <0x62ec1000 0x0>;
			interrupts = <0x0 0x58 0x0>;
			interrupt-names = "swr_master_irq";
			qcom,cdc-sdw-gpios = <0x310>;

			swr_master {
				compatible = "qcom,swr-wcd";
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				wsa881x_en@20170211 {
					compatible = "qcom,wsa881x";
					reg = <0x0 0x20170211>;
					qcom,spkr-sd-n-node = <0x311>;
				};

				wsa881x_en@20170212 {
					compatible = "qcom,wsa881x";
					reg = <0x0 0x20170212>;
					qcom,spkr-sd-n-node = <0x312>;
				};

				wsa881x_en@21170213 {
					compatible = "qcom,wsa881x";
					reg = <0x0 0x21170213>;
					qcom,spkr-sd-n-node = <0x311>;
				};

				wsa881x_en@21170214 {
					compatible = "qcom,wsa881x";
					reg = <0x0 0x21170214>;
					qcom,spkr-sd-n-node = <0x312>;
				};
			};
		};

		wcd9xxx-irq {
			status = "disabled";
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x32>;
			qcom,gpio-connect = <0x32 0x50 0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x313>;
			phandle = <0x167>;
		};

		audio_ext_clk_native {
			status = "disabled";
			compatible = "qcom,audio-ref-clk";
			#clock-cells = <0x1>;
			qcom,lpass-mclk-id = <0x116>;
			qcom,codec-mclk-clk-freq = <0xac4400>;
			qcom,audio-ref-clk-gpio = <0x314 0x13 0x0>;
			pinctrl-names = "sleep", "active";
			pinctrl-0 = <0x315>;
			pinctrl-1 = <0x316>;
			phandle = <0x176>;
		};

		audio_ext_clk {
			status = "disabled";
			compatible = "qcom,audio-ref-clk";
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x317>;
			pinctrl-1 = <0x317>;
			qcom,audio-ref-clk-gpio = <0x41 0x3 0x0>;
			clock-names = "osr_clk";
			clocks = <0x318>;
			qcom,node_has_rpm_clock;
			#clock-cells = <0x1>;
			phandle = <0x175>;
		};

		audio_ext_clk_lnbb {
			status = "disabled";
			compatible = "qcom,audio-ref-clk";
			clock-names = "osr_clk";
			clocks = <0x47 0x2>;
			qcom,node_has_rpm_clock;
			#clock-cells = <0x1>;
			phandle = <0x7b>;
		};

		msm_cdc_pinctrl@64 {
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x319>;
			pinctrl-1 = <0x31a>;
			qcom,lpi-gpios;
			phandle = <0x168>;
		};

		qcom,wcd-dsp-mgr {
			compatible = "qcom,wcd-dsp-mgr";
			qcom,wdsp-components = <0x31b 0x0 0x31c 0x1 0x31d 0x2>;
			qcom,img-filename = "cpe_9340";
		};

		qcom,wcd-dsp-glink {
			compatible = "qcom,wcd-dsp-glink";
		};

		aqt_cdc_pinctrl {
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x31e>;
			pinctrl-1 = <0x31f>;
			phandle = <0x79>;
		};

		tert_mi2s_pinctrl {
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x320 0x321 0x322>;
			pinctrl-1 = <0x323 0x324 0x325>;
		};

		det_zones {
			#list-det-cells = <0x2>;
			phandle = <0x22f>;
		};

		sec_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x326 0x327 0x328>;
			pinctrl-1 = <0x329 0x32a 0x32b>;
			qcom,lpi-gpios;
			phandle = <0x22d>;
		};

		samsung,q6audio-adaptation {
			compatible = "samsung,q6audio-adaptation";
			adaptation,voice-tracking-tx-port-id = <0x1035>;
			adaptation,amp-rx-port-id = <0x1002>;
			adaptation,amp-tx-port-id = <0x1003>;
			phandle = <0x1fe>;
		};

		dbmdx_event {
			status = "okay";
			compatible = "samsung,dbmdx-event";
		};

		dbmdx-snd-soc-platform {
			compatible = "dspg,dbmdx-snd-soc-platform";
		};

		snd-dbmdx-mach-drv {
			compatible = "dspg,snd-dbmdx-mach-drv";
		};

		dbmdx {
			status = "okay";
			compatible = "dspg,dbmdx-codec";
			qcom,use-pinctrl;
			pinctrl-names = "dbmdx_default", "dbmdx_sleep";
			pinctrl-0 = <0x32c>;
			pinctrl-1 = <0x32d>;
			sv-gpio = <0x32 0x31 0x0>;
			wakeup-gpio = <0x41 0xb 0x0>;
			reset-gpio = <0x48 0xa 0x0>;
			auto_buffering = <0x1>;
			cmd-interface = <0x32e>;
			feature-va;
			va-firmware-name = "dbmd4_va_fw.bin";
			va-config = <0x80000000 0x80000000 0x80000000 0x80290020 0x802210e0 0x80158f8f 0x801b0020 0x801a0011 0x80230001 0x80108017 0x8aab0040 0x800c7530 0x80000000 0x80000000 0x80000000>;
			va-speeds = <0x0 0x0 0x0 0xea600 0x0 0x0 0x0 0x493e00 0x0 0x0 0x0 0x493e00>;
			va-mic-config = <0xf041 0x5044 0x28>;
			va-mic-mode = <0x0>;
			master-clk-rate = <0x8000>;
			firmware_id = <0xdbd4>;
			use_gpio_for_wakeup = <0x1>;
			wakeup_set_value = <0x0>;
			auto_detection = <0x1>;
			detection_buffer_channels = <0x0>;
			min_samples_chunk_size = <0x80>;
			pcm_streaming_mode = <0x1>;
			boot_options = <0x200>;
			send_uevent_after_buffering = <0x0>;
			detection_after_buffering = <0x0>;
			va_backlog_length = <0x514>;
			va_backlog_length_okg = <0x3e8>;
			send_uevent_on_detection = <0x1>;
			amodel_options = <0x3>;
			digital_mic_digital_gain = <0x70>;
			analog_mic_analog_gain = <0xa>;
		};

		ss_touch {
			compatible = "samsung,ss_touch";
			ss_touch,numbers = <0x1>;
		};

		i2c@17 {
			status = "ok";
			cell-index = <0x11>;
			compatible = "i2c-gpio";
			gpios = <0x32 0x5b 0x0 0x32 0x5c 0x0>;
			#i2c-gpio,delay-us = <0x2>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			a96t3x6@20 {
				compatible = "a96t3x6";
				reg = <0x20>;
				interrupt-parent = <0x2f1>;
				interrupts = <0x7d 0x0>;
				a96t3x6,irq_gpio = <0x2f1 0x5 0x0>;
				a96t3x6,dvdd_vreg_name = "pm660_l18";
				a96t3x6,fw_path = "abov/a96t326_a8sq_kor_lte.fw";
				a96t3x6,firmup_cmd = <0x32>;
				a96t3x6,usb_earjack = <0x1>;
			};
		};

		sec_abc {
			compatible = "samsung,sec_abc";
			status = "okay";

			gpu {
				gpu,label = "GPU fault";
				gpu,threshold_count = <0x14>;
				gpu,threshold_time = <0x4b0>;
			};

			aicl {
				aicl,label = "battery aicl";
				aicl,threshold_count = <0x5>;
				aicl,threshold_time = <0x12c>;
			};
		};

		abc_hub {
			compatible = "samsung,abc_hub";
			status = "okay";

			bootc {
				bootc,time_spec_user = <0x186a0>;
				bootc,time_spec_eng = <0x186a0>;
				bootc,time_spec_fac = <0x186a0>;
			};
		};

		i2c@26 {
			status = "ok";
			cell-index = <0x1a>;
			compatible = "i2c-gpio";
			gpios = <0x32 0x2b 0x0 0x32 0x2c 0x0>;
			i2c-gpio,delay-us = <0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x32f>;

			muic-sm5705@25 {
				status = "okay";
				compatible = "muic-universal";
				reg = <0x25>;
				interrupt-parent = <0x32>;
				interrupts = <0x50 0x0>;
				muic-universal,irq-gpio = <0x32 0x50 0x0>;
				sm5705,wakeup;
				muic-universal,chip_name = "sm,sm5705";
				muic-universal,afc-support = <0x1>;
				pinctrl-names = "muic_interrupt_pins_default";
				pinctrl-0 = <0x330>;
				muic,sm5705_switch_gpio = <0x48 0xd 0x0>;
			};

			sm5705@49 {
				compatible = "sm,sm5705";
				reg = <0x49>;
				interrupt-parent = <0x32>;
				sm5705,irq-gpio = <0x32 0x16 0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x331>;
			};

			sm5705_fled {
				compatible = "siliconmitus,sm5705-fled";
				enable = <0x1 0x1>;
				id = <0x0>;
				status = "okay";
				flash-mode-current-mA = <0x5dc>;
				torch-mode-current-mA = <0xdc>;
				preflash-mode-current-mA = <0xdc>;
				used-gpio-control = <0x1>;
				flash-en-gpio = <0x32 0x7c 0x0>;
				torch-en-gpio = <0x32 0x32 0x0>;
			};
		};

		i2c@28 {
			status = "okay";
			cell-index = <0x1c>;
			compatible = "i2c-gpio";
			gpios = <0x32 0x37 0x0 0x32 0x38 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			pinctrl-names = "default", "hard_reset";
			pinctrl-0 = <0x332>;
			pinctrl-1 = <0x333>;

			usbpd-s2mm005@33 {
				compatible = "sec-s2mm005,i2c";
				reg = <0x33>;
				interrupt-parent = <0x32>;
				usbpd,usbpd_int = <0x32 0x26 0x0>;
				usbpd,s2mm005_sda = <0x32 0x37 0x0>;
				usbpd,s2mm005_scl = <0x32 0x38 0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x334>;
				usbpd,s2mm005_fw_product_id = <0x11>;
			};
		};

		i2c@23 {
			status = "ok";
			cell-index = <0x17>;
			compatible = "i2c-gpio";
			gpios = <0x32 0x8 0x0 0x32 0x9 0x0>;
			i2c-gpio,delay-us = <0x2>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x335>;

			pcal6524@22 {
				compatible = "pcal6524,gpio-expander";
				gpio-controller;
				#gpio-cells = <0x2>;
				reg = <0x22>;
				pinctrl-names = "expander_reset_setting";
				pinctrl-0 = <0x336>;
				pcal6524,gpio_start = <0x12c>;
				pcal6524,ngpio = <0x18>;
				pcal6524,reset-gpio = <0x32 0x1e 0x0>;
				pcal6524,vdd-supply = <0x337>;
				pcal6524,support_initialize = <0x1>;
				pcal6524,config = <0x7fffff>;
				pcal6524,data_out = <0x0>;
				pcal6524,pull_reg_p0 = <0x0>;
				pcal6524,pull_reg_p1 = <0x0>;
				pcal6524,pull_reg_p2 = <0x0>;
				phandle = <0x48>;
			};
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x1>;
		};

		i2c@24 {
			compatible = "i2c-gpio";
			gpios = <0x32 0x5f 0x0 0x32 0x60 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			sm5705-fuelgauge@71 {
				compatible = "sm5705-fuelgauge,i2c";
				reg = <0x71>;
				pinctrl-names = "default";
				pinctrl-0 = <0x338 0x339>;
				fuelgauge,fuel_int = <0x32 0x18 0x0>;
				fuelgauge,fuel_alert_soc = <0x1>;
				fuelgauge,capacity_max = <0x3e8>;
				fuelgauge,capacity_max_margin = <0x46>;
				fuelgauge,capacity_min = <0x0>;
				fuelgauge,capacity_calculation_type = <0x1f>;
				fuelgauge,type_str = "BATTERY";
				fuelgauge,model_type = <0x1>;
				fuelgauge,fg_log_enable = <0x1>;
			};
		};

		qcom,dsi-display@0 {
			compatible = "qcom,dsi-display";
			label = "ss_dsi_panel_NT36672A_B6P064YQ5LP_FHD";
			qcom,display-type = "primary";
			qcom,dsi-ctrl = <0x117>;
			qcom,dsi-phy = <0x33a>;
			clocks = <0x33b 0x6 0x33b 0x9 0x33b 0x3 0x33b 0x8 0x33b 0xd 0x33b 0x11>;
			clock-names = "mux_byte_clk", "mux_pixel_clk", "src_byte_clk", "src_pixel_clk", "shadow_byte_clk", "shadow_pixel_clk";
			pinctrl-names = "panel_active", "panel_suspend";
			pinctrl-0 = <0x33c>;
			pinctrl-1 = <0x33d>;
			qcom,platform-reset-gpio = <0x32 0x7e 0x0>;
			qcom,dsi-panel = <0x33e>;
			vddr-supply = <0x1e3>;
		};

		qcom,dsi-display@1 {
			compatible = "qcom,dsi-display";
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			qcom,display-type = "primary";
			qcom,dsi-ctrl = <0x117>;
			qcom,dsi-phy = <0x33a>;
			clocks = <0x33b 0x6 0x33b 0x9 0x33b 0x3 0x33b 0x8 0x33b 0xd 0x33b 0x11>;
			clock-names = "mux_byte_clk", "mux_pixel_clk", "src_byte_clk", "src_pixel_clk", "shadow_byte_clk", "shadow_pixel_clk";
			pinctrl-names = "panel_active", "panel_suspend";
			pinctrl-0 = <0x33c>;
			pinctrl-1 = <0x33d>;
			qcom,dsi-panel = <0x33f>;
		};

		qcom,camera-flash {
			cell-index = <0x0>;
			compatible = "qcom,camera-flash";
			qcom,flash-type = <0x3>;
			qcom,cci-master = <0x0>;
			qcom,flash-name = "sm5705";
			phandle = <0x23f>;
		};

		qcom,camera-flash@1 {
			cell-index = <0x1>;
			compatible = "qcom,camera-flash";
			qcom,flash-type = <0x3>;
			qcom,cci-master = <0x0>;
			qcom,flash-name = "sm5705";
			phandle = <0x257>;
		};

		tdmb_data {
			compatible = "samsung,tdmb";
			pinctrl-names = "tdmb_on", "tdmb_off";
			pinctrl-0 = <0x340>;
			pinctrl-1 = <0x341>;
			tdmb_pwr_en = <0x48 0x1 0x0>;
			tdmb_irq = <0x32 0x79 0x0 0x0>;
			tdmb_lna_en = <0x48 0x13 0x0>;
			tdmb_use_irq;
			tdmb_xtal_freq = <0x5dc0>;
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 core_ctl_disable_cpumask=6-7";
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@0xa90000";
		spi0 = "/soc/spi@a80000";
		i2c0 = "/soc/i2c@a88000";
		i2c1 = "/soc/i2c@88c000";
		hsuart0 = "/soc/qcom,qup_uart@0x898000";
		hsuart8 = "/soc/qcom,qup_hsuart@0xa90000";
		i2c7 = "/soc/i2c@89c000";
		i2c4 = "/soc/i2c@890000";
		spi15 = "/soc/spi@a9c000";
		spi1 = "/soc/spi@880000";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	energy-costs {
		compatible = "sched-energy";

		core-cost0 {
			busy-cost-data = <0x493e0 0xe 0x8ca00 0x19 0xb6d00 0x1f 0xf3c00 0x2e 0x127500 0x39 0x143700 0x54 0x172500 0x60 0x189c00 0x72 0x1a1300 0x8b>;
			idle-cost-data = <0xc 0xa 0x8 0x6 0x4>;
			phandle = <0x3>;
		};

		core-cost1 {
			busy-cost-data = <0x493e0 0x100 0x9f600 0x133 0xc9900 0x14c 0xef100 0x17e 0x114900 0x198 0x14cd00 0x1c0 0x177000 0x24a 0x1aa900 0x281 0x1c2000 0x293 0x1e7800 0x2b8 0x1ec300 0x361 0x1f5900 0x36c 0x211b00 0x384 0x21b100 0x39c 0x232800 0x3ac 0x240900 0x3b4 0x249f00 0x492 0x258000 0x4b0 0x266100 0x514 0x27d800 0x578>;
			idle-cost-data = <0x64 0x50 0x3c 0x28 0x14>;
			phandle = <0xd>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x6 0x8ca00 0x7 0xb6d00 0x8 0xf3c00 0x9 0x127500 0xa 0x143700 0xd 0x172500 0xf 0x189c00 0x10 0x1a1300 0x13>;
			idle-cost-data = <0x5 0x4 0x3 0x2 0x1>;
			phandle = <0x4>;
		};

		cluster-cost1 {
			busy-cost-data = <0x493e0 0x19 0x9f600 0x1e 0xc9900 0x21 0xef100 0x26 0x114900 0x28 0x14cd00 0x2c 0x177000 0x3a 0x1aa900 0x40 0x1c2000 0x41 0x1e7800 0x45 0x1ec300 0x55 0x1f5900 0x57 0x211b00 0x5a 0x21b100 0x5c 0x232800 0x5d 0x240900 0x5e 0x249f00 0x75 0x258000 0x78 0x266100 0x82 0x27d800 0x8c>;
			idle-cost-data = <0x5 0x4 0x3 0x2 0x1>;
			phandle = <0xe>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";

		qcom,battery-data {
			qcom,batt-id-range-pct = <0xf>;
			phandle = <0x1a4>;

			qcom,itech_3000mah {
				qcom,max-voltage-uv = <0x426030>;
				qcom,fg-cc-cv-threshold-mv = <0x10f4>;
				qcom,fastchg-current-ma = <0x7d0>;
				qcom,batt-id-kohm = <0x64>;
				qcom,battery-beta = <0xd6b>;
				qcom,battery-type = "itech_b00826lf_3000mah_ver1660_jan10th2017";
				qcom,checksum = <0xfb8f>;
				qcom,gui-version = "PMI8998GUI - 2.0.0.54";
				qcom,fg-profile-data = <0xa41f6e05 0x9c0a2bfc 0x321d23e5 0x600b1b15 0xad178c22 0xea3c894a 0x5b000000 0x12000000 0x62c2 0xccdd8c2 0x19000800 0x85eac7ec 0xe2052f01 0x9bf51212 0x5e05883b 0x22060920 0x27001400 0x7d1fdd05 0x3f0ae5fc 0x721de3f5 0x6f12c01d 0x8818fb22 0x8d45c652 0x54000000 0xf000000 0xbdcd 0x55c25dc5 0x14000000 0x7e00c7ec 0x6006bb00 0x59066103 0xd9fc751b 0xb333ccff 0x7100000 0x3e0b9945 0x14004000 0xae010afa 0xff000000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			};

			qcom,ascent_3450mah {
				qcom,max-voltage-uv = <0x426030>;
				qcom,fg-cc-cv-threshold-mv = <0x10f4>;
				qcom,fastchg-current-ma = <0xd7a>;
				qcom,batt-id-kohm = <0x3c>;
				qcom,jeita-fcc-ranges = <0x0 0x64 0x1a5248 0x65 0x190 0x34a490 0x191 0x1c2 0x2a1d40>;
				qcom,jeita-fv-ranges = <0x0 0x64 0x40d990 0x65 0x190 0x426030 0x191 0x1c2 0x40d990>;
				qcom,step-chg-ranges = <0x36ee80 0x401640 0x34a490 0x401a28 0x419ce0 0x2a1d40 0x41a0c8 0x426030 0x1f95f0>;
				qcom,battery-beta = <0xd6b>;
				qcom,battery-type = "ascent_3450mah_averaged_masterslave_oct30th2017";
				qcom,checksum = <0xaae2>;
				qcom,gui-version = "PMI8998GUI - 2.0.0.58";
				qcom,fg-profile-data = <0x8f1f9405 0x730a4a06 0x271d21ea 0x160a3a0c 0x7189722 0xa53cec4a 0x5c000000 0x10000000 0x43c5 0x92bc89bb 0x11000800 0x69daad07 0x4bfd19fa 0x7e014913 0xebf3783b 0x24060920 0x27001400 0x7e1ff205 0x190aab06 0x6c1db907 0x1a12ff1d 0x6f18eb22 0xb9456f52 0x55000000 0xe000000 0x33cc 0x72cab3c4 0xf000000 0x9300ad07 0x8dfdf600 0x6fe3440b 0xabfcf91b 0xc333ccff 0x7100000 0xa40d9945 0xf004000 0xa4010afa 0xff000000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			};

			qcom,demo_6000mah {
				qcom,max-voltage-uv = <0x426030>;
				qcom,fg-cc-cv-threshold-mv = <0x10f4>;
				qcom,fastchg-current-ma = <0x1770>;
				qcom,batt-id-kohm = <0x4b>;
				qcom,battery-beta = <0xd6b>;
				qcom,battery-type = "Demo_battery_6000mah";
				qcom,fg-profile-data = <0x2c1f3ffc 0xe903a1fd 0x581dfdf5 0x27122c14 0x3f18ff22 0x9b45a352 0x55000000 0xe000000 0x1cac 0xf7cd71b5 0x1a000c00 0x3ceb54e4 0xec057ffa 0x7605f502 0xcaf3823a 0x2a094040 0x7000500 0x581f4206 0x850335f4 0x4d1d37f2 0x230a7915 0xb7183223 0x26457253 0x55000000 0xd000000 0x13cc 0x30098bd 0x16000000 0x3ceb54e4 0x9ffca3f3 0xffcdffa 0xffe5a923 0xcb330833 0x7100000 0x810d9945 0x16001900 0x75010afa 0xff000000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			};
		};
	};

	firmware {

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "DISABLED";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,verify";
					status = "ok";
				};

				odm {
					compatible = "android,odm";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/odm";
					type = "ext4";
					mnt_flags = "ro,errors=panic";
					fsmgr_flags = "wait,verify";
				};

				system {
					compatible = "android,system";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/system";
					type = "ext4";
					mnt_flags = "ro,errors=panic";
					fsmgr_flags = "wait,verify";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		hyp_region@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85700000 0x0 0x600000>;
		};

		xbl_region@85e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85e00000 0x0 0x100000>;
		};

		removed_region@85fc0000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85fc0000 0x0 0x2f40000>;
		};

		camera_region@8ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8ab00000 0x0 0x500000>;
			phandle = <0x25e>;
		};

		modem_region@8b000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b000000 0x0 0x7e00000>;
			phandle = <0x1c1>;
		};

		pil_video_region@92e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x92e00000 0x0 0x500000>;
			phandle = <0x1c5>;
		};

		wlan_msa_region@93300000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93300000 0x0 0x100000>;
			phandle = <0x1da>;
		};

		cdsp_regions@93400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93400000 0x0 0x800000>;
			phandle = <0x1c6>;
		};

		pil_mba_region@0x93c00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93c00000 0x0 0x200000>;
			phandle = <0x1c4>;
		};

		qseecom_region@0x9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 0x9e400000 0x0 0x1400000>;
			phandle = <0x19>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x1d5>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0x1d>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0x1a>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x1b>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x5c00000>;
			phandle = <0x1c>;
		};

		cont_splash_region@9c000000 {
			reg = <0x0 0x9c000000 0x0 0x2300000>;
			label = "cont_splash_region";
		};

		dfps_data_region@9e300000 {
			reg = <0x0 0x9e300000 0x0 0x100000>;
			label = "dfps_data_region";
			phandle = <0x111>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x2400000>;
			phandle = <0x197>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2000000>;
			linux,cma-default;
		};

		ss_plog@A1100000 {
			compatible = "ss_plog";
			no-map;
			reg = <0x0 0xa1100000 0x0 0x200000>;
		};

		ramoops@A1300000 {
			compatible = "ramoops";
			reg = <0x0 0xa1300000 0x0 0x100000>;
			record-size = <0x40000>;
			console-size = <0x40000>;
			ftrace-size = <0x40000>;
			pmsg-size = <0x40000>;
		};

		sec_debug_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0xa1400000 0x0 0x800000>;
		};

		tima_region@B0000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0xb0000000 0x0 0x200000>;
		};

		rkp_region@B0200000 {
			compatible = "removed-dma-pool";
			reg = <0x0 0xb0200000 0x0 0x1500000>;
		};

		pil_adsp_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x93e00000 0x0 0x2800000>;
			phandle = <0x1b8>;
		};

		ips_fw_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x96600000 0x0 0x10000>;
			phandle = <0x1bf>;
		};

		ipa_gsi_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x96610000 0x0 0x5000>;
		};

		gpu_region {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x96615000 0x0 0x2000>;
			phandle = <0x234>;
		};

		kaslr_region@0x80001000 {
			compatible = "removed-dma-pool";
			reg = <0x0 0x80001000 0x0 0x1000>;
		};

		modem_shared_mem_region@0xBA000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0xba000000 0x0 0x6000000>;
			phandle = <0x128>;
		};
	};

	regulator-pwrcl {
		compatible = "qcom,stub-regulator";
		regulator-name = "apc0_pwrcl_corner";
		regulator-min-microvolt = <0x1>;
		regulator-max-microvolt = <0x7>;
	};

	regulator-l3 {
		compatible = "qcom,stub-regulator";
		regulator-name = "apc0_l3_corner";
		regulator-min-microvolt = <0x1>;
		regulator-max-microvolt = <0x7>;
	};

	regulator-perfcl {
		compatible = "qcom,stub-regulator";
		regulator-name = "apc1_perfcl_corner";
		regulator-min-microvolt = <0x1>;
		regulator-max-microvolt = <0x7>;
	};

	argos {
		compatible = "samsung,argos";
		#address-cells = <0x1>;

		boot_device@1 {
			net_boost,label = "WIFI";
			net_boost,node = "wlan0";
			net_boost,table_size = <0x3>;
			net_boost,table = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x12c 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1>;
		};

		boot_device@2 {
			net_boost,label = "WIFI TX";
			net_boost,node = "wlan0";
			net_boost,table_size = <0x5>;
			net_boost,table = <0x14 0x15ae00 0x0 0x15ae00 0x0 0x0 0x0 0x0 0x0 0x0 0x3c 0x1a5e00 0x0 0x1a5e00 0x0 0x0 0x0 0x0 0x0 0x0 0x64 0x1de200 0x0 0x1de200 0x0 0x0 0x0 0x0 0x0 0x0 0x96 0x21b100 0x0 0x21b100 0x0 0x0 0x0 0x1 0x1 0x1 0x12c 0x286e00 0x0 0x286e00 0x0 0x0 0x0 0x1 0x1 0x1>;
		};

		boot_device@3 {
			net_boost,label = "WIFI RX";
			net_boost,node = "wlan0";
			net_boost,table_size = <0x4>;
			net_boost,table = <0x3c 0x122a00 0x0 0x122a00 0x0 0x0 0x0 0x0 0x0 0x0 0x64 0x135600 0x0 0x135600 0x0 0x0 0x0 0x0 0x0 0x0 0xc8 0x1a5e00 0x0 0x1a5e00 0x0 0x0 0x0 0x1 0x1 0x1 0x12c 0x1f0e00 0x0 0x1f0e00 0x0 0x0 0x0 0x1 0x1 0x1>;
		};

		boot_device@4 {
			net_boost,label = "SWLAN";
			net_boost,node = "swlan0";
			net_boost,table_size = <0x4>;
			net_boost,table = <0x2 0x189c00 0x0 0x189c00 0x0 0x0 0x0 0x0 0x0 0x0 0x5 0x1c2000 0x0 0x1c2000 0x0 0x0 0x0 0x0 0x0 0x0 0x14 0x1fef00 0x0 0x1fef00 0x0 0x0 0x0 0x1 0x1 0x1 0x32 0x224700 0x0 0x224700 0x0 0x0 0x0 0x1 0x1 0x1>;
		};

		boot_device@5 {
			net_boost,label = "UFS";
			net_boost,node = [00];
			net_boost,sysnode = "/sys/class/scsi_host/host0/transferred_cnt";
			net_boost,table_size = <0x3>;
			net_boost,table = <0x70 0x0 0x0 0x8a480 0x0 0x0 0x0 0x0 0x0 0x0 0x320 0x0 0x0 0xd7a00 0x0 0x0 0x0 0x0 0x0 0x0 0xc80 0x0 0x0 0x1fef00 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		boot_device@6 {
			net_boost,label = "P2P";
			net_boost,node = "p2p-wlan0-0";
			net_boost,table_size = <0x3>;
			net_boost,table = <0x1e 0x15ae00 0x0 0x15ae00 0x0 0x0 0x0 0x0 0x0 0x0 0x5a 0x1de200 0x0 0x1de200 0x0 0x0 0x0 0x0 0x0 0x0 0x12c 0x21b100 0x0 0x21b100 0x0 0x0 0x0 0x1 0x1 0x1>;
		};

		boot_device@7 {
			net_boost,label = "IPA";
			net_boost,node = "rmnet_ipa0";
			net_boost,table_size = <0x4>;
			net_boost,table = <0x3c 0x122a00 0x0 0x122a00 0x0 0x0 0x0 0x0 0x0 0x0 0x64 0x135600 0x0 0x135600 0x0 0x0 0x0 0x0 0x0 0x0 0xc8 0x1a5e00 0x0 0x1a5e00 0x0 0x0 0x0 0x1 0x1 0x1 0x12c 0x1f0e00 0x0 0x1f0e00 0x0 0x0 0x0 0x1 0x1 0x1>;
		};
	};

	input_booster {
		status = "okay";
		compatible = "input_booster";
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		booster_key@1 {
			input_booster,label = "KEY";
			input_booster,type = <0x0>;
			input_booster,levels = <0x1>;
			input_booster,cpu_freqs = <0x14cd00>;
			input_booster,core_num = <0x0>;
			input_booster,hmp_boost = <0x2>;
			input_booster,bimc_freqs = <0x0>;
			input_booster,lpm_bias = <0x0>;
			input_booster,head_times = <0xc8>;
			input_booster,tail_times = <0x0>;
		};

		booster_key@2 {
			input_booster,label = "TOUCHKEY";
			input_booster,type = <0x1>;
			input_booster,levels = <0x1>;
			input_booster,cpu_freqs = <0x14cd00>;
			input_booster,core_num = <0x0>;
			input_booster,hmp_boost = <0x2>;
			input_booster,bimc_freqs = <0x0>;
			input_booster,lpm_bias = <0x0>;
			input_booster,head_times = <0x0>;
			input_booster,tail_times = <0x12c>;
		};

		booster_key@3 {
			input_booster,label = "TOUCH";
			input_booster,type = <0x2>;
			input_booster,levels = <0x1 0x2 0x3>;
			input_booster,cpu_freqs = <0x14cd00 0x14cd00 0x114900>;
			input_booster,core_num = <0x4 0x4 0x0>;
			input_booster,hmp_boost = <0x2 0x2 0x2>;
			input_booster,bimc_freqs = <0x0 0x0 0x0>;
			input_booster,lpm_bias = <0x5 0x5 0x5>;
			input_booster,head_times = <0xc8 0xc8 0x0>;
			input_booster,tail_times = <0x0 0x0 0x12c>;
		};

		booster_key@4 {
			input_booster,label = "MULTITOUCH";
			input_booster,type = <0x3>;
			input_booster,levels = <0x1 0x2>;
			input_booster,cpu_freqs = <0x14cd00 0x0>;
			input_booster,core_num = <0x0 0x0>;
			input_booster,hmp_boost = <0x2 0x0>;
			input_booster,bimc_freqs = <0x0 0x0>;
			input_booster,lpm_bias = <0x0 0x0>;
			input_booster,head_times = <0x3e8 0x0>;
			input_booster,tail_times = <0x0 0x1f4>;
		};

		booster_key@5 {
			input_booster,label = "KEYBOARD";
			input_booster,type = <0x4>;
			input_booster,levels = <0x1 0x2>;
			input_booster,cpu_freqs = <0x14cd00 0x14cd00>;
			input_booster,core_num = <0x0 0x0>;
			input_booster,hmp_boost = <0x2 0x2>;
			input_booster,bimc_freqs = <0x0 0x0>;
			input_booster,lpm_bias = <0x0 0x0>;
			input_booster,head_times = <0x82 0x82>;
			input_booster,tail_times = <0x0 0x0>;
		};

		booster_key@6 {
			input_booster,label = "MOUSE";
			input_booster,type = <0x5>;
			input_booster,levels = <0x1 0x2>;
			input_booster,cpu_freqs = <0x14cd00 0x114900>;
			input_booster,core_num = <0x0 0x0>;
			input_booster,hmp_boost = <0x2 0x0>;
			input_booster,bimc_freqs = <0x0 0x0>;
			input_booster,lpm_bias = <0x0 0x0>;
			input_booster,head_times = <0xc8 0x0>;
			input_booster,tail_times = <0x0 0x12c>;
		};

		booster_key@7 {
			input_booster,label = "MOUSE WHEEL";
			input_booster,type = <0x6>;
			input_booster,levels = <0x1 0x2>;
			input_booster,cpu_freqs = <0x14cd00 0x0>;
			input_booster,core_num = <0x0 0x0>;
			input_booster,hmp_boost = <0x2 0x0>;
			input_booster,bimc_freqs = <0x0 0x0>;
			input_booster,lpm_bias = <0x0 0x0>;
			input_booster,head_times = <0xc8 0x0>;
			input_booster,tail_times = <0x0 0x0>;
		};

		booster_key@8 {
			input_booster,label = "PEN HOVER";
			input_booster,type = <0x7>;
			input_booster,levels = <0x1 0x2>;
			input_booster,cpu_freqs = <0x14cd00 0x114900>;
			input_booster,core_num = <0x0 0x0>;
			input_booster,hmp_boost = <0x2 0x0>;
			input_booster,bimc_freqs = <0x0 0x0>;
			input_booster,lpm_bias = <0x0 0x0>;
			input_booster,head_times = <0xc8 0x0>;
			input_booster,tail_times = <0x0 0x12c>;
		};
	};

	sec_smem@0 {
		compatible = "samsung,sec-smem";
		status = "okay";
	};

	battery {
		status = "okay";
		compatible = "samsung,sec-battery";
		battery,vendor = "BATTERY";
		battery,charger_name = "sm5705-charger";
		battery,fuelgauge_name = "sm5705-fuelgauge";
		battery,technology = <0x2>;
		battery,batt_data_version = <0x2>;
		battery,chip_vendor = "QCOM";
		battery,temp_adc_type = <0x1>;
		battery,temp_check_type = <0x2>;
		battery,chg_temp_check = <0x1>;
		battery,wpc_temp_check = <0x0>;
		battery,thermal_source = <0x2>;
		battery,usb_thermal_source = <0x0>;
		battery,chg_thermal_source = <0x1>;
		battery,wpc_thermal_source = <0x0>;
		battery,coil_thermal_source = <0x0>;
		battery,polling_time = <0xa 0x1e 0x1e 0x1e 0xe10>;
		battery,temp_table_adc = <0x479 0x541 0x60f 0x74c 0x951 0x9f7 0xbc1 0xdc7 0xf1f 0xfd1 0x1083 0x1135 0x11e7 0x1299 0x134b 0x13fb 0x1490 0x1532 0x15d4 0x1676 0x1718 0x17b8 0x1834 0x18b0 0x192c 0x19a8 0x1a24 0x1aa0 0x1b1d 0x2014 0x2413 0x27de 0x2b89 0x2efb 0x322c 0x34f3 0x374e 0x3950 0x3c2f>;
		battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1ea 0x1e0 0x1d6 0x1cc 0x1c2 0x1b8 0x1ae 0x1a4 0x19a 0x190 0x186 0x17c 0x172 0x168 0x15e 0x154 0x14a 0x140 0x136 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
		battery,chg_temp_table_adc = <0x449 0x52e 0x5d6 0x72d 0x946 0x9af 0xb7d 0xda3 0xfe0 0x1274 0x157e 0x18a2 0x1c06 0x1f94 0x23cc 0x27c9 0x2b70 0x2ed5 0x3216 0x34dd 0x371a 0x3942 0x3abc>;
		battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
		battery,adc_check_count = <0x5>;
		battery,cable_check_type = <0x4>;
		battery,cable_source_type = <0x1>;
		battery,polling_type = <0x1>;
		battery,monitor_initial_count = <0x0>;
		battery,battery_check_type = <0x0>;
		battery,check_count = <0x0>;
		battery,check_adc_max = <0x5a0>;
		battery,check_adc_min = <0x0>;
		battery,ovp_uvlo_check_type = <0x3>;
		battery,temp_check_count = <0x1>;
		battery,temp_highlimit_threshold_event = <0x320>;
		battery,temp_highlimit_recovery_event = <0x2ee>;
		battery,temp_high_threshold_event = <0x1f4>;
		battery,temp_high_recovery_event = <0x1c2>;
		battery,temp_low_threshold_event = <0x0>;
		battery,temp_low_recovery_event = <0x32>;
		battery,temp_highlimit_threshold_normal = <0x320>;
		battery,temp_highlimit_recovery_normal = <0x2ee>;
		battery,temp_high_threshold_normal = <0x1f4>;
		battery,temp_high_recovery_normal = <0x1c2>;
		battery,temp_low_threshold_normal = <0x0>;
		battery,temp_low_recovery_normal = <0x32>;
		battery,temp_highlimit_threshold_lpm = <0x320>;
		battery,temp_highlimit_recovery_lpm = <0x2ee>;
		battery,temp_high_threshold_lpm = <0x1f4>;
		battery,temp_high_recovery_lpm = <0x1c2>;
		battery,temp_low_threshold_lpm = <0x0>;
		battery,temp_low_recovery_lpm = <0x32>;
		battery,full_check_type = <0x2>;
		battery,full_check_type_2nd = <0x2>;
		battery,full_check_count = <0x1>;
		battery,chg_gpio_full_check = <0x0>;
		battery,chg_polarity_full_check = <0x1>;
		battery,chg_high_temp = <0x1ea>;
		battery,chg_high_temp_recovery = <0x1e0>;
		battery,chg_input_limit_current = <0x3e8>;
		battery,chg_charging_limit_current = <0x5dc>;
		battery,mix_high_temp = <0x190>;
		battery,mix_high_chg_temp = <0x1f4>;
		battery,mix_high_temp_recovery = <0x17c>;
		battery,full_condition_type = <0x9>;
		battery,full_condition_soc = <0x5d>;
		battery,full_condition_vcell = <0x109a>;
		battery,recharge_check_count = <0x1>;
		battery,recharge_condition_type = <0x4>;
		battery,recharge_condition_soc = <0x62>;
		battery,recharge_condition_vcell = <0x10b8>;
		battery,standard_curr = <0x802>;
		battery,expired_time = <0x2c88>;
		battery,recharging_expired_time = <0x1518>;
		battery,charging_reset_time = <0x0>;
		qcom,sec-battery-vadc = <0x19e>;
		battery,chg_float_voltage = <0x10fe>;
		battery,pre_afc_work_delay = <0x7d0>;
		battery,pre_afc_input_current = <0x1f4>;
		battery,swelling_high_temp_block = <0x19a>;
		battery,swelling_high_temp_recov = <0x186>;
		battery,swelling_low_temp_block_1st = <0x96>;
		battery,swelling_low_temp_recov_1st = <0xc8>;
		battery,swelling_low_temp_block_2nd = <0x32>;
		battery,swelling_low_temp_recov_2nd = <0x64>;
		battery,swelling_low_temp_current = <0x28a>;
		battery,swelling_low_temp_topoff = <0xa5>;
		battery,swelling_high_temp_current = <0x3e8>;
		battery,swelling_high_temp_topoff = <0xa5>;
		battery,swelling_drop_float_voltage = <0x1036>;
		battery,swelling_high_rechg_voltage = <0xfa0>;
		battery,swelling_low_rechg_voltage = <0xfa0>;
		battery,siop_event_check_type = <0x1>;
		battery,siop_call_cv_current = <0x14a>;
		battery,siop_call_cc_current = <0x14a>;
		battery,siop_input_limit_current = <0x4b0>;
		battery,siop_charging_limit_current = <0x3e8>;
		battery,siop_hv_input_limit_current = <0x1f4>;
		battery,siop_hv_charging_limit_current = <0x3e8>;
		battery,age_data = <0x0 0x10fe 0x10b8 0x109a 0x5d 0xc8 0x10ea 0x10a4 0x1081 0x5c 0xfa 0x10d6 0x1090 0x1074 0x5b 0x12c 0x10c2 0x107c 0x105b 0x5a 0x3e8 0x1090 0x104a 0x1029 0x59>;
		battery,pd_charging_charge_power = <0x3a98>;
		battery,max_input_voltage = <0x2328>;
		battery,max_input_current = <0xbb8>;
		battery,max_charging_current = <0x802>;
		battery,enable_sysovlo_irq;
		battery,battery_full_capacity = <0xe74>;
		battery,cisd_qh_current_low_thr = <0xbe>;
		battery,cisd_qh_current_high_thr = <0xd2>;
		battery,cisd_qh_vfsoc_thr = <0x186a0>;
		battery,cisd_max_voltage_thr = <0x1388>;
		battery,cisd_alg_index = <0x7>;
		battery,full_chg_current_margin = <0x0>;
		battery,ignore_cisd_index = <0x0 0x3c0>;
		battery,ignore_cisd_index_d = <0x0 0x78>;
	};

	sm5705-charger {
		status = "disable";
		compatible = "samsung,sm5705-charger";
		battery,chg_gpio_en = <0x32 0x86 0x0>;
		battery,chg_polarity_en = <0x0>;
		battery,chg_gpio_status = <0x0>;
		battery,chg_polarity_status = <0x0>;
	};

	battery_params {
		battery,id = <0x0>;
		battery0,battery_type = <0x10cc>;
		battery0,battery_table0 = <0x1400 0x1bd3 0x1c57 0x1cf8 0x1d7b 0x1d8c 0x1de9 0x1e47 0x1e82 0x1edd 0x1f2c 0x1f70 0x2014 0x212c 0x221b 0x2400>;
		battery0,battery_table1 = <0x0 0x36 0x7a 0xe1 0x18b 0x2e1 0x4e1 0x836 0xae1 0xd8b 0xee0 0xf8b 0x1236 0x15cf 0x187a 0x1886>;
		battery0,rce_value = <0x4e1 0x3e6 0x1d7>;
		battery0,rs_value = <0x51 0x147 0x146 0x3800 0x7a>;
		battery0,misc = <0x60>;
		battery0,topoff_soc = <0x0 0x3 0x14a>;
		battery0,vit_period = <0x3506>;
		battery0,dtcd_value = <0x1>;
		battery0,volt_cal = <0x8000>;
		battery0,curr_offset = <0x1 0x0>;
		battery0,p_curr_cal = <0x88>;
		battery0,n_curr_cal = <0x84>;
		battery0,mix_value = <0x403 0x4>;
		battery0,temp_std = <0x19>;
		battery0,temp_cal = <0x1 0x6 0x1 0xb 0xffffffff 0x1 0x6 0x1 0x9 0x1>;
		battery0,ext_temp_cal = <0x1 0x3 0x0 0x3 0x1 0x1 0x2 0x3 0x2 0x3>;
		battery0,temp_volcal = <0x1 0x2d 0x1>;
		battery0,temp_offset = <0x1 0xb 0x1 0x1 0x8 0xffffffff>;
		battery0,cycle_cfg = <0x7 0x1 0x3>;
		battery0,curr_lcal = <0x0 0x8888 0x8888 0x8888>;
		battery0,tem_poff = <0xd34 0x32 0xcf8 0x32>;
		battery0,v_offset_cancel = <0x1 0x0 0x64 0x2>;
		battery0,v_alarm = <0xbb8>;
		battery0,v_max_table = <0x221b 0x21f3 0x21cc 0x21a5 0x2143>;
		battery0,q_max_table = <0x187a 0x180a 0x179a 0x172b 0x1613>;
		battery0,data_ver = <0x3>;
	};

	cable-info {
		default_input_current = <0x708>;
		default_charging_current = <0x802>;
		full_check_current_1st = <0x14a>;
		full_check_current_2nd = <0xa5>;

		current_group_1 {
			cable_number = <0x1 0x2 0x4 0x13 0x15 0x16 0x17 0x1e>;
			input_current = <0x1f4>;
			charging_current = <0x1f4>;
		};

		current_group_2 {
			cable_number = <0x19 0x1f>;
			input_current = <0x3e8>;
			charging_current = <0x3e8>;
		};

		current_group_3 {
			cable_number = <0x5 0x20>;
			input_current = <0x5dc>;
			charging_current = <0x5dc>;
		};

		current_group_4 {
			cable_number = <0x6 0x7 0x8 0x9 0x11 0x12>;
			input_current = <0x672>;
			charging_current = <0x802>;
		};

		current_group_6 {
			cable_number = <0xa 0xc 0xe 0xf 0x1b>;
			input_current = <0x384>;
			charging_current = <0x4e2>;
		};

		current_group_7 {
			cable_number = <0xd>;
			input_current = <0x2bc>;
			charging_current = <0x4e2>;
		};

		current_group_8 {
			cable_number = <0x18>;
			input_current = <0x3e8>;
			charging_current = <0x1c2>;
		};

		current_group_9 {
			cable_number = <0x1a>;
			input_current = <0x708>;
			charging_current = <0x708>;
		};

		current_group_10 {
			cable_number = <0xb 0x10 0x1c>;
			input_current = <0x28a>;
			charging_current = <0x4e2>;
		};

		current_group_11 {
			cable_number = <0x1d>;
			input_current = <0x1f4>;
			charging_current = <0x4e2>;
		};
	};
};
