
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59925
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.863 ; gain = 0.000 ; free physical = 517 ; free virtual = 15174
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/top_level.vhd:12]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/mod_m_counter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (1#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/mod_m_counter.vhd:24]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/uart_tx.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/uart_tx.vhd:20]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/test.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/test.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/ram.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ram' (4#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/ram.vhd:19]
INFO: [Synth 8-638] synthesizing module 'rom' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/rom.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'rom' (5#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/rom.vhd:10]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/register.vhd:22]
INFO: [Synth 8-256] done synthesizing module '\reg ' (6#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/register.vhd:22]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/counter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'counter' (7#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/counter.vhd:24]
INFO: [Synth 8-638] synthesizing module 'control_path' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/control_path.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'control_path' (8#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/control_path.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'top_level' (9#1) [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/top_level.vhd:12]
WARNING: [Synth 8-7129] Port address[7] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[5] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[4] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[3] in module rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2958.863 ; gain = 0.000 ; free physical = 1376 ; free virtual = 15825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2958.863 ; gain = 0.000 ; free physical = 1395 ; free virtual = 15824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2958.863 ; gain = 0.000 ; free physical = 1395 ; free virtual = 15824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.863 ; gain = 0.000 ; free physical = 1390 ; free virtual = 15820
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/constrs_1/new/top_level.xdc]
Finished Parsing XDC File [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/constrs_1/new/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/constrs_1/new/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.824 ; gain = 0.000 ; free physical = 1292 ; free virtual = 15719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.824 ; gain = 0.000 ; free physical = 1292 ; free virtual = 15719
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1367 ; free virtual = 15795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1367 ; free virtual = 15795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1368 ; free virtual = 15795
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'control_path'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                       0000000001 |                             0000
                      s1 |                       0000000010 |                             0001
                      s5 |                       0000000100 |                             0101
                      s6 |                       0000001000 |                             0110
                      s7 |                       0000010000 |                             0111
                      s8 |                       0000100000 |                             1000
                      s9 |                       0001000000 |                             1001
                      s2 |                       0010000000 |                             0010
                      s3 |                       0100000000 |                             0011
                      s4 |                       1000000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'control_path'
WARNING: [Synth 8-327] inferring latch for variable 'ram_address_select_reg' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/control_path.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'reg_tmp_select_reg' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/control_path.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'reg_j_select_reg' [/home/stianon/code/cs4110-1/vhdl/rc4/rc4.srcs/sources_1/new/control_path.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1354 ; free virtual = 15783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 261   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 275   
	   4 Input    1 Bit        Muxes := 11    
	  10 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1320 ; free virtual = 15755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1206 ; free virtual = 15641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1166 ; free virtual = 15602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1163 ; free virtual = 15600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1161 ; free virtual = 15598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1162 ; free virtual = 15598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1162 ; free virtual = 15599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1162 ; free virtual = 15599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1162 ; free virtual = 15599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1162 ; free virtual = 15599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |    21|
|5     |LUT3   |    25|
|6     |LUT4   |    49|
|7     |LUT5   |    54|
|8     |LUT6   |   874|
|9     |MUXF7  |   260|
|10    |MUXF8  |   128|
|11    |FDCE   |  1102|
|12    |FDPE   |  1026|
|13    |LD     |     4|
|14    |IBUF   |     3|
|15    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1162 ; free virtual = 15599
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.824 ; gain = 0.000 ; free physical = 1215 ; free virtual = 15652
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3022.824 ; gain = 63.961 ; free physical = 1215 ; free virtual = 15652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3022.824 ; gain = 0.000 ; free physical = 1299 ; free virtual = 15736
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.824 ; gain = 0.000 ; free physical = 1243 ; free virtual = 15679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete, checksum: b1010582
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 3022.824 ; gain = 64.031 ; free physical = 1466 ; free virtual = 15903
INFO: [Common 17-1381] The checkpoint '/home/stianon/code/cs4110-1/vhdl/rc4/rc4.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 18:47:19 2021...
