$date
	Thu Jun 12 23:46:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 2 $ data [1:0] $end
$var reg 32 % data_in [31:0] $end
$var reg 2 & write [1:0] $end
$scope module uut $end
$var wire 32 ' addr [31:0] $end
$var wire 32 ( address [31:0] $end
$var wire 1 # clk $end
$var wire 2 ) data [1:0] $end
$var wire 32 * data_in [31:0] $end
$var wire 2 + write [1:0] $end
$var reg 32 , data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
b0 "
bx !
$end
#5000
1#
#10000
b100 '
0#
b1 &
b1 +
b10101010 %
b10101010 *
b100 "
b100 (
#15000
b11111111111111111111111110101010 !
b11111111111111111111111110101010 ,
1#
#20000
0#
b0 &
b0 +
#25000
1#
#30000
bx !
bx ,
b1000 '
0#
b10 &
b10 +
b1011111011101111 %
b1011111011101111 *
b1000 "
b1000 (
#35000
b11111111111111111111111111101111 !
b11111111111111111111111111101111 ,
1#
#40000
b11111111111111111011111011101111 !
b11111111111111111011111011101111 ,
0#
b1 $
b1 )
b0 &
b0 +
#45000
1#
#50000
bx !
bx ,
b1100 '
0#
b11 &
b11 +
b11011110101011011011111011101111 %
b11011110101011011011111011101111 *
b1100 "
b1100 (
#55000
b11111111111111111011111011101111 !
b11111111111111111011111011101111 ,
1#
#60000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 ,
0#
b10 $
b10 )
b0 &
b0 +
#65000
1#
#70000
0#
