m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bob90/verilog/IC_design_Homework/HW1
vCONV
Z0 !s110 1647342072
!i10b 1
!s100 Z9@]NjA`f8KjhWdUi]TF;2
I[5?l0_^kjHEYSe_QIN^c]3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/bob90/verilog/IC_context_practice/2019
Z3 w1647341962
8C:/Users/bob90/verilog/IC_context_practice/2019/CONV.v
FC:/Users/bob90/verilog/IC_context_practice/2019/CONV.v
L0 4
Z4 OV;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1647342072.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2019/CONV.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2019/CONV.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@c@o@n@v
vtestfixture
R0
!i10b 1
!s100 iazSm7L_nQh@X=:FFj>d_3
I<Y8NSah[oA6nAHoF`Dz;;2
R1
R2
R3
8C:/Users/bob90/verilog/IC_context_practice/2019/testfixture.v
FC:/Users/bob90/verilog/IC_context_practice/2019/testfixture.v
L0 11
R4
r1
!s85 0
31
R5
!s107 C:/Users/bob90/verilog/IC_context_practice/2019/testfixture.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2019/testfixture.v|
!i113 1
R6
R7
