#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Mar  1 13:15:58 2025
# Process ID: 11900
# Current directory: C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19368 C:\Users\91629\Desktop\数字逻辑大作业-王志硕\32bit_ALU\32bit_ALU.xpr
# Log file: C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/vivado.log
# Journal file: C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU\vivado.jou
# Running On        :wangzhangzhuo
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 7840H w/Radeon 780M Graphics
# CPU Frequency     :3793 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16334 MB
# Swap memory       :10737 MB
# Total Virtual     :27072 MB
# Available Virtual :13407 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.508 ; gain = 396.512
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_alu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.887 ; gain = 44.809
synth_design -top ALU_Display -part xc7a200tfbg676-2 -lint 
Command: synth_design -top ALU_Display -part xc7a200tfbg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19944
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.402 ; gain = 411.516
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'judge' is not allowed [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:16]
INFO: [Synth 8-6157] synthesizing module 'ALU_Display' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_3To8' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_3To8' (1#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_Add_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:172]
INFO: [Synth 8-6157] synthesizing module 'CLA_Add_16bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:112]
INFO: [Synth 8-6157] synthesizing module 'CLA_Add_4bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:52]
INFO: [Synth 8-6157] synthesizing module 'Add_1bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Add_1bit' (2#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA_4bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_4bit' (3#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Add_4bit' (4#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Add_16bit' (5#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:112]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Add_32bit' (6#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:172]
INFO: [Synth 8-6157] synthesizing module 'shifter_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:1125]
INFO: [Synth 8-6157] synthesizing module 'shifter_1bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_2To4' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_2To4' (7#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:26]
INFO: [Synth 8-6155] done synthesizing module 'shifter_1bit' (8#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'shifter_2bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:227]
INFO: [Synth 8-6155] done synthesizing module 'shifter_2bit' (9#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:227]
INFO: [Synth 8-6157] synthesizing module 'shifter_4bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:451]
INFO: [Synth 8-6155] done synthesizing module 'shifter_4bit' (10#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:451]
INFO: [Synth 8-6157] synthesizing module 'shifter_8bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:675]
INFO: [Synth 8-6155] done synthesizing module 'shifter_8bit' (11#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:675]
INFO: [Synth 8-6157] synthesizing module 'shifter_16bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:899]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16bit' (12#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:899]
INFO: [Synth 8-6155] done synthesizing module 'shifter_32bit' (13#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:1125]
INFO: [Synth 8-6157] synthesizing module 'Truncate_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:207]
INFO: [Synth 8-6157] synthesizing module 'Cut_decoder' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Cut_decoder' (14#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'CutL' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:51]
INFO: [Synth 8-6155] done synthesizing module 'CutL' (15#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:51]
INFO: [Synth 8-6157] synthesizing module 'CutR' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CutR' (16#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:129]
INFO: [Synth 8-6155] done synthesizing module 'Truncate_32bit' (17#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:207]
INFO: [Synth 8-6157] synthesizing module 'And_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'And_32bit' (18#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Or_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Or_32bit' (19#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Not_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Not_32bit' (20#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Xor_32bit' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Xor_32bit' (21#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32bit' (22#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/.Xil/Vivado-11900-wangzhangzhuo/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (23#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/.Xil/Vivado-11900-wangzhangzhuo/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Display' (24#1) [C:/Users/91629/Desktop/数字逻辑大作业-王志硕/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v:3]
