# do Jogo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Jun 22,2019
# vcom -reportprogress 300 -93 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decod7seg
# -- Compiling architecture decod of Decod7seg
# End time: 15:58:13 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Jun 22,2019
# vcom -reportprogress 300 -93 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Topo
# -- Compiling architecture tp of Topo
# End time: 15:58:13 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Jun 22,2019
# vcom -reportprogress 300 -93 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ButtonSync
# -- Compiling architecture ButtonSyncImpl of ButtonSync
# End time: 15:58:13 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Jun 22,2019
# vcom -reportprogress 300 -93 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Datapath
# -- Compiling architecture path of Datapath
# ** Error: /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd(185): (vcom-1436) Actual expression (infix expression) of formal "Win1" is not globally static.
# ** Error: /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd(185): (vcom-1436) Actual expression (infix expression) of formal "Level" is not globally static.
# ** Error: /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd(187): VHDL Compiler exiting
# End time: 15:58:13 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/altera/18.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./Jogo_run_msim_rtl_vhdl.do line 11
# /opt/altera/18.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd}"
# 
# stdin: <EOF>
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:20 on Jun 22,2019
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity buttonsync
# -- Skipping entity datapath
# -- Skipping entity decod7seg
# -- Skipping entity topo
# End time: 15:58:20 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:20 on Jun 22,2019
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ButtonSync
# -- Compiling architecture ButtonSyncImpl of ButtonSync
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Datapath
# -- Compiling entity Decod7seg
# -- Compiling architecture decod of Decod7seg
# -- Compiling entity Topo
# -- Compiling architecture tp of Topo
# End time: 15:58:20 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:31 on Jun 22,2019
# vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Datapath
# -- Compiling architecture path of Datapath
# ** Error: /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd(185): (vcom-1436) Actual expression (infix expression) of formal "Win1" is not globally static.
# ** Error: /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd(185): (vcom-1436) Actual expression (infix expression) of formal "Level" is not globally static.
# ** Error: /home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd(187): VHDL Compiler exiting
# End time: 15:58:31 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim work.datapath
# vsim work.datapath 
# Start time: 15:58:34 on Jun 22,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/josef/Documentos/Programacao/git/Blackjack-29/simulation/modelsim/rtl_work.datapath' has no architecture.
# Error loading design
# End time: 15:58:34 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:37 on Jun 22,2019
# vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ButtonSync
# -- Compiling architecture ButtonSyncImpl of ButtonSync
# End time: 15:58:37 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:38 on Jun 22,2019
# vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controle
# -- Compiling architecture control of Controle
# End time: 15:58:38 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:39 on Jun 22,2019
# vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/DecodLED.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DecodLED
# -- Compiling architecture decodL of DecodLED
# End time: 15:58:40 on Jun 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:40 on Jun 22,2019
# vcom -reportprogress 300 -work work /home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DecodBCD
# -- Compiling architecture decodB of DecodBCD
# End time: 15:58:40 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.datapath
# vsim work.datapath 
# Start time: 15:58:50 on Jun 22,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/josef/Documentos/Programacao/git/Blackjack-29/simulation/modelsim/rtl_work.datapath' has no architecture.
# Error loading design
# End time: 15:58:51 on Jun 22,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.datapath
# vsim work.datapath 
# Start time: 15:58:52 on Jun 22,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/josef/Documentos/Programacao/git/Blackjack-29/simulation/modelsim/rtl_work.datapath' has no architecture.
# Error loading design
# End time: 15:58:52 on Jun 22,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
