# SystemVerilog Course Breakdown

## PATH 1: SystemVerilog Fundamentals

### CHAPTER 1: SystemVerilog Concepts

- Lecture 1: SystemVerilog Verification Introduction
- Lecture 2: SystemVerilog Random Verification
- Lecture 3: SystemVerilog Coverage
- Lecture 4: SystemVerilog Level of Abstraction
- Lecture 5: SystemVerilog Compiler Directives
- Lecture 6: SystemVerilog Time and Delays
- Lecture 7: SystemVerilog Tasks and Functions
- Lecture 8: SystemVerilog Testbench Organization

### CHAPTER 2: SystemVerilog Integral Data Types

- Lecture 1: SystemVerilog Syntax
- Lecture 2: SystemVerilog Literals
- Lecture 3: SystemVerilog Data Types and Value Sets
- Lecture 4: SystemVerilog Vectors
- Lecture 5: SystemVerilog Enumerated Types
- Lecture 6: SystemVerilog User Defined Types
- Lecture 7: SystemVerilog Casting
- Lecture 8: SystemVerilog Hierarchical References
- Lecture 9: SystemVerilog Port Declaration
- Lecture 10: SystemVerilog Port Connections
- Lecture 11: SystemVerilog Parameter and Constants

### CHAPTER 3: SystemVerilog Procedural Blocks and Routines

- Lecture 1: SystemVerilog Event Simulation
- Lecture 2: SystemVerilog Initial and Always Blocks
- Lecture 3: SystemVerilog Blocking and Non-Blocking Assignment Statements
- Lecture 4: SystemVerilog Continuous Assignment Statements
- Lecture 5: SystemVerilog Tasks and Functions
- Lecture 6: SystemVerilog Routine Arguments
- Lecture 7: SystemVerilog Routine Storage
- Lecture 8: SystemVerilog Ref Arguments and Defaults

### CHAPTER 4: SystemVerilog Programming Statements

- Lecture 1: SystemVerilog If and Assert Statements
- Lecture 2: SystemVerilog Case Statements
- Lecture 3: SystemVerilog Forever, Repeat, and While Loops
- Lecture 4: SystemVerilog For-Loop and Foreach-Loop
- Lecture 5: SystemVerilog Labels and the Disable, Continue, and Break Statements

### CHAPTER 5: SystemVerilog Operators

- Lecture 1: SystemVerilog Operators Introduction
- Lecture 2: SystemVerilog Bitwise and Unary-Reduction Operators
- Lecture 3: SystemVerilog Logical and Comparison Operators
- Lecture 4: SystemVerilog Equality Operators
- Lecture 5: SystemVerilog Inside Operators
- Lecture 6: SystemVerilog Shifts and Concatenate Operators
- Lecture 7: SystemVerilog Conditional Operators
- Lecture 8: SystemVerilog Assignment Operators
- Lecture 9: SystemVerilog Operation Size

### CHAPTER 6: SystemVerilog Arrays, Structures, and Packages

- Lecture 1: SystemVerilog Vectors and Arrays
- Lecture 2: SystemVerilog Arrays Assignment and Comparison
- Lecture 3: SystemVerilog Arrays Literals
- Lecture 4: SystemVerilog Dynamic Arrays
- Lecture 5: SystemVerilog Strings
- Lecture 6: SystemVerilog Queues
- Lecture 7: SystemVerilog Structures
- Lecture 8: SystemVerilog Packages
- Lecture 9: SystemVerilog Package Import

### CHAPTER 7: SystemVerilog Interfaces

- Lecture 1: SystemVerilog Ports and Interfaces
- Lecture 2: SystemVerilog Interface - Signals, Methods, and Ports
- Lecture 3: SystemVerilog Modports
- Lecture 4: SystemVerilog Parameterized Interfaces
- Lecture 5: SystemVerilog Connecting with Interfaces

### CHAPTER 8: SystemVerilog Verification Constructs

- Lecture 1: SystemVerilog Final Block
- Lecture 2: SystemVerilog Fork Join Introduction
- Lecture 3: SystemVerilog Fork Join Flavors
- Lecture 4: SystemVerilog Force and Release
- Lecture 5: SystemVerilog Reading Memory Files
- Lecture 6: SystemVerilog Files I_O

## PATH 2: SystemVerilog OOP and IPC

### CHAPTER 1: SystemVerilog Basic OOP

- Lecture 1: SystemVerilog Introduction to Object Oriented Programming
- Lecture 2: SystemVerilog Introduction to Classes
- Lecture 3: SystemVerilog Questa Sim OOP Debug
- Lecture 4: SystemVerilog Constructors
- Lecture 5: SystemVerilog Handles and Objects 1
- Lecture 6: SystemVerilog Handles and Objects 2
- Lecture 7: SystemVerilog Shallow Object Copy
- Lecture 8: SystemVerilog Deep Object Copy
- Lecture 9: SystemVerilog Cloning Objects
- Lecture 10: SystemVerilog Class Declaration Details
- Lecture 11: SystemVerilog Static Properties and Methods
- Lecture 12: SystemVerilog Virtual Interfaces

### CHAPTER 2: SystemVerilog Advanced OOP

- Lecture 1: SystemVerilog Class Extension
- Lecture 2: SystemVerilog Advanced OOP Terminology
- Lecture 3: SystemVerilog Transaction Generator
- Lecture 4: SystemVerilog Handles and Objects 3
- Lecture 5: SystemVerilog Virtual Methods
- Lecture 6: SystemVerilog Virtual Methods Prototype
- Lecture 7: SystemVerilog Generator and Virtual Methods
- Lecture 8: SystemVerilog Advanced Constructors
- Lecture 9: SystemVerilog Parameterized Classes
- Lecture 10: SystemVerilog Class Member Visibility

### CHAPTER 3: SystemVerilog Interprocess Communication

- Lecture 1: SystemVerilog Introduction to Interprocess Communication
- Lecture 2: SystemVerilog Fork-Join
- Lecture 3: SystemVerilog Fork-Join_None
- Lecture 4: SystemVerilog Fork-Join_Any
- Lecture 5: SystemVerilog Disable Threads
- Lecture 6: SystemVerilog Spawning Threads in a Loop
