============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Oct 26 2025  12:01:03 pm
  Module:                 XOR_PUF_Top_With_Pads
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18cio150_min 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              Leakage  
 Gate   Instances    Area   Power (nW)       Library      
----------------------------------------------------------
pc3d01          1  1295.440    389.268    tsl18cio150_max 
pc3o05          1  1295.440    387.130    tsl18cio150_max 
----------------------------------------------------------
total           2  2590.880    776.398                    


                                           Leakage  Leakage 
     Type      Instances   Area   Area % Power (nW) Power % 
------------------------------------------------------------
timing_model           2 2590.880  100.0    776.398    97.1 
sequential             8    0.000    0.0     22.888     2.9 
logic                 21    0.000    0.0      0.201     0.0 
physical_cells         0    0.000    0.0      0.000     0.0 
------------------------------------------------------------
total                 31 2590.880  100.0    799.487   100.0 

