--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2901083 paths analyzed, 5356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.411ns.
--------------------------------------------------------------------------------
Slack:                  0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.313ns (Levels of Logic = 14)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.313ns (7.990ns logic, 11.323ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (8.014ns logic, 11.267ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.352ns (Levels of Logic = 14)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.352ns (8.038ns logic, 11.314ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.219ns (Levels of Logic = 13)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.219ns (7.908ns logic, 11.311ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.189ns (Levels of Logic = 13)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.189ns (7.877ns logic, 11.312ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.187ns (Levels of Logic = 13)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.187ns (7.932ns logic, 11.255ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 13)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (7.956ns logic, 11.302ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.156ns (Levels of Logic = 13)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.156ns (7.729ns logic, 11.427ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.157ns (Levels of Logic = 13)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.157ns (7.901ns logic, 11.256ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.228ns (Levels of Logic = 13)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.228ns (7.925ns logic, 11.303ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.124ns (Levels of Logic = 13)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.124ns (7.753ns logic, 11.371ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.195ns (Levels of Logic = 13)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (7.777ns logic, 11.418ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 14)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X12Y48.A1      net (fanout=11)       1.458   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X12Y48.CLK     Tas                   0.339   M_bombs_on_map_q[40]
                                                       M_bombergame_q__n1772<27>3
                                                       M_bombs_on_map_q_37
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (8.004ns logic, 11.149ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.062ns (Levels of Logic = 12)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.062ns (7.647ns logic, 11.415ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.032ns (Levels of Logic = 12)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.032ns (7.616ns logic, 11.416ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.030ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.030ns (7.671ns logic, 11.359ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.101ns (Levels of Logic = 12)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.101ns (7.695ns logic, 11.406ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.016ns (Levels of Logic = 14)
  Clock Path Skew:      -0.063ns (0.588 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.AMUX    Tcina                 0.210   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D6      net (fanout=1)        0.534   M_alu_adder_adder_out[4]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X10Y50.B1      net (fanout=7)        0.571   N207
    SLICE_X10Y50.B       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_2
    SLICE_X14Y40.B4      net (fanout=11)       1.967   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o431
    SLICE_X14Y40.CLK     Tas                   0.349   M_bomb_start_q[10]
                                                       M_bombergame_q__n1818<5>7
                                                       M_bomb_start_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.016ns (7.923ns logic, 11.093ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.000ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.000ns (7.640ns logic, 11.360ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.071ns (Levels of Logic = 12)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.071ns (7.664ns logic, 11.407ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.991ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X11Y48.D6      net (fanout=7)        0.390   N207
    SLICE_X11Y48.D       Tilo                  0.259   M_bombs_on_map_q[29]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_4
    SLICE_X13Y38.A3      net (fanout=9)        1.778   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o433
    SLICE_X13Y38.CLK     Tas                   0.373   M_bomb_start_q[7]
                                                       M_bombergame_q__n1818<8>7
                                                       M_bomb_start_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.991ns (8.038ns logic, 10.953ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.087ns (Levels of Logic = 14)
  Clock Path Skew:      0.036ns (0.687 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X9Y52.B1       net (fanout=11)       1.358   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X9Y52.CLK      Tas                   0.373   M_bombs_on_map_q[7]
                                                       M_bombergame_q__n1772<59>3
                                                       M_bombs_on_map_q_5
    -------------------------------------------------  ---------------------------
    Total                                     19.087ns (8.038ns logic, 11.049ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.059ns (Levels of Logic = 13)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.DMUX    Topad                 0.667   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D2      net (fanout=1)        0.755   M_alu_adder_adder_out[3]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X12Y48.A1      net (fanout=11)       1.458   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X12Y48.CLK     Tas                   0.339   M_bombs_on_map_q[40]
                                                       M_bombergame_q__n1772<27>3
                                                       M_bombs_on_map_q_37
    -------------------------------------------------  ---------------------------
    Total                                     19.059ns (7.922ns logic, 11.137ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bomb_start_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.984ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bomb_start_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.AMUX    Tcina                 0.210   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D6      net (fanout=1)        0.534   M_alu_adder_adder_out[4]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X14Y38.C1      net (fanout=19)       1.673   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X14Y38.CLK     Tas                   0.349   M_bomb_start_q[9]
                                                       M_bombergame_q__n1818<6>7
                                                       M_bomb_start_q_9
    -------------------------------------------------  ---------------------------
    Total                                     18.984ns (7.947ns logic, 11.037ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.055ns (Levels of Logic = 14)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.AMUX    Tcina                 0.210   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D6      net (fanout=1)        0.534   M_alu_adder_adder_out[4]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y48.B1      net (fanout=11)       1.623   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y48.CLK     Tas                   0.373   M_bombs_on_map_q[56]
                                                       M_bombergame_q__n1772<6>3
                                                       M_bombs_on_map_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.055ns (7.971ns logic, 11.084ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.991ns (Levels of Logic = 14)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X15Y46.C2      net (fanout=11)       1.262   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X15Y46.CLK     Tas                   0.373   M_bombs_on_map_q[46]
                                                       M_bombergame_q__n1772<18>3
                                                       M_bombs_on_map_q_46
    -------------------------------------------------  ---------------------------
    Total                                     18.991ns (8.038ns logic, 10.953ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.029ns (Levels of Logic = 13)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.CMUX    Topac                 0.636   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y50.D1      net (fanout=1)        0.756   M_alu_adder_adder_out[2]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X12Y48.A1      net (fanout=11)       1.458   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X12Y48.CLK     Tas                   0.339   M_bombs_on_map_q[40]
                                                       M_bombergame_q__n1772<27>3
                                                       M_bombs_on_map_q_37
    -------------------------------------------------  ---------------------------
    Total                                     19.029ns (7.891ns logic, 11.138ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.011ns (Levels of Logic = 14)
  Clock Path Skew:      0.009ns (0.660 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X13Y51.A3      net (fanout=19)       1.379   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X13Y51.CLK     Tas                   0.373   M_bombs_on_map_q[26]
                                                       M_bombergame_q__n1772<45>3
                                                       M_bombs_on_map_q_19
    -------------------------------------------------  ---------------------------
    Total                                     19.011ns (8.038ns logic, 10.973ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.937ns (Levels of Logic = 14)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.COUT     Taxcy                 0.248   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X8Y38.AMUX     Tcina                 0.220   M_current_pos_y_q_0_1
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X11Y38.A2      net (fanout=6)        1.368   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[6]
    SLICE_X11Y38.A       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N266
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Mmux_a[0]_GND_5_o_MUX_182_o161
    SLICE_X10Y38.BX      net (fanout=2)        0.934   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[6]_GND_5_o_MUX_176_o
    SLICE_X10Y38.CMUX    Taxc                  0.340   M_bombergame_q_FSM_FFd1_2
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X9Y38.C1       net (fanout=1)        0.748   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_15_OUT[7]
    SLICE_X9Y38.C        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D5       net (fanout=1)        0.234   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>26
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X9Y46.D6       net (fanout=7)        0.809   N207
    SLICE_X9Y46.D        Tilo                  0.259   M_bomb_start_q[4]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_3
    SLICE_X13Y47.C4      net (fanout=19)       1.305   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o432
    SLICE_X13Y47.CLK     Tas                   0.373   M_bombs_on_map_q[36]
                                                       M_bombergame_q__n1772<29>3
                                                       M_bombs_on_map_q_35
    -------------------------------------------------  ---------------------------
    Total                                     18.937ns (8.038ns logic, 10.899ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pn_gen/M_w_q_5_1 (FF)
  Destination:          M_bombs_on_map_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.996ns (Levels of Logic = 13)
  Clock Path Skew:      0.013ns (0.664 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pn_gen/M_w_q_5_1 to M_bombs_on_map_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.430   M_w_q_5_1
                                                       pn_gen/M_w_q_5_1
    SLICE_X9Y37.D2       net (fanout=10)       0.982   M_w_q_5_1
    SLICE_X9Y37.D        Tilo                  0.259   M_alu_a[2]
                                                       M_bombergame_q_M_alu_a<2>1
    SLICE_X8Y37.AX       net (fanout=2)        0.765   M_alu_a[2]
    SLICE_X8Y37.BMUX     Taxb                  0.292   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/Madd_GND_5_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y39.C2       net (fanout=6)        1.131   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/GND_5_o_b[7]_add_13_OUT[3]
    SLICE_X8Y39.C        Tilo                  0.255   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N252
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23_SW3
    SLICE_X9Y38.A2       net (fanout=1)        0.726   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/N264
    SLICE_X9Y38.A        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<1>23
    SLICE_X11Y37.B1      net (fanout=3)        0.771   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[1]
    SLICE_X11Y37.B       Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/a[3]_GND_5_o_MUX_179_o
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>28
    SLICE_X9Y38.D2       net (fanout=1)        0.763   alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>27
    SLICE_X9Y38.D        Tilo                  0.259   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
                                                       alu/alu_adder/a_adder[7]_b_adder[7]_div_4/o<0>29
    DSP48_X0Y13.B0       net (fanout=1)        1.330   alu/alu_adder/a_adder[7]_b_adder[7]_div_4_OUT[0]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/alu_adder/Mmult_n0031
                                                       alu/alu_adder/Mmult_n0031
    SLICE_X8Y52.A1       net (fanout=1)        1.005   alu/alu_adder/n0031[0]
    SLICE_X8Y52.A        Tilo                  0.254   M_bombs_on_map_q[9]
                                                       alu/alu_adder/Mmux_out3_rs_lut<0>
    SLICE_X10Y51.A4      net (fanout=1)        0.649   alu/alu_adder/Mmux_out3_rs_lut[0]
    SLICE_X10Y51.COUT    Topcya                0.472   alu/alu_adder/Mmux_out3_rs_cy[3]
                                                       alu/alu_adder/Mmux_out3_rs_lut[0]_rt
                                                       alu/alu_adder/Mmux_out3_rs_cy<3>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/alu_adder/Mmux_out3_rs_cy[3]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   M_alu_adder_adder_out[7]
                                                       alu/alu_adder/Mmux_out3_rs_xor<7>
    SLICE_X10Y50.D3      net (fanout=1)        0.764   M_alu_adder_adder_out[5]
    SLICE_X10Y50.D       Tilo                  0.235   M_bombs_on_map_q[52]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o42_SW0
    SLICE_X15Y50.A3      net (fanout=7)        0.906   N207
    SLICE_X15Y50.A       Tilo                  0.259   M_bombs_on_map_q[47]
                                                       M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43_1
    SLICE_X12Y48.A1      net (fanout=11)       1.458   M_clock_q[24]_M_bombs_on_map_q[63]_AND_243_o43
    SLICE_X12Y48.CLK     Tas                   0.339   M_bombs_on_map_q[40]
                                                       M_bombergame_q__n1772<27>3
                                                       M_bombs_on_map_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.996ns (7.743ns logic, 11.253ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_button_cond/M_sync_out/CLK
  Logical resource: up_button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_button_cond/M_sync_out/CLK
  Logical resource: middle_button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_button_cond/M_sync_out/CLK
  Logical resource: down_button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_button_cond/M_sync_out/CLK
  Logical resource: left_button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_button_cond/M_sync_out/CLK
  Logical resource: right_button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[3]/CLK
  Logical resource: up_button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[3]/CLK
  Logical resource: up_button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[3]/CLK
  Logical resource: up_button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[3]/CLK
  Logical resource: up_button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[7]/CLK
  Logical resource: up_button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[7]/CLK
  Logical resource: up_button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[7]/CLK
  Logical resource: up_button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[7]/CLK
  Logical resource: up_button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[11]/CLK
  Logical resource: up_button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[11]/CLK
  Logical resource: up_button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[11]/CLK
  Logical resource: up_button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[11]/CLK
  Logical resource: up_button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[15]/CLK
  Logical resource: up_button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[15]/CLK
  Logical resource: up_button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[15]/CLK
  Logical resource: up_button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[15]/CLK
  Logical resource: up_button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[19]/CLK
  Logical resource: up_button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[19]/CLK
  Logical resource: up_button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[19]/CLK
  Logical resource: up_button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_button_cond/M_ctr_q[19]/CLK
  Logical resource: up_button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_button_cond/M_ctr_q[3]/CLK
  Logical resource: left_button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_button_cond/M_ctr_q[3]/CLK
  Logical resource: left_button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_button_cond/M_ctr_q[3]/CLK
  Logical resource: left_button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_button_cond/M_ctr_q[3]/CLK
  Logical resource: left_button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2901083 paths, 0 nets, and 8338 connections

Design statistics:
   Minimum period:  19.411ns{1}   (Maximum frequency:  51.517MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 01:54:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 294 MB



