
issue = 3  # Change from 2, 3, 4, 6, or 8

LDUnits  = 0 # 1 (2 vs 4) $(issue)/2 (4 vs 8) : $(issue)/3 (3 vs 6)
STUnits  = $(LDUnits)

UseTLS   = 0
L2ll     = "AdvMem MemBus shared" # No Pref 
#L2ll     = "PBuff PBuff"  # Prefetching

gNetwork     = 'm3tnetwork'
AdvMemMap    = 'M3TMemMap'

nCPUs     = 2  # Must match cpucore[0:nCPUs-1]
cpucore[0] = 'issueY'   #SMT
cpucore[1] = 'issueX'   #Superscalar

<shared.conf>

################################
# Memory Subsystem (L1)
################################

[DataL1]
deviceType   =  'cache'
blockName   = "Dcache"
MSHR         = "DL1MSHR"
size         = 16*1024
assoc        =  4
skew         = false
bsize        = 64
replPolicy   = 'RANDOM'
numPorts     = $(memSizing)
portOccp     =  1
hitDelay     =  2
missDelay    =  1
writePolicy  = "WB"
lowerLevel   = "CommonBus Bus shared"

[DL1MSHR]
type = 'full'
size = 32
bsize = 64

[CommonBus]
deviceType  = 'bus'
busWidth    =      32
busLength   =     7500  # 7.5 mm ??
numPorts    =        2
portOccp    =        1
delay       =        3
buffWCReqs  =        1 
lowerLevel  =  "L2Cache L2 shared"


###############################
#  SMT PROCESSORS CONFIGURATION   #
###############################

[issueY]
smtContexts     = 2
smtFetchs4Clk  = 1
smtDecodes4Clk  = 1
smtIssues4Clk   = 1
archBits       = 32
areaFactor     = ($(issue)*$(depth)+0.1)/16  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = ($(issue)/6+1)*6
instQueueSize  = 2*($(issue)/6+1)*6
issueWidth     = $(issue)
retireWidth    = $(issue)
decodeDelay    = 3
renameDelay    = 3
maxBranches    = 4+6*$(depth)
bb4Cycle       = 1
bpredDelay     = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 2  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 1  # +1 clk from the instruction latency
maxLoads       = 6*$(depth)+30
maxStores      = 4*$(depth)+30
LSQBanks       = 1  # Banked LD/ST Queue 
regFileDelay   = 3
robSize        = 26*$(depth)+48
intRegs        = 48+14*$(depth)
fpRegs         = 32+12*$(depth)
bpred          = 'BPredIssueX'
dataSource     = "DataL1 DL1"
instrSource    = "InstL1 IL1"
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)


