Generated by Fabric Compiler ( version 2021.1-SP7.3 <build 94852> ) at Mon Nov 21 20:00:02 2022


Cell Usage:
GTP_APM_E1 (SIMD)          13 uses
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                    1202 uses
GTP_DFF_C                   666 uses
GTP_DFF_CE                 5466 uses
GTP_DFF_E                   707 uses
GTP_DFF_P                    10 uses
GTP_DFF_PE                   15 uses
GTP_DFF_R                    29 uses
GTP_DFF_RE                    4 uses
GTP_DFF_S                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                   26 uses
GTP_DRM9K                     4 uses
GTP_GRS                       1 use
GTP_INV                      57 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     28 uses
GTP_LUT2                    169 uses
GTP_LUT3                    300 uses
GTP_LUT4                    239 uses
GTP_LUT5                    630 uses
GTP_LUT5CARRY              5704 uses
GTP_LUT5M                  1011 uses
GTP_MUX2LUT6                388 uses
GTP_MUX2LUT7                120 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 30 uses
GTP_ROM64X1                  11 uses

I/O ports: 103
GTP_INBUF                  31 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8223 of 17536 (46.89%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 8223
Total Registers: 8102 of 26304 (30.80%)
Total Latches: 0

DRM18K:
Total DRM18K = 28.0 of 48 (58.33%)

APMs:
Total APMs = 6.50 of 30 (21.67%)

Total I/O ports = 106 of 240 (44.17%)


Number of unique control sets : 237
  CLK(video_clk5x)                                 : 30
  CLK(pclk_mod_in_g)                               : 40
  CLK(video_clk)                                   : 90
  CLK(sys_clk_g)                                   : 1042
  CLK(ui_clk), CE(u_aq_axi_master.N649)            : 1
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_hc595.N143)     : 2
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_hc595.N168)     : 3
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(sys_clk_g), CE(u_top_uart_cmd_resolve.u_m_decoder.N258)  : 8
  CLK(sys_clk_g), CE(u_top_uart_cmd_resolve.u_m_decoder.N265)  : 8
  CLK(sys_clk_g), CE(u_top_uart_cmd_resolve.u_m_decoder.N268)  : 8
  CLK(sys_clk_g), CE(u_top_uart_cmd_resolve.u_m_s2p.N10)       : 8
  CLK(pclk_mod_in_g), CE(~u_top_fifo_to_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull)   : 13
  CLK(sys_clk_g), CE(~u_top_fifo_to_led.empty)     : 13
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1175)  : 16
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1224)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1297)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1370)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1443)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1516)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1589)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1662)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1735)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1808)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1881)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N1954)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2027)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2100)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2173)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2246)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2319)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2392)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2465)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2538)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2611)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2684)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2757)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2830)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2903)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N2976)  : 24
  CLK(sys_clk_g), CE(u_top_fifo_to_led.u_data_tx.N518)   : 24
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(u_top_color_block_mean.de_o), C(u_top_color_block_mean.u_video_pixel_counter.N11)      : 13
  CLK(u_top_white_block_mean.de_o_cnt), C(u_top_white_block_mean.u_video_pixel_counter.N11)  : 13
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr)   : 40
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 43
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 42
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(video_clk), C(~nt_rst_n)                     : 92
  CLK(sys_clk_g), CP(~nt_rst_n)                    : 134
      CLK(sys_clk_g), C(~nt_rst_n)                 : 133
      CLK(sys_clk_g), P(~nt_rst_n)                 : 1
  CLK(pclk_mod_in_g), CP(~nt_rst_n)                : 168
      CLK(pclk_mod_in_g), C(~nt_rst_n)             : 166
      CLK(pclk_mod_in_g), P(~nt_rst_n)             : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N6877)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N6937)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N6997)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7057)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7117)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7177)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7237)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7297)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7357)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7417)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7477)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7537)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7597)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7657)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7717)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7777)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7837)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7897)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N7957)       : 2
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N8017)       : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N19)     : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N583)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)     : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1167)    : 6
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_G.N1167)    : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(u_top_color_block_mean.u_video_pixel_counter.N88)          : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_video_pixel_counter.N88)       : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(u_top_color_block_mean.u_video_pixel_counter.N88)       : 1
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1167)      : 6
  CLK(pclk_mod_in_g), CP(~nt_rst_n), CE(u_top_white_block_mean.u_video_pixel_counter.N88)          : 6
      CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_video_pixel_counter.N88)       : 5
      CLK(pclk_mod_in_g), P(~nt_rst_n), CE(u_top_white_block_mean.u_video_pixel_counter.N88)       : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N6759)       : 6
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.data_flag)  : 6
  CLK(u_top_color_block_mean.de_o), CP(u_top_color_block_mean.u_video_pixel_counter.N11), CE(u_top_color_block_mean.u_video_pixel_counter.N45)           : 6
      CLK(u_top_color_block_mean.de_o), C(u_top_color_block_mean.u_video_pixel_counter.N11), CE(u_top_color_block_mean.u_video_pixel_counter.N45)  : 5
      CLK(u_top_color_block_mean.de_o), P(u_top_color_block_mean.u_video_pixel_counter.N11), CE(u_top_color_block_mean.u_video_pixel_counter.N45)  : 1
  CLK(u_top_white_block_mean.de_o_cnt), CP(u_top_white_block_mean.u_video_pixel_counter.N11), CE(u_top_white_block_mean.u_video_pixel_counter.N45)       : 6
      CLK(u_top_white_block_mean.de_o_cnt), C(u_top_white_block_mean.u_video_pixel_counter.N11), CE(u_top_white_block_mean.u_video_pixel_counter.N45)    : 5
      CLK(u_top_white_block_mean.de_o_cnt), P(u_top_white_block_mean.u_video_pixel_counter.N11), CE(u_top_white_block_mean.u_video_pixel_counter.N45)    : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N594)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N594)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N594)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N185)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N488)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N488)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N488)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N165)       : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.clen2cmd_start)  : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.cmd2para_start)  : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N559)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N644)    : 8
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1163)    : 9
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1163)      : 9
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_WS2812.N6817)       : 10
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N248)       : 12
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 13
  CLK(pclk_mod_in_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)    : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1137)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1142)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1147)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1152)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1254)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1259)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1264)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1269)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1274)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1279)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1284)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1289)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1294)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1299)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1304)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1309)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1314)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1319)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1324)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1329)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1334)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1339)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1344)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1349)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1354)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1359)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1364)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1369)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1374)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1379)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1384)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1389)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1394)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1399)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1404)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1409)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1414)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1419)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1424)      : 14
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1429)      : 14
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N281)     : 16
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_G.N1163)    : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N228)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N252)     : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N209)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N232)    : 19
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N513)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N731)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N504)    : 23
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 23
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N151)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N153)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N154)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N155)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N156)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N157)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N158)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N159)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N160)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N161)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N162)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N163)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_fifo_to_led.u_data_tx.N164)       : 24
  CLK(sys_clk_g), C(~nt_rst_n), CE(~u_top_uart_cmd_resolve.u_m_decoder.add_cnt)  : 24
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(cmd_vaild)  : 32
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.add_cnt)   : 32
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N450)    : 32
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1137)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1142)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1147)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1152)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1254)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1259)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1264)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1269)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1274)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1279)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1284)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1289)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1294)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1299)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1304)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1309)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1314)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1319)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1324)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1329)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1334)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1339)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1344)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1349)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1354)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1359)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1364)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1369)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1374)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1379)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1384)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1389)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1394)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1399)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1404)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1409)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1414)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1419)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1424)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1429)    : 42
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_white_block_mean.u_block_mean_white.N1171)      : 560
  CLK(pclk_mod_in_g), C(~nt_rst_n), CE(u_top_color_block_mean.u_block_mean_B.N1171)    : 1680
  CLK(sys_clk_g), R(u_top_uart_cmd_resolve.u_m_bps.N35)  : 10
  CLK(sys_clk_g), R(~nt_rst_n)                     : 11
  CLK(video_clk5x), RS(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])           : 11
      CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 8
      CLK(video_clk5x), S(dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2])  : 3
  CLK(sys_clk_g), R(u_top_uart_cmd_resolve.u_m_s2p.N95), CE(u_top_uart_cmd_resolve.w_bps_done)     : 4


Number of DFF:CE Signals : 217
  u_aq_axi_master.N649(from GTP_LUT2:Z)            : 1
  u_aq_axi_master.N19(from GTP_LUT2:Z)             : 2
  u_aq_axi_master.N583(from GTP_LUT2:Z)            : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N294(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N315(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N321(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N412(from GTP_LUT2:Z)    : 2
  u_top_fifo_to_led.u_WS2812.N6877(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N6937(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N6997(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7057(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7117(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7177(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7237(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7297(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7357(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7417(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7477(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7537(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7597(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7657(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7717(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7777(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7837(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7897(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N7957(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_WS2812.N8017(from GTP_LUT4:Z)      : 2
  u_top_fifo_to_led.u_hc595.N143(from GTP_LUT5:Z)  : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  u_top_fifo_to_led.u_hc595.N168(from GTP_LUT4:Z)  : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N99(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N421(from GTP_LUT3:Z)    : 4
  u_top_uart_cmd_resolve.w_bps_done(from GTP_DFF:Q)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N594(from GTP_LUT5:Z)            : 6
  u_top_color_block_mean.u_block_mean_B.N1167(from GTP_LUT3:Z)       : 6
  u_top_color_block_mean.u_block_mean_G.N1167(from GTP_LUT3:Z)       : 6
  u_top_color_block_mean.u_video_pixel_counter.N45(from GTP_LUT5:Z)  : 6
  u_top_color_block_mean.u_video_pixel_counter.N88(from GTP_LUT3:Z)  : 6
  u_top_fifo_to_led.u_WS2812.N6759(from GTP_LUT4:Z)      : 6
  u_top_fifo_to_led.u_data_tx.data_flag(from GTP_LUT2:Z)       : 6
  u_top_white_block_mean.u_block_mean_white.N1167(from GTP_LUT3:Z)   : 6
  u_top_white_block_mean.u_video_pixel_counter.N45(from GTP_LUT5:Z)  : 6
  u_top_white_block_mean.u_video_pixel_counter.N88(from GTP_LUT3:Z)  : 6
  frame_read_write_m0.frame_fifo_read_m0.N185(from GTP_LUT5:Z)       : 7
  u_aq_axi_master.N488(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  u_aq_axi_master.N559(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N644(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N286(from GTP_LUT4:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N363(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N373(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N379(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  u_top_fifo_to_led.u_data_tx.N165(from GTP_LUT4:Z)      : 8
  u_top_uart_cmd_resolve.u_m_decoder.N258(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.N265(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.N268(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.clen2cmd_start(from GTP_LUT2:Z)       : 8
  u_top_uart_cmd_resolve.u_m_decoder.cmd2para_start(from GTP_LUT2:Z)       : 8
  u_top_uart_cmd_resolve.u_m_s2p.N10(from GTP_LUT5:Z)    : 8
  u_top_color_block_mean.u_block_mean_B.N1163(from GTP_LUT5M:Z)      : 9
  u_top_white_block_mean.u_block_mean_white.N1163(from GTP_LUT5M:Z)  : 9
  u_top_fifo_to_led.u_WS2812.N6817(from GTP_LUT5M:Z)     : 10
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N267(from GTP_LUT5M:Z)    : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  video_timing_data_m0.color_bar_m0.N248(from GTP_LUT4:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 13
  ~u_top_fifo_to_led.empty(from GTP_INV:Z)         : 13
  ~u_top_fifo_to_led.u_port_in.mean_in_led_out.U_ipml_fifo_fifo_led.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 13
  u_top_white_block_mean.u_block_mean_white.N1137(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1142(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1147(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1152(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1254(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1259(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1264(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1269(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1274(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1279(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1284(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1289(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1294(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1299(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1304(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1309(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1314(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1319(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1324(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1329(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1334(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1339(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1344(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1349(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1354(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1359(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1364(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1369(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1374(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1379(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1384(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1389(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1394(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1399(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1404(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1409(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1414(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1419(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1424(from GTP_LUT5:Z)   : 14
  u_top_white_block_mean.u_block_mean_white.N1429(from GTP_LUT5:Z)   : 14
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 14
  frame_read_write_m0.frame_fifo_read_m0.N281(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N360(from GTP_LUT4:Z)    : 16
  u_top_fifo_to_led.u_data_tx.N1175(from GTP_LUT5:Z)     : 16
  u_top_color_block_mean.u_block_mean_G.N1163(from GTP_LUT5M:Z)      : 18
  frame_read_write_m0.frame_fifo_read_m0.N228(from GTP_LUT4:Z)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N252(from GTP_LUT3:Z)       : 19
  frame_read_write_m0.frame_fifo_write_m0.N209(from GTP_LUT4:Z)      : 19
  frame_read_write_m0.frame_fifo_write_m0.N232(from GTP_LUT3:Z)      : 19
  u_aq_axi_master.N513(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N731(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N504(from GTP_LUT5:Z)            : 23
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 23
  u_top_fifo_to_led.u_data_tx.N1224(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1297(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1370(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1443(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N151(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N1516(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N153(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N154(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N155(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N156(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N157(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N158(from GTP_LUT5:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N1589(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N159(from GTP_LUT4:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N160(from GTP_LUT4:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N161(from GTP_LUT4:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N162(from GTP_LUT4:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N163(from GTP_LUT4:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N164(from GTP_LUT4:Z)      : 24
  u_top_fifo_to_led.u_data_tx.N1662(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1735(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1808(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1881(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N1954(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2027(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2100(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2173(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2246(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2319(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2392(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2465(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2538(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2611(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2684(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2757(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2830(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2903(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N2976(from GTP_LUT5:Z)     : 24
  u_top_fifo_to_led.u_data_tx.N518(from GTP_LUT5:Z)      : 24
  ~u_top_uart_cmd_resolve.u_m_decoder.add_cnt(from GTP_INV:Z)  : 24
  cmd_vaild(from GTP_DFF_C:Q)                      : 32
  u_aq_axi_master.N450(from GTP_LUT5:Z)            : 32
  u_top_uart_cmd_resolve.u_m_decoder.add_cnt(from GTP_LUT2:Z)  : 32
  u_top_color_block_mean.u_block_mean_B.N1137(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1142(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1147(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1152(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1254(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1259(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1264(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1269(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1274(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1279(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1284(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1289(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1294(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1299(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1304(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1309(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1314(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1319(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1324(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1329(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1334(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1339(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1344(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1349(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1354(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1359(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1364(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1369(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1374(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1379(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1384(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1389(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1394(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1399(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1404(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1409(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1414(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1419(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1424(from GTP_LUT5:Z)       : 42
  u_top_color_block_mean.u_block_mean_B.N1429(from GTP_LUT5:Z)       : 42
  u_top_white_block_mean.u_block_mean_white.N1171(from GTP_LUT3:Z)   : 560
  u_top_color_block_mean.u_block_mean_B.N1171(from GTP_LUT3:Z)       : 1680

Number of DFF:CLK Signals : 8
  u_top_color_block_mean.de_o(from GTP_DFF_C:Q)    : 19
  u_top_white_block_mean.de_o_cnt(from GTP_DFF_C:Q)      : 19
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 243
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 400
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 2345
  pclk_mod_in_g(from GTP_CLKBUFG:CLKOUT)           : 4857

Number of DFF:CP Signals : 7
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  u_top_color_block_mean.u_video_pixel_counter.N11(from GTP_LUT2:Z)  : 19
  u_top_white_block_mean.u_video_pixel_counter.N11(from GTP_LUT2:Z)  : 19
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 110
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 5762

Number of DFF:RS Signals : 4
  u_top_uart_cmd_resolve.u_m_s2p.N95(from GTP_LUT2:Z)    : 4
  u_top_uart_cmd_resolve.u_m_bps.N35(from GTP_LUT4:Z)    : 10
  dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)   : 11
  ~nt_rst_n(from GTP_INV:Z)                        : 11

Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                        | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                     | 8223     | 8102     | 0                   | 6.5     | 28      | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 106     | 1           | 0           | 2            | 0        | 5704          | 388          | 120          | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 4        
| + cmos_write_req_gen_m0                 | 4        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dvi_encoder_m0                        | 332      | 176      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                                | 97       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                                | 97       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                                | 97       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0                  | 41       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0                   | 464      | 340      | 0                   | 0       | 20      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 208           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                  | 128      | 75       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                 | 102      | 56       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                            | 108      | 99       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128     | 108      | 99       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                | 108      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                   | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                           | 126      | 110      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512     | 126      | 110      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                | 126      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                   | 0        | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                       | 267      | 160      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 147           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_hmic_h_top                     | 386      | 178      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54      | 1           | 0           | 2            | 0        | 73            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top              | 222      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl_v1_1            | 222      | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset_v1_1           | 158      | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top               | 164      | 153      | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl_v1_1     | 13       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl_v1_1          | 47       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl_v1_1       | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl_v1_1         | 97       | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io_v1_1                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54      | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_mux_command_control                 | 41       | 32       | 0                   | 3       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_color_block_mean                | 4061     | 3483     | 0                   | 1.5     | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3659          | 108          | 54           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_block_mean_B                      | 1386     | 1152     | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1215          | 36           | 18           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_block_mean_G                      | 1436     | 1143     | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1212          | 72           | 36           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_block_mean_R                      | 1200     | 1130     | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1200          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma_fix_b                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gamma_fix_2_2_rom                 | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_gamma_fix_2_2        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_gamma_fix_2_2    | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma_fix_g                       | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gamma_fix_2_2_rom                 | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_gamma_fix_2_2        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_gamma_fix_2_2    | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma_fix_r                       | 0        | 2        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gamma_fix_2_2_rom                 | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_gamma_fix_2_2        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_gamma_fix_2_2    | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_pixel_counter               | 39       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_fifo_to_led                     | 1015     | 2265     | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 149           | 244          | 48           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_WS2812                            | 808      | 1123     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 86            | 240          | 48           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_data_tx                           | 55       | 974      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_hc595                             | 29       | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_port_in                           | 123      | 114      | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mean_in_led_out                   | 114      | 106      | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_led            | 114      | 106      | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl              | 114      | 106      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                 | 0        | 0        | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_uart_cmd_resolve                | 111      | 140      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_bps                             | 18       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_decoder                         | 73       | 105      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_s2p                             | 20       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_white_block_mean                | 1456     | 1259     | 0                   | 2       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1278          | 36           | 18           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_block_mean_white                  | 1385     | 1153     | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1215          | 36           | 18           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma_fix_2_2_top                 | 0        | 2        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gamma_fix_2_2_rom                 | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_gamma_fix_2_2        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_gamma_fix_2_2    | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb_to_gray                       | 31       | 72       | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_pixel_counter               | 40       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_pll_m0                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_timing_data_m0                  | 75       | 62       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + color_bar_m0                        | 50       | 31       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2351           5  {sys_clk}
 top|pclk_mod_in          1000.000     {0 500}        Declared              4887           0  {pclk_mod_in}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    246           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    420           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    180           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pclk_mod_in                         
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     150.015 MHz         20.000          6.666         13.334
 top|pclk_mod_in              1.000 MHz     126.326 MHz       1000.000          7.916        992.084
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     196.348 MHz         13.461          5.093          8.368
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     495.050 MHz          2.692          2.020          0.672
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     153.681 MHz         20.000          6.507         13.493
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz     791.139 MHz          2.500          1.264          1.236
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.334       0.000              0           3564
 top|pclk_mod_in        top|pclk_mod_in            992.084       0.000              0           9667
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.368       0.000              0            292
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.963     -16.835             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.672       0.000              0             67
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.587       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0           1098
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.907     -10.103             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.493       0.000              0            352
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.300       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.236       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0           3564
 top|pclk_mod_in        top|pclk_mod_in              0.654       0.000              0           9667
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            292
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.526       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0             67
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.730       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0           1098
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.477       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            352
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.274       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.804     -82.984             46             46
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.056       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.084       0.000              0            148
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     1.444       0.000              0             46
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.572       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.159       0.000              0            148
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           2351
 top|pclk_mod_in                                   499.102       0.000              0           4887
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            246
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             57
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            420
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            180
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/CLK (GTP_DFF_CE)
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ20/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_top_fifo_to_led/u_WS2812/i[3]/Q (GTP_DFF_CE)
                                   net (fanout=29)       0.736       4.827         u_top_fifo_to_led/u_WS2812/i [3]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_5/I0 (GTP_LUT5CARRY)
                                   td                    0.186       5.013 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.013         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [5]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.045 r       u_top_fifo_to_led/u_WS2812/N207.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.045         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.077 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.077         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [7]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.109 r       u_top_fifo_to_led/u_WS2812/N207.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.109         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.325 f       u_top_fifo_to_led/u_WS2812/N207.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.695         u_top_fifo_to_led/u_WS2812/N207 [8]
                                                                                   u_top_fifo_to_led/u_WS2812/N209_or_3/I1 (GTP_LUT2)
                                   td                    0.202       5.897 f       u_top_fifo_to_led/u_WS2812/N209_or_3/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.338         u_top_fifo_to_led/u_WS2812/_N27806
                                                                                   u_top_fifo_to_led/u_WS2812/N209_mux_27/I0 (GTP_LUT5)
                                   td                    0.239       6.577 f       u_top_fifo_to_led/u_WS2812/N209_mux_27/Z (GTP_LUT5)
                                   net (fanout=15)       0.646       7.223         u_top_fifo_to_led/u_WS2812/_N13819
                                                                                   u_top_fifo_to_led/u_WS2812/N209_mux_31/I1 (GTP_LUT2)
                                   td                    0.174       7.397 f       u_top_fifo_to_led/u_WS2812/N209_mux_31/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       7.950         u_top_fifo_to_led/u_WS2812/_N13892
                                                                                   u_top_fifo_to_led/u_WS2812/N230_9/I4 (GTP_LUT5)
                                   td                    0.174       8.124 f       u_top_fifo_to_led/u_WS2812/N230_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.494         u_top_fifo_to_led/u_WS2812/N230 [9]
                                                                                   u_top_fifo_to_led/u_WS2812/N231_29/I4 (GTP_LUT5)
                                   td                    0.174       8.668 f       u_top_fifo_to_led/u_WS2812/N231_29/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.038         u_top_fifo_to_led/u_WS2812/_N27992
                                                                                   u_top_fifo_to_led/u_WS2812/N231_30/I4 (GTP_LUT5)
                                   td                    0.174       9.212 f       u_top_fifo_to_led/u_WS2812/N231_30/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.582         u_top_fifo_to_led/u_WS2812/_N27583
                                                                                   u_top_fifo_to_led/u_WS2812/N231_43/I4 (GTP_LUT5)
                                   td                    0.174       9.756 f       u_top_fifo_to_led/u_WS2812/N231_43/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.126         u_top_fifo_to_led/u_WS2812/_N28002
                                                                                   u_top_fifo_to_led/u_WS2812/N8078/I0 (GTP_LUT5M)
                                   td                    0.239      10.365 f       u_top_fifo_to_led/u_WS2812/N8078/Z (GTP_LUT5M)
                                   net (fanout=20)       0.000      10.365         u_top_fifo_to_led/u_WS2812/N8078
                                                                           f       u_top_fifo_to_led/u_WS2812/RZ20/D (GTP_DFF_CE)

 Data arrival time                                                  10.365         Logic Levels: 13 
                                                                                   Logic: 2.373ns(35.960%), Route: 4.226ns(64.040%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751      23.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/RZ20/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                  10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/CLK (GTP_DFF_CE)
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ21/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_top_fifo_to_led/u_WS2812/i[3]/Q (GTP_DFF_CE)
                                   net (fanout=29)       0.736       4.827         u_top_fifo_to_led/u_WS2812/i [3]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_5/I0 (GTP_LUT5CARRY)
                                   td                    0.186       5.013 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.013         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [5]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.045 r       u_top_fifo_to_led/u_WS2812/N207.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.045         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.077 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.077         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [7]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.109 r       u_top_fifo_to_led/u_WS2812/N207.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.109         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.325 f       u_top_fifo_to_led/u_WS2812/N207.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.695         u_top_fifo_to_led/u_WS2812/N207 [8]
                                                                                   u_top_fifo_to_led/u_WS2812/N209_or_3/I1 (GTP_LUT2)
                                   td                    0.202       5.897 f       u_top_fifo_to_led/u_WS2812/N209_or_3/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.338         u_top_fifo_to_led/u_WS2812/_N27806
                                                                                   u_top_fifo_to_led/u_WS2812/N209_mux_27/I0 (GTP_LUT5)
                                   td                    0.239       6.577 f       u_top_fifo_to_led/u_WS2812/N209_mux_27/Z (GTP_LUT5)
                                   net (fanout=15)       0.646       7.223         u_top_fifo_to_led/u_WS2812/_N13819
                                                                                   u_top_fifo_to_led/u_WS2812/N209_mux_31/I1 (GTP_LUT2)
                                   td                    0.174       7.397 f       u_top_fifo_to_led/u_WS2812/N209_mux_31/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       7.950         u_top_fifo_to_led/u_WS2812/_N13892
                                                                                   u_top_fifo_to_led/u_WS2812/N230_9/I4 (GTP_LUT5)
                                   td                    0.174       8.124 f       u_top_fifo_to_led/u_WS2812/N230_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.494         u_top_fifo_to_led/u_WS2812/N230 [9]
                                                                                   u_top_fifo_to_led/u_WS2812/N231_29/I4 (GTP_LUT5)
                                   td                    0.174       8.668 f       u_top_fifo_to_led/u_WS2812/N231_29/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.038         u_top_fifo_to_led/u_WS2812/_N27992
                                                                                   u_top_fifo_to_led/u_WS2812/N231_30/I4 (GTP_LUT5)
                                   td                    0.174       9.212 f       u_top_fifo_to_led/u_WS2812/N231_30/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.582         u_top_fifo_to_led/u_WS2812/_N27583
                                                                                   u_top_fifo_to_led/u_WS2812/N231_43/I4 (GTP_LUT5)
                                   td                    0.174       9.756 f       u_top_fifo_to_led/u_WS2812/N231_43/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.126         u_top_fifo_to_led/u_WS2812/_N28002
                                                                                   u_top_fifo_to_led/u_WS2812/N8078/I0 (GTP_LUT5M)
                                   td                    0.239      10.365 f       u_top_fifo_to_led/u_WS2812/N8078/Z (GTP_LUT5M)
                                   net (fanout=20)       0.000      10.365         u_top_fifo_to_led/u_WS2812/N8078
                                                                           f       u_top_fifo_to_led/u_WS2812/RZ21/D (GTP_DFF_CE)

 Data arrival time                                                  10.365         Logic Levels: 13 
                                                                                   Logic: 2.373ns(35.960%), Route: 4.226ns(64.040%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751      23.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/RZ21/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                  10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/CLK (GTP_DFF_CE)
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ22/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_top_fifo_to_led/u_WS2812/i[3]/Q (GTP_DFF_CE)
                                   net (fanout=29)       0.736       4.827         u_top_fifo_to_led/u_WS2812/i [3]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_5/I0 (GTP_LUT5CARRY)
                                   td                    0.186       5.013 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.013         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [5]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.045 r       u_top_fifo_to_led/u_WS2812/N207.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.045         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.077 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.077         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [7]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.109 r       u_top_fifo_to_led/u_WS2812/N207.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.109         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
                                                                                   u_top_fifo_to_led/u_WS2812/N207.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.325 f       u_top_fifo_to_led/u_WS2812/N207.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.695         u_top_fifo_to_led/u_WS2812/N207 [8]
                                                                                   u_top_fifo_to_led/u_WS2812/N209_or_3/I1 (GTP_LUT2)
                                   td                    0.202       5.897 f       u_top_fifo_to_led/u_WS2812/N209_or_3/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       6.338         u_top_fifo_to_led/u_WS2812/_N27806
                                                                                   u_top_fifo_to_led/u_WS2812/N209_mux_27/I0 (GTP_LUT5)
                                   td                    0.239       6.577 f       u_top_fifo_to_led/u_WS2812/N209_mux_27/Z (GTP_LUT5)
                                   net (fanout=15)       0.646       7.223         u_top_fifo_to_led/u_WS2812/_N13819
                                                                                   u_top_fifo_to_led/u_WS2812/N209_mux_31/I1 (GTP_LUT2)
                                   td                    0.174       7.397 f       u_top_fifo_to_led/u_WS2812/N209_mux_31/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       7.950         u_top_fifo_to_led/u_WS2812/_N13892
                                                                                   u_top_fifo_to_led/u_WS2812/N230_9/I4 (GTP_LUT5)
                                   td                    0.174       8.124 f       u_top_fifo_to_led/u_WS2812/N230_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.494         u_top_fifo_to_led/u_WS2812/N230 [9]
                                                                                   u_top_fifo_to_led/u_WS2812/N231_29/I4 (GTP_LUT5)
                                   td                    0.174       8.668 f       u_top_fifo_to_led/u_WS2812/N231_29/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.038         u_top_fifo_to_led/u_WS2812/_N27992
                                                                                   u_top_fifo_to_led/u_WS2812/N231_30/I4 (GTP_LUT5)
                                   td                    0.174       9.212 f       u_top_fifo_to_led/u_WS2812/N231_30/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       9.582         u_top_fifo_to_led/u_WS2812/_N27583
                                                                                   u_top_fifo_to_led/u_WS2812/N231_43/I4 (GTP_LUT5)
                                   td                    0.174       9.756 f       u_top_fifo_to_led/u_WS2812/N231_43/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.126         u_top_fifo_to_led/u_WS2812/_N28002
                                                                                   u_top_fifo_to_led/u_WS2812/N8078/I0 (GTP_LUT5M)
                                   td                    0.239      10.365 f       u_top_fifo_to_led/u_WS2812/N8078/Z (GTP_LUT5M)
                                   net (fanout=20)       0.000      10.365         u_top_fifo_to_led/u_WS2812/N8078
                                                                           f       u_top_fifo_to_led/u_WS2812/RZ22/D (GTP_DFF_CE)

 Data arrival time                                                  10.365         Logic Levels: 13 
                                                                                   Logic: 2.373ns(35.960%), Route: 4.226ns(64.040%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751      23.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/RZ22/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                  10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[0]/CLK (GTP_DFF_CE)
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[0][0]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_data_tx/data0[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_top_fifo_to_led/u_data_tx/data0[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_top_fifo_to_led/data0 [0]
                                                                           f       u_top_fifo_to_led/u_WS2812/RGB[0][0]/D (GTP_DFF)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/RGB[0][0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[1]/CLK (GTP_DFF_CE)
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[0][1]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_data_tx/data0[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_top_fifo_to_led/u_data_tx/data0[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_top_fifo_to_led/data0 [1]
                                                                           f       u_top_fifo_to_led/u_WS2812/RGB[0][1]/D (GTP_DFF)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/RGB[0][1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[2]/CLK (GTP_DFF_CE)
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[0][2]/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_data_tx/data0[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_top_fifo_to_led/u_data_tx/data0[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_top_fifo_to_led/data0 [2]
                                                                           f       u_top_fifo_to_led/u_WS2812/RGB[0][2]/D (GTP_DFF)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     1.751       3.766         sys_clk_g        
                                                                           r       u_top_fifo_to_led/u_WS2812/RGB[0][2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/block_y_d[1]/CLK (GTP_DFF_C)
Endpoint    : u_top_color_block_mean/u_block_mean_B/v_reg[0][0]/CE (GTP_DFF_CE)
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         u_top_color_block_mean/u_block_mean_B/block_y_d [1]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.689 f       u_top_color_block_mean/u_block_mean_B/N12.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.689         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [0]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.721 r       u_top_color_block_mean/u_block_mean_B/N12.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.721         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [2]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.753 r       u_top_color_block_mean/u_block_mean_B/N12.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1681)     3.219       7.972         u_top_color_block_mean/u_block_mean_B/block_y_changed
                                                                                   u_top_color_block_mean/u_block_mean_B/N1171/I2 (GTP_LUT3)
                                   td                    0.164       8.136 r       u_top_color_block_mean/u_block_mean_B/N1171/Z (GTP_LUT3)
                                   net (fanout=1680)     3.219      11.355         u_top_color_block_mean/u_block_mean_B/N1171
                                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[0][0]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.355         Logic Levels: 4  
                                                                                   Logic: 0.781ns(10.291%), Route: 6.808ns(89.709%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 pclk_mod_in                                             0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000    1000.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751    1003.766         pclk_mod_in_g    
                                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[0][0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  11.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/block_y_d[1]/CLK (GTP_DFF_C)
Endpoint    : u_top_color_block_mean/u_block_mean_B/v_reg[0][1]/CE (GTP_DFF_CE)
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         u_top_color_block_mean/u_block_mean_B/block_y_d [1]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.689 f       u_top_color_block_mean/u_block_mean_B/N12.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.689         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [0]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.721 r       u_top_color_block_mean/u_block_mean_B/N12.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.721         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [2]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.753 r       u_top_color_block_mean/u_block_mean_B/N12.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1681)     3.219       7.972         u_top_color_block_mean/u_block_mean_B/block_y_changed
                                                                                   u_top_color_block_mean/u_block_mean_B/N1171/I2 (GTP_LUT3)
                                   td                    0.164       8.136 r       u_top_color_block_mean/u_block_mean_B/N1171/Z (GTP_LUT3)
                                   net (fanout=1680)     3.219      11.355         u_top_color_block_mean/u_block_mean_B/N1171
                                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[0][1]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.355         Logic Levels: 4  
                                                                                   Logic: 0.781ns(10.291%), Route: 6.808ns(89.709%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 pclk_mod_in                                             0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000    1000.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751    1003.766         pclk_mod_in_g    
                                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[0][1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  11.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/block_y_d[1]/CLK (GTP_DFF_C)
Endpoint    : u_top_color_block_mean/u_block_mean_B/v_reg[0][2]/CE (GTP_DFF_CE)
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_top_color_block_mean/u_block_mean_B/block_y_d[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         u_top_color_block_mean/u_block_mean_B/block_y_d [1]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228       4.689 f       u_top_color_block_mean/u_block_mean_B/N12.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.689         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [0]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.721 r       u_top_color_block_mean/u_block_mean_B/N12.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.721         u_top_color_block_mean/u_block_mean_B/u_top_color_block_mean/u_block_mean_B/N12.co [2]
                                                                                   u_top_color_block_mean/u_block_mean_B/N12.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.753 r       u_top_color_block_mean/u_block_mean_B/N12.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1681)     3.219       7.972         u_top_color_block_mean/u_block_mean_B/block_y_changed
                                                                                   u_top_color_block_mean/u_block_mean_B/N1171/I2 (GTP_LUT3)
                                   td                    0.164       8.136 r       u_top_color_block_mean/u_block_mean_B/N1171/Z (GTP_LUT3)
                                   net (fanout=1680)     3.219      11.355         u_top_color_block_mean/u_block_mean_B/N1171
                                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[0][2]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.355         Logic Levels: 4  
                                                                                   Logic: 0.781ns(10.291%), Route: 6.808ns(89.709%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 pclk_mod_in                                             0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000    1000.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751    1003.766         pclk_mod_in_g    
                                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[0][2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  11.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.084                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 pclk_mod_in                                             0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.000       0.000         pclk_mod_in      
                                                                                   pclk_mod_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pclk_mod_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_pclk_mod_in   
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4887)     1.751       3.766         pclk_mod_in_g    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.325       8.439 r       dvi_encoder_m0/encb/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=10)       0.605       9.044         dvi_encoder_m0/encb/n0q_m [0]
                                                                                   dvi_encoder_m0/encb/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.290       9.334 r       dvi_encoder_m0/encb/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.334         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N94.co [0]
                                                                                   dvi_encoder_m0/encb/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.366 r       dvi_encoder_m0/encb/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.736         dvi_encoder_m0/encb/N94
                                                                                   dvi_encoder_m0/encb/N95/I3 (GTP_LUT4)
                                   td                    0.174       9.910 f       dvi_encoder_m0/encb/N95/Z (GTP_LUT4)
                                   net (fanout=20)       0.676      10.586         dvi_encoder_m0/encb/decision2
                                                                                   dvi_encoder_m0/encb/N243_7[1]/I4 (GTP_LUT5)
                                   td                    0.174      10.760 f       dvi_encoder_m0/encb/N243_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.130         dvi_encoder_m0/encb/nb9 [1]
                                                                                   dvi_encoder_m0/encb/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.358 f       dvi_encoder_m0/encb/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.358         dvi_encoder_m0/encb/_N7040
                                                                                   dvi_encoder_m0/encb/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.574 f       dvi_encoder_m0/encb/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      12.015         dvi_encoder_m0/encb/nb6 [2]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      12.243 f       dvi_encoder_m0/encb/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.243         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [3]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.275 r       dvi_encoder_m0/encb/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.275         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.491 f       dvi_encoder_m0/encb/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      12.861         dvi_encoder_m0/encb/nb5 [4]
                                                                                   dvi_encoder_m0/encb/N243_0[4]/I3 (GTP_LUT4)
                                   td                    0.164      13.025 r       dvi_encoder_m0/encb/N243_0[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      13.025         dvi_encoder_m0/encb/N243 [4]
                                                                           r       dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  13.025         Logic Levels: 10 
                                                                                   Logic: 2.079ns(42.334%), Route: 2.832ns(57.666%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      18.824         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      19.347 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      19.824         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      19.824 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751      21.575         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      21.575                          
 clock uncertainty                                      -0.150      21.425                          

 Setup time                                             -0.032      21.393                          

 Data required time                                                 21.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.393                          
 Data arrival time                                                  13.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.368                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.325       8.439 r       dvi_encoder_m0/encb/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=10)       0.605       9.044         dvi_encoder_m0/encb/n0q_m [0]
                                                                                   dvi_encoder_m0/encb/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.290       9.334 r       dvi_encoder_m0/encb/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.334         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N94.co [0]
                                                                                   dvi_encoder_m0/encb/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.366 r       dvi_encoder_m0/encb/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.736         dvi_encoder_m0/encb/N94
                                                                                   dvi_encoder_m0/encb/N95/I3 (GTP_LUT4)
                                   td                    0.174       9.910 f       dvi_encoder_m0/encb/N95/Z (GTP_LUT4)
                                   net (fanout=20)       0.676      10.586         dvi_encoder_m0/encb/decision2
                                                                                   dvi_encoder_m0/encb/N243_7[1]/I4 (GTP_LUT5)
                                   td                    0.174      10.760 f       dvi_encoder_m0/encb/N243_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.130         dvi_encoder_m0/encb/nb9 [1]
                                                                                   dvi_encoder_m0/encb/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.358 f       dvi_encoder_m0/encb/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.358         dvi_encoder_m0/encb/_N7040
                                                                                   dvi_encoder_m0/encb/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.574 f       dvi_encoder_m0/encb/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      12.015         dvi_encoder_m0/encb/nb6 [2]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      12.243 f       dvi_encoder_m0/encb/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.243         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [3]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.459 f       dvi_encoder_m0/encb/N243_5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      12.829         dvi_encoder_m0/encb/nb5 [3]
                                                                                   dvi_encoder_m0/encb/N243_0[3]/I3 (GTP_LUT4)
                                   td                    0.164      12.993 r       dvi_encoder_m0/encb/N243_0[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      12.993         dvi_encoder_m0/encb/N243 [3]
                                                                           r       dvi_encoder_m0/encb/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  12.993         Logic Levels: 9  
                                                                                   Logic: 2.047ns(41.955%), Route: 2.832ns(58.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      18.824         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      19.347 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      19.824         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      19.824 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751      21.575         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      21.575                          
 clock uncertainty                                      -0.150      21.425                          

 Setup time                                             -0.032      21.393                          

 Data required time                                                 21.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.393                          
 Data arrival time                                                  12.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.400                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encg/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.325       8.439 r       dvi_encoder_m0/encg/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=10)       0.605       9.044         dvi_encoder_m0/encg/n0q_m [0]
                                                                                   dvi_encoder_m0/encg/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.290       9.334 r       dvi_encoder_m0/encg/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.334         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N94.co [0]
                                                                                   dvi_encoder_m0/encg/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.366 r       dvi_encoder_m0/encg/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.736         dvi_encoder_m0/encg/N94
                                                                                   dvi_encoder_m0/encg/N95/I3 (GTP_LUT4)
                                   td                    0.174       9.910 f       dvi_encoder_m0/encg/N95/Z (GTP_LUT4)
                                   net (fanout=12)       0.623      10.533         dvi_encoder_m0/encg/decision2
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I4 (GTP_LUT5)
                                   td                    0.174      10.707 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.077         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.305 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.305         dvi_encoder_m0/encg/_N7065
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.521 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      11.962         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      12.190 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.190         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.222 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.222         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.438 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      12.808         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I3 (GTP_LUT4)
                                   td                    0.164      12.972 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      12.972         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  12.972         Logic Levels: 10 
                                                                                   Logic: 2.079ns(42.795%), Route: 2.779ns(57.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      18.824         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      19.347 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      19.824         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      19.824 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751      21.575         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      21.575                          
 clock uncertainty                                      -0.150      21.425                          

 Setup time                                             -0.032      21.393                          

 Data required time                                                 21.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.393                          
 Data arrival time                                                  12.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.421                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_hs_d1/CLK (GTP_DFF_E)
Endpoint    : dvi_encoder_m0/encb/c0_q/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       video_timing_data_m0/video_hs_d1/CLK (GTP_DFF_E)

                                   tco                   0.317       8.431 f       video_timing_data_m0/video_hs_d1/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       8.801         hdmi_hs          
                                                                           f       dvi_encoder_m0/encb/c0_q/D (GTP_DFF)

 Data arrival time                                                   8.801         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.114                          
 clock uncertainty                                       0.000       8.114                          

 Hold time                                               0.033       8.147                          

 Data required time                                                  8.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.147                          
 Data arrival time                                                   8.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/c0_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)

                                   tco                   0.317       8.431 f       dvi_encoder_m0/encb/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       8.801         dvi_encoder_m0/encb/c0_q
                                                                           f       dvi_encoder_m0/encb/c0_reg/D (GTP_DFF)

 Data arrival time                                                   8.801         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.114                          
 clock uncertainty                                       0.000       8.114                          

 Hold time                                               0.033       8.147                          

 Data required time                                                  8.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.147                          
 Data arrival time                                                   8.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_vs_d1/CLK (GTP_DFF_E)
Endpoint    : dvi_encoder_m0/encb/c1_q/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       video_timing_data_m0/video_vs_d1/CLK (GTP_DFF_E)

                                   tco                   0.317       8.431 f       video_timing_data_m0/video_vs_d1/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       8.801         hdmi_vs          
                                                                           f       dvi_encoder_m0/encb/c1_q/D (GTP_DFF)

 Data arrival time                                                   8.801         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/c1_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.114                          
 clock uncertainty                                       0.000       8.114                          

 Hold time                                               0.033       8.147                          

 Data required time                                                  8.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.147                          
 Data arrival time                                                   8.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 sys_clk                                                 0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9145.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9148.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325    9148.466 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.454    9149.920         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                9149.920         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.269%), Route: 1.454ns(81.731%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 sys_clk                                                 0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.019         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.230 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.034         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.034 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.382         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9145.905 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9146.382         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9146.382 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9148.133         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    9148.133                          
 clock uncertainty                                      -0.150    9147.983                          

 Setup time                                             -0.026    9147.957                          

 Data required time                                               9147.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9147.957                          
 Data arrival time                                                9149.920                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 sys_clk                                                 0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9145.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9148.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325    9148.466 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.454    9149.920         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                9149.920         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.269%), Route: 1.454ns(81.731%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 sys_clk                                                 0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.019         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.230 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.034         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.034 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.382         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9145.905 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9146.382         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9146.382 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9148.133         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    9148.133                          
 clock uncertainty                                      -0.150    9147.983                          

 Setup time                                             -0.026    9147.957                          

 Data required time                                               9147.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9147.957                          
 Data arrival time                                                9149.920                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 sys_clk                                                 0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9145.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9148.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325    9148.466 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.454    9149.920         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                9149.920         Logic Levels: 0  
                                                                                   Logic: 0.325ns(18.269%), Route: 1.454ns(81.731%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 sys_clk                                                 0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.019         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.230 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.034         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.034 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.382         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9145.905 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9146.382         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9146.382 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9148.133         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    9148.133                          
 clock uncertainty                                      -0.150    9147.983                          

 Setup time                                             -0.026    9147.957                          

 Data required time                                               9147.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9147.957                          
 Data arrival time                                                9149.920                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 sys_clk                                                 0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9495.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9498.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317    9498.458 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    9498.828         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                9498.828         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 sys_clk                                                 0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.005         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.216 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.020         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.020 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.368         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9495.891 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9496.368         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9496.368 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9498.119         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    9498.119                          
 clock uncertainty                                       0.150    9498.269                          

 Hold time                                               0.033    9498.302                          

 Data required time                                               9498.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9498.302                          
 Data arrival time                                                9498.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.526                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 sys_clk                                                 0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9495.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9498.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317    9498.458 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    9498.828         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                9498.828         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 sys_clk                                                 0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.005         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.216 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.020         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.020 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.368         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9495.891 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9496.368         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9496.368 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9498.119         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    9498.119                          
 clock uncertainty                                       0.150    9498.269                          

 Hold time                                               0.033    9498.302                          

 Data required time                                               9498.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9498.302                          
 Data arrival time                                                9498.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.526                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 sys_clk                                                 0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9495.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9498.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317    9498.458 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    9498.828         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                9498.828         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 sys_clk                                                 0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.005         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.216 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.020         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.020 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.368         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9495.891 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9496.368         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9496.368 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9498.119         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    9498.119                          
 clock uncertainty                                       0.150    9498.269                          

 Hold time                                               0.033    9498.302                          

 Data required time                                               9498.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9498.302                          
 Data arrival time                                                9498.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.526                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF_R)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.437 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.441       8.878         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N60/I0 (GTP_LUT1)
                                   td                    0.174       9.052 f       dvi_encoder_m0/serdes_4b_10to1_m0/N60/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       9.922         dvi_encoder_m0/serdes_4b_10to1_m0/N60
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DI[0] (GTP_OSERDES)

 Data arrival time                                                   9.922         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       8.055         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.576 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       9.053         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       9.053 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.804         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.060      10.594                          

 Data required time                                                 10.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.594                          
 Data arrival time                                                   9.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/CLK (GTP_DFF_R)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/CLK (GTP_DFF_R)

                                   tco                   0.325       8.437 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.441       8.878         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N59/I0 (GTP_LUT1)
                                   td                    0.174       9.052 f       dvi_encoder_m0/serdes_4b_10to1_m0/N59/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       9.922         dvi_encoder_m0/serdes_4b_10to1_m0/N59
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DI[1] (GTP_OSERDES)

 Data arrival time                                                   9.922         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       8.055         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.576 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       9.053         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       9.053 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.804         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.060      10.594                          

 Data required time                                                 10.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.594                          
 Data arrival time                                                   9.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/CLK (GTP_DFF)

                                   tco                   0.325       8.437 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       8.878         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N69/I0 (GTP_LUT1)
                                   td                    0.174       9.052 f       dvi_encoder_m0/serdes_4b_10to1_m0/N69/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       9.922         dvi_encoder_m0/serdes_4b_10to1_m0/N69
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[0] (GTP_OSERDES)

 Data arrival time                                                   9.922         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       8.055         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.576 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       9.053         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       9.053 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.804         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.804                          
 clock uncertainty                                      -0.150      10.654                          

 Setup time                                             -0.060      10.594                          

 Data required time                                                 10.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.594                          
 Data arrival time                                                   9.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF_R)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF_R)

                                   tco                   0.317       8.429 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       8.799         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF_R)

 Data arrival time                                                   8.799         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.112                          
 clock uncertainty                                       0.000       8.112                          

 Hold time                                               0.033       8.145                          

 Data required time                                                  8.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.145                          
 Data arrival time                                                   8.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF_R)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF_R)

                                   tco                   0.317       8.429 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       8.799         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF_R)

 Data arrival time                                                   8.799         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.112                          
 clock uncertainty                                       0.000       8.112                          

 Hold time                                               0.033       8.145                          

 Data required time                                                  8.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.145                          
 Data arrival time                                                   8.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/CLK (GTP_DFF_S)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/D (GTP_DFF_S)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.112
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/CLK (GTP_DFF_S)

                                   tco                   0.317       8.429 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/Q (GTP_DFF_S)
                                   net (fanout=1)        0.370       8.799         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/D (GTP_DFF_S)

 Data arrival time                                                   8.799         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       8.112                          
 clock uncertainty                                       0.000       8.112                          

 Hold time                                               0.033       8.145                          

 Data required time                                                  8.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.145                          
 Data arrival time                                                   8.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 sys_clk                                                 0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.922         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.133 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      28.937         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      28.937 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      32.285         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      32.808 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      33.285         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.285 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751      35.036         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325      35.361 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370      35.731         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.239      35.970 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      35.970         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                                  35.970         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 sys_clk                                                 0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      31.627         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      31.627 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      34.975         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.496 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      35.973         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      35.973 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      37.724         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      37.724                          
 clock uncertainty                                      -0.150      37.574                          

 Setup time                                             -0.017      37.557                          

 Data required time                                                 37.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.557                          
 Data arrival time                                                  35.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.587                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 sys_clk                                                 0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.922         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.133 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      28.937         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      28.937 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      32.285         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      32.808 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      33.285         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.285 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751      35.036         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325      35.361 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370      35.731         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.239      35.970 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      35.970         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                                  35.970         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 sys_clk                                                 0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      31.627         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      31.627 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      34.975         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.496 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      35.973         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      35.973 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      37.724         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      37.724                          
 clock uncertainty                                      -0.150      37.574                          

 Setup time                                             -0.017      37.557                          

 Data required time                                                 37.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.557                          
 Data arrival time                                                  35.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.587                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 sys_clk                                                 0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.922         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.133 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      28.937         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      28.937 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      32.285         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      32.808 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      33.285         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.285 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751      35.036         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325      35.361 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370      35.731         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.239      35.970 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      35.970         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                                  35.970         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 sys_clk                                                 0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      31.627         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      31.627 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      34.975         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.496 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      35.973         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      35.973 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      37.724         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      37.724                          
 clock uncertainty                                      -0.150      37.574                          

 Setup time                                             -0.017      37.557                          

 Data required time                                                 37.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.557                          
 Data arrival time                                                  35.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.587                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.431 f       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.801         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.214       9.015 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       9.015         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                                   9.015         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.112                          
 clock uncertainty                                       0.150       8.262                          

 Hold time                                               0.023       8.285                          

 Data required time                                                  8.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.285                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.431 f       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.801         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.214       9.015 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       9.015         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                                   9.015         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.112                          
 clock uncertainty                                       0.150       8.262                          

 Hold time                                               0.023       8.285                          

 Data required time                                                  8.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.285                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.112
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.431 f       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.801         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.214       9.015 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       9.015         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                                   9.015         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.361         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.361 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.112         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       8.112                          
 clock uncertainty                                       0.150       8.262                          

 Hold time                                               0.023       8.285                          

 Data required time                                                  8.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.285                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       8.466 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.907         s00_axi_arvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   8.907         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      15.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252      18.141         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      18.141                          
 clock uncertainty                                      -0.150      17.991                          

 Setup time                                             -4.568      13.423                          

 Data required time                                                 13.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.423                          
 Data arrival time                                                   8.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/AWVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       8.466 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.907         s00_axi_awvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   8.907         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      15.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252      18.141         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      18.141                          
 clock uncertainty                                      -0.150      17.991                          

 Setup time                                             -4.557      13.434                          

 Data required time                                                 13.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.434                          
 Data arrival time                                                   8.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       9.109 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/WREADY_1 (GTP_DDRC)
                                   net (fanout=6)        0.553       9.662         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       9.836 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=34)       0.756      10.592         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186      10.778 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.778         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1038
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.810 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.810         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.842 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.842         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1040
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.874 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.874         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1041
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.906 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.906         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1042
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.938 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.938         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1043
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.154 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511      11.665         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[6]/I2 (GTP_LUT3)
                                   td                    0.174      11.839 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      12.280         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329      12.609 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.609         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.641 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.641         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      12.673 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.673         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.889 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.889         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  12.889         Logic Levels: 13 
                                                                                   Logic: 2.487ns(52.380%), Route: 2.261ns(47.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      15.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252      18.141         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      18.141                          
 clock uncertainty                                      -0.150      17.991                          

 Setup time                                             -0.017      17.974                          

 Data required time                                                 17.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.974                          
 Data arrival time                                                  12.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       8.458 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       8.899         s00_axi_arvalid  
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   8.899         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.000       8.141                          

 Hold time                                               0.141       8.282                          

 Data required time                                                  8.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.282                          
 Data arrival time                                                   8.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[23] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.458 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       8.899         s00_axi_araddr[23]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   8.899         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.000       8.141                          

 Hold time                                               0.139       8.280                          

 Data required time                                                  8.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.280                          
 Data arrival time                                                   8.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.458 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       8.899         s00_axi_araddr[10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   8.899         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.000       8.141                          

 Hold time                                               0.136       8.277                          

 Data required time                                                  8.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.277                          
 Data arrival time                                                   8.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 sys_clk                                                 0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.000     349.986         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     351.197 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     352.001         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     352.001 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348     355.349         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     355.872 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     356.349         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     356.349 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751     358.100         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)

                                   tco                   0.325     358.425 r       video_timing_data_m0/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441     358.866         read_req         
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 358.866         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 sys_clk                                                 0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     350.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     351.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     352.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     352.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348     355.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     355.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252     358.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     358.141                          
 clock uncertainty                                      -0.150     357.991                          

 Setup time                                             -0.032     357.959                          

 Data required time                                                357.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                357.959                          
 Data arrival time                                                 358.866                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.907                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 sys_clk                                                 0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.000     349.986         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     351.197 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     352.001         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     352.001 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348     355.349         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     355.872 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     356.349         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     356.349 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751     358.100         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.325     358.425 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     358.795         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 358.795         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 sys_clk                                                 0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     350.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     351.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     352.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     352.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348     355.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     355.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252     358.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     358.141                          
 clock uncertainty                                      -0.150     357.991                          

 Setup time                                             -0.032     357.959                          

 Data required time                                                357.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                357.959                          
 Data arrival time                                                 358.795                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.836                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 sys_clk                                                 0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.000     349.986         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     351.197 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     352.001         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     352.001 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348     355.349         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523     355.872 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     356.349         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     356.349 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751     358.100         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325     358.425 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     358.795         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 358.795         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 sys_clk                                                 0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     350.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     351.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804     352.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     352.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348     355.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     355.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252     358.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     358.141                          
 clock uncertainty                                      -0.150     357.991                          

 Setup time                                             -0.032     357.959                          

 Data required time                                                357.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                357.959                          
 Data arrival time                                                 358.795                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.836                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.431 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.801         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.801         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.150       8.291                          

 Hold time                                               0.033       8.324                          

 Data required time                                                  8.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.324                          
 Data arrival time                                                   8.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.477                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.431 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.801         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   8.801         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.150       8.291                          

 Hold time                                               0.033       8.324                          

 Data required time                                                  8.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.324                          
 Data arrival time                                                   8.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.477                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.114
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.363         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.363 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751       8.114         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.431 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.801         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   8.801         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.150       8.291                          

 Hold time                                               0.033       8.324                          

 Data required time                                                  8.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.324                          
 Data arrival time                                                   8.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PWRITE (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       9.263         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/I2 (GTP_LUT4)
                                   td                    0.261       9.524 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.894         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/I3 (GTP_LUT4)
                                   td                    0.174      10.068 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/Z (GTP_LUT4)
                                   net (fanout=9)        0.594      10.662         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/I1 (GTP_LUT2)
                                   td                    0.174      10.836 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.277         u_ipsl_hmic_h_top/ddrc_pwrite
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PWRITE (GTP_DDRC)

 Data arrival time                                                  11.277         Logic Levels: 3  
                                                                                   Logic: 0.934ns(29.755%), Route: 2.205ns(70.245%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Setup time                                             -3.218      24.770                          

 Data required time                                                 24.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.770                          
 Data arrival time                                                  11.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PWRITE (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       9.263         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/I2 (GTP_LUT4)
                                   td                    0.261       9.524 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.894         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/I3 (GTP_LUT4)
                                   td                    0.174      10.068 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/Z (GTP_LUT4)
                                   net (fanout=9)        0.594      10.662         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/I1 (GTP_LUT2)
                                   td                    0.174      10.836 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.277         u_ipsl_hmic_h_top/ddrc_pwrite
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PWRITE (GTP_DDRPHY)

 Data arrival time                                                  11.277         Logic Levels: 3  
                                                                                   Logic: 0.934ns(29.755%), Route: 2.205ns(70.245%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Setup time                                             -3.218      24.770                          

 Data required time                                                 24.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.770                          
 Data arrival time                                                  11.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[7] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       9.263         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/I2 (GTP_LUT4)
                                   td                    0.261       9.524 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.894         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/I3 (GTP_LUT4)
                                   td                    0.174      10.068 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/Z (GTP_LUT4)
                                   net (fanout=9)        0.594      10.662         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/I3 (GTP_LUT4)
                                   td                    0.174      10.836 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      11.616         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[5]/I1 (GTP_LUT2)
                                   td                    0.174      11.790 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[5]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      12.231         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[7] (GTP_DDRC)

 Data arrival time                                                  12.231         Logic Levels: 4  
                                                                                   Logic: 1.108ns(27.071%), Route: 2.985ns(72.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Setup time                                             -2.033      25.955                          

 Data required time                                                 25.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.955                          
 Data arrival time                                                  12.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.825         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   8.825         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.138                          
 clock uncertainty                                       0.000       8.138                          

 Hold time                                               0.033       8.171                          

 Data required time                                                  8.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.171                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.825         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.825         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.138                          
 clock uncertainty                                       0.000       8.138                          

 Hold time                                               0.033       8.171                          

 Data required time                                                  8.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.171                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       8.825         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.825         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.138                          
 clock uncertainty                                       0.000       8.138                          

 Hold time                                               0.033       8.171                          

 Data required time                                                  8.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.171                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  9.821
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      20.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      21.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      21.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      22.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      22.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      24.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      26.225 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      26.736         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/I4 (GTP_LUT5)
                                   td                    0.164      26.900 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      27.411         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  27.411         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Setup time                                             -0.277      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                  27.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  9.821
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      20.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      21.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      21.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      22.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      22.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      24.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      26.225 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      26.736         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/I4 (GTP_LUT5)
                                   td                    0.164      26.900 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      27.411         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  27.411         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Setup time                                             -0.277      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                  27.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  9.821
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      20.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      21.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      21.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      22.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      22.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      24.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      26.225 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      26.736         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/I4 (GTP_LUT5)
                                   td                    0.164      26.900 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      27.411         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/CE (GTP_DFF_CE)

 Data arrival time                                                  27.411         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Setup time                                             -0.277      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                  27.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  9.821
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      26.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      27.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      29.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      31.225 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      31.595         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  31.595         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                       0.150      28.288                          

 Hold time                                               0.033      28.321                          

 Data required time                                                 28.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.321                          
 Data arrival time                                                  31.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  9.821
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      26.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      27.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      29.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      31.141 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      31.582         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0_ce_mux_1/I4 (GTP_LUT5)
                                   td                    0.164      31.746 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0_ce_mux_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      31.746         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N27518
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/D (GTP_DFF_P)

 Data arrival time                                                  31.746         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                       0.150      28.288                          

 Hold time                                               0.023      28.311                          

 Data required time                                                 28.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.311                          
 Data arrival time                                                  31.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  9.821
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      25.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      26.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      27.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      29.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      31.141 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      31.582         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N274/I1 (GTP_LUT2)
                                   td                    0.164      31.746 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N274/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      31.746         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N274
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/D (GTP_DFF_C)

 Data arrival time                                                  31.746         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                       0.150      28.288                          

 Hold time                                               0.023      28.311                          

 Data required time                                                 28.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.311                          
 Data arrival time                                                  31.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.312
  Launch Clock Delay      :  7.312
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.776 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       8.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       7.863         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.384 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.825         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       9.131 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.812         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.812                          
 clock uncertainty                                      -0.150       9.662                          

 Setup time                                             -0.068       9.594                          

 Data required time                                                  9.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.594                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.312
  Launch Clock Delay      :  7.312
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.776 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       8.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       7.863         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.384 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.825         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       9.131 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.812         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.812                          
 clock uncertainty                                      -0.150       9.662                          

 Setup time                                             -0.068       9.594                          

 Data required time                                                  9.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.594                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.312
  Launch Clock Delay      :  7.312
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.776 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       8.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       7.863         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       8.384 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.825         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       9.131 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.812         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       9.812                          
 clock uncertainty                                      -0.150       9.662                          

 Setup time                                             -0.068       9.594                          

 Data required time                                                  9.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.594                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.312
  Launch Clock Delay      :  7.312
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.776 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       8.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.312                          
 clock uncertainty                                       0.000       7.312                          

 Hold time                                               0.001       7.313                          

 Data required time                                                  7.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.313                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.312
  Launch Clock Delay      :  7.312
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.776 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       8.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.312                          
 clock uncertainty                                       0.000       7.312                          

 Hold time                                               0.001       7.313                          

 Data required time                                                  7.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.313                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.312
  Launch Clock Delay      :  7.312
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       7.776 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       8.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.312                          
 clock uncertainty                                       0.000       7.312                          

 Hold time                                               0.001       7.313                          

 Data required time                                                  7.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.313                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.821
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       8.945         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/I1 (GTP_LUT2)
                                   td                    0.192       9.137 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       9.507         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   9.507         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      10.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      10.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      11.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      11.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      12.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      12.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      14.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      14.821                          
 clock uncertainty                                      -0.150      14.671                          

 Setup time                                              0.031      14.702                          

 Data required time                                                 14.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.702                          
 Data arrival time                                                   9.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.821
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       8.833         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   8.833         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      10.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      10.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      11.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      11.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      12.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      12.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      14.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      14.821                          
 clock uncertainty                                      -0.150      14.671                          

 Setup time                                             -0.568      14.103                          

 Data required time                                                 14.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.103                          
 Data arrival time                                                   8.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.821
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       8.833         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   8.833         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      10.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      10.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      11.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      11.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      12.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      12.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      14.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      14.821                          
 clock uncertainty                                      -0.150      14.671                          

 Setup time                                             -0.564      14.107                          

 Data required time                                                 14.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.107                          
 Data arrival time                                                   8.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.821
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       8.825         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   8.825         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       7.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       9.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       9.821                          
 clock uncertainty                                       0.150       9.971                          

 Hold time                                               0.683      10.654                          

 Data required time                                                 10.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.654                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.821
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       8.825         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   8.825         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       7.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       9.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       9.821                          
 clock uncertainty                                       0.150       9.971                          

 Hold time                                               0.681      10.652                          

 Data required time                                                 10.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.652                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.821
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       8.825         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   8.825         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.884 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       6.325         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.631 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       7.312         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       7.312 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       9.821         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       9.821                          
 clock uncertainty                                       0.150       9.971                          

 Hold time                                               0.674      10.645                          

 Data required time                                                 10.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.645                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 sys_clk                                                 0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9145.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9148.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325    9148.466 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044    9149.510         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                9149.510         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 sys_clk                                                 0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.019         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.230 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.034         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.034 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.382         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9145.905 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9146.382         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9146.382 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9148.133         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    9148.133                          
 clock uncertainty                                      -0.150    9147.983                          

 Recovery time                                          -0.277    9147.706                          

 Data required time                                               9147.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9147.706                          
 Data arrival time                                                9149.510                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.804                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 sys_clk                                                 0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9145.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9148.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325    9148.466 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044    9149.510         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                9149.510         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 sys_clk                                                 0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.019         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.230 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.034         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.034 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.382         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9145.905 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9146.382         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9146.382 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9148.133         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    9148.133                          
 clock uncertainty                                      -0.150    9147.983                          

 Recovery time                                          -0.277    9147.706                          

 Data required time                                               9147.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9147.706                          
 Data arrival time                                                9149.510                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.804                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 sys_clk                                                 0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9145.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9148.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325    9148.466 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044    9149.510         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                9149.510         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 sys_clk                                                 0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9140.019         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9141.230 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9142.034         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9142.034 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9145.382         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9145.905 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9146.382         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9146.382 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9148.133         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    9148.133                          
 clock uncertainty                                      -0.150    9147.983                          

 Recovery time                                          -0.277    9147.706                          

 Data required time                                               9147.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9147.706                          
 Data arrival time                                                9149.510                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.804                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 sys_clk                                                 0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9495.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9498.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317    9498.458 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044    9499.502         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                9499.502         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.292%), Route: 1.044ns(76.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 sys_clk                                                 0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.005         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.216 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.020         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.020 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.368         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9495.891 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9496.368         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9496.368 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9498.119         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    9498.119                          
 clock uncertainty                                       0.150    9498.269                          

 Removal time                                           -0.211    9498.058                          

 Data required time                                               9498.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9498.058                          
 Data arrival time                                                9499.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.444                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 sys_clk                                                 0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9495.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9498.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317    9498.458 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044    9499.502         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                9499.502         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.292%), Route: 1.044ns(76.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 sys_clk                                                 0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.005         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.216 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.020         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.020 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.368         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9495.891 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9496.368         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9496.368 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9498.119         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    9498.119                          
 clock uncertainty                                       0.150    9498.269                          

 Removal time                                           -0.211    9498.058                          

 Data required time                                               9498.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9498.058                          
 Data arrival time                                                9499.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.444                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 sys_clk                                                 0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526    9495.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252    9498.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317    9498.458 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044    9499.502         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                9499.502         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.292%), Route: 1.044ns(76.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 sys_clk                                                 0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.000    9490.005         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    9491.216 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    9492.020         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9492.020 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348    9495.368         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523    9495.891 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477    9496.368         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    9496.368 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=246)      1.751    9498.119         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    9498.119                          
 clock uncertainty                                       0.150    9498.269                          

 Removal time                                           -0.211    9498.058                          

 Data required time                                               9498.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9498.058                          
 Data arrival time                                                9499.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.444                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       8.466 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=143)      1.192       9.658         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   9.658         Logic Levels: 0  
                                                                                   Logic: 0.325ns(21.424%), Route: 1.192ns(78.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      15.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252      18.141         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      18.141                          
 clock uncertainty                                      -0.150      17.991                          

 Recovery time                                          -0.277      17.714                          

 Data required time                                                 17.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.714                          
 Data arrival time                                                   9.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.056                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       8.466 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=143)      1.192       9.658         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.658         Logic Levels: 0  
                                                                                   Logic: 0.325ns(21.424%), Route: 1.192ns(78.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      15.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252      18.141         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.141                          
 clock uncertainty                                      -0.150      17.991                          

 Recovery time                                          -0.277      17.714                          

 Data required time                                                 17.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.714                          
 Data arrival time                                                   9.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.056                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       8.466 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=143)      1.192       9.658         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.658         Logic Levels: 0  
                                                                                   Logic: 0.325ns(21.424%), Route: 1.192ns(78.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      15.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      15.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252      18.141         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.141                          
 clock uncertainty                                      -0.150      17.991                          

 Recovery time                                          -0.277      17.714                          

 Data required time                                                 17.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.714                          
 Data arrival time                                                   9.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.056                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       8.458 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       9.502         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   9.502         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.292%), Route: 1.044ns(76.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.000       8.141                          

 Removal time                                           -0.211       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   9.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.572                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       8.458 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       9.502         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.502         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.292%), Route: 1.044ns(76.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.000       8.141                          

 Removal time                                           -0.211       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   9.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.572                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       8.458 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       9.502         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.502         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.292%), Route: 1.044ns(76.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       5.889 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=420)      2.252       8.141         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.141                          
 clock uncertainty                                       0.000       8.141                          

 Removal time                                           -0.211       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   9.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.455         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       8.455 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       9.627         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/C (GTP_DFF_CE)

 Data arrival time                                                   9.627         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Recovery time                                          -0.277      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                   9.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/P (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.455         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       8.455 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       9.627         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/P (GTP_DFF_PE)

 Data arrival time                                                   9.627         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Recovery time                                          -0.277      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                   9.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       8.455 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.455         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       8.455 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       9.627         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.627         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348      25.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      25.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      28.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      28.138                          
 clock uncertainty                                      -0.150      27.988                          

 Recovery time                                          -0.277      27.711                          

 Data required time                                                 27.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.711                          
 Data arrival time                                                   9.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       8.463         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       8.463 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       9.086         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.138                          
 clock uncertainty                                       0.000       8.138                          

 Removal time                                           -0.211       7.927                          

 Data required time                                                  7.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.927                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       8.463         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       8.463 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       9.086         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.138                          
 clock uncertainty                                       0.000       8.138                          

 Removal time                                           -0.211       7.927                          

 Data required time                                                  7.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.927                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.138
  Launch Clock Delay      :  8.138
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       8.463 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       8.463         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       8.463 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       9.086         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.363         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       5.886 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       8.138         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       8.138                          
 clock uncertainty                                       0.000       8.138                          

 Removal time                                           -0.211       7.927                          

 Data required time                                                  7.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.927                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.464         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.985 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.462         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.462 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.213         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.895 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       9.765         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.409      12.174 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      12.174         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                  12.174         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.464         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.985 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.462         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.462 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.213         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.895 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       9.765         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/I (GTP_OUTBUFT)
                                   td                    2.409      12.174 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      12.174         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                  12.174         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2353)     3.348       5.464         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.985 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.462         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.462 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       8.213         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       8.895 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       9.765         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409      12.174 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      12.174         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                  12.174         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_b[0] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rgb_b[0]                                                0.000       0.000 r       rgb_b[0] (port)  
                                   net (fanout=1)        0.000       0.000         rgb_b[0]         
                                                                                   rgb_b_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgb_b_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=3)        0.892       2.103         write_data[0]    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.103         Logic Levels: 1  
                                                                                   Logic: 1.211ns(57.584%), Route: 0.892ns(42.416%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_b[1] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rgb_b[1]                                                0.000       0.000 r       rgb_b[1] (port)  
                                   net (fanout=1)        0.000       0.000         rgb_b[1]         
                                                                                   rgb_b_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgb_b_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=3)        0.892       2.103         write_data[1]    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   2.103         Logic Levels: 1  
                                                                                   Logic: 1.211ns(57.584%), Route: 0.892ns(42.416%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_b[2] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rgb_b[2]                                                0.000       0.000 r       rgb_b[2] (port)  
                                   net (fanout=1)        0.000       0.000         rgb_b[2]         
                                                                                   rgb_b_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgb_b_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=3)        0.892       2.103         write_data[2]    
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.103         Logic Levels: 1  
                                                                                   Logic: 1.211ns(57.584%), Route: 0.892ns(42.416%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 9.102       10.000          0.898           Low Pulse Width                           u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 9.102       10.000          0.898           Low Pulse Width                           u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           High Pulse Width                          frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.832       6.730           0.898           High Pulse Width                          frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.832       6.730           0.898           High Pulse Width                          frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 5.832       6.730           0.898           High Pulse Width                          frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width                          dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK
 -0.171      1.346           1.517           Low Pulse Width                           dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK
 -0.171      1.346           1.517           High Pulse Width                          dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr1/RCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1
 1.750       5.000           3.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1
 4.102       5.000           0.898           Low Pulse Width                           frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/CLKA
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN
 1.837       2.500           0.663           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/CORE_DDRC_CORE_CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test_new_funcs/compile/top_comp.adf       
|            | D:/Projects/FPGA_match/final_test_new_funcs/ddr3_ov5640_hdmi.fdc       
| Output     | D:/Projects/FPGA_match/final_test_new_funcs/synthesize/top_syn.adf     
|            | D:/Projects/FPGA_match/final_test_new_funcs/synthesize/top_syn.vm      
|            | D:/Projects/FPGA_match/final_test_new_funcs/synthesize/top.snr         
+--------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 424,992,768 bytes
Total CPU  time to synthesize completion : 37.641 sec
Total real time to synthesize completion : 40.000 sec
