OPT_DESIGN_PATH=D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/sim_cordic/work/@_opt
