#ifndef MINTSIGNATURES
typedef enum {
	SIG_PARAM_VOID = 0,
	SIG_PARAM_4B = 4,
	SIG_PARAM_8B = 8,
	SIG_PARAM_INVALID = 666
} param_type_e;
// this enum must fit in a unit16_t
typedef enum {
MINT_ICALLSIG_MAX = 55555, // just a recognisable large number
MINT_ICALLSIG_V_V = 0,
MINT_ICALLSIG_V_4 = 1,
MINT_ICALLSIG_V_8 = 2,
MINT_ICALLSIG_4_V = 4096,
MINT_ICALLSIG_8_V = 8192,
MINT_ICALLSIG_4_4 = 4097,
MINT_ICALLSIG_8_4 = 8193,
MINT_ICALLSIG_4_8 = 4098,
MINT_ICALLSIG_8_8 = 8194,
MINT_ICALLSIG_44_V = 5120,
MINT_ICALLSIG_48_V = 6144,
MINT_ICALLSIG_84_V = 9216,
MINT_ICALLSIG_88_V = 10240,
MINT_ICALLSIG_44_4 = 5121,
MINT_ICALLSIG_48_4 = 6145,
MINT_ICALLSIG_84_4 = 9217,
MINT_ICALLSIG_88_4 = 10241,
MINT_ICALLSIG_44_8 = 5122,
MINT_ICALLSIG_48_8 = 6146,
MINT_ICALLSIG_84_8 = 9218,
MINT_ICALLSIG_88_8 = 10242,
MINT_ICALLSIG_444_V = 5376,
MINT_ICALLSIG_448_V = 5632,
MINT_ICALLSIG_484_V = 6400,
MINT_ICALLSIG_488_V = 6656,
MINT_ICALLSIG_844_V = 9472,
MINT_ICALLSIG_848_V = 9728,
MINT_ICALLSIG_884_V = 10496,
MINT_ICALLSIG_888_V = 10752,
MINT_ICALLSIG_444_4 = 5377,
MINT_ICALLSIG_448_4 = 5633,
MINT_ICALLSIG_484_4 = 6401,
MINT_ICALLSIG_488_4 = 6657,
MINT_ICALLSIG_844_4 = 9473,
MINT_ICALLSIG_848_4 = 9729,
MINT_ICALLSIG_884_4 = 10497,
MINT_ICALLSIG_888_4 = 10753,
MINT_ICALLSIG_444_8 = 5378,
MINT_ICALLSIG_448_8 = 5634,
MINT_ICALLSIG_484_8 = 6402,
MINT_ICALLSIG_488_8 = 6658,
MINT_ICALLSIG_844_8 = 9474,
MINT_ICALLSIG_848_8 = 9730,
MINT_ICALLSIG_884_8 = 10498,
MINT_ICALLSIG_888_8 = 10754,
MINT_ICALLSIG_4444_V = 5440,
MINT_ICALLSIG_4448_V = 5504,
MINT_ICALLSIG_4484_V = 5696,
MINT_ICALLSIG_4488_V = 5760,
MINT_ICALLSIG_4844_V = 6464,
MINT_ICALLSIG_4848_V = 6528,
MINT_ICALLSIG_4884_V = 6720,
MINT_ICALLSIG_4888_V = 6784,
MINT_ICALLSIG_8444_V = 9536,
MINT_ICALLSIG_8448_V = 9600,
MINT_ICALLSIG_8484_V = 9792,
MINT_ICALLSIG_8488_V = 9856,
MINT_ICALLSIG_8844_V = 10560,
MINT_ICALLSIG_8848_V = 10624,
MINT_ICALLSIG_8884_V = 10816,
MINT_ICALLSIG_8888_V = 10880,
MINT_ICALLSIG_4444_4 = 5441,
MINT_ICALLSIG_4448_4 = 5505,
MINT_ICALLSIG_4484_4 = 5697,
MINT_ICALLSIG_4488_4 = 5761,
MINT_ICALLSIG_4844_4 = 6465,
MINT_ICALLSIG_4848_4 = 6529,
MINT_ICALLSIG_4884_4 = 6721,
MINT_ICALLSIG_4888_4 = 6785,
MINT_ICALLSIG_8444_4 = 9537,
MINT_ICALLSIG_8448_4 = 9601,
MINT_ICALLSIG_8484_4 = 9793,
MINT_ICALLSIG_8488_4 = 9857,
MINT_ICALLSIG_8844_4 = 10561,
MINT_ICALLSIG_8848_4 = 10625,
MINT_ICALLSIG_8884_4 = 10817,
MINT_ICALLSIG_8888_4 = 10881,
MINT_ICALLSIG_4444_8 = 5442,
MINT_ICALLSIG_4448_8 = 5506,
MINT_ICALLSIG_4484_8 = 5698,
MINT_ICALLSIG_4488_8 = 5762,
MINT_ICALLSIG_4844_8 = 6466,
MINT_ICALLSIG_4848_8 = 6530,
MINT_ICALLSIG_4884_8 = 6722,
MINT_ICALLSIG_4888_8 = 6786,
MINT_ICALLSIG_8444_8 = 9538,
MINT_ICALLSIG_8448_8 = 9602,
MINT_ICALLSIG_8484_8 = 9794,
MINT_ICALLSIG_8488_8 = 9858,
MINT_ICALLSIG_8844_8 = 10562,
MINT_ICALLSIG_8848_8 = 10626,
MINT_ICALLSIG_8884_8 = 10818,
MINT_ICALLSIG_8888_8 = 10882,
MINT_ICALLSIG_44444_V = 5456,
MINT_ICALLSIG_44448_V = 5472,
MINT_ICALLSIG_44484_V = 5520,
MINT_ICALLSIG_44488_V = 5536,
MINT_ICALLSIG_44844_V = 5712,
MINT_ICALLSIG_44848_V = 5728,
MINT_ICALLSIG_44884_V = 5776,
MINT_ICALLSIG_44888_V = 5792,
MINT_ICALLSIG_48444_V = 6480,
MINT_ICALLSIG_48448_V = 6496,
MINT_ICALLSIG_48484_V = 6544,
MINT_ICALLSIG_48488_V = 6560,
MINT_ICALLSIG_48844_V = 6736,
MINT_ICALLSIG_48848_V = 6752,
MINT_ICALLSIG_48884_V = 6800,
MINT_ICALLSIG_48888_V = 6816,
MINT_ICALLSIG_84444_V = 9552,
MINT_ICALLSIG_84448_V = 9568,
MINT_ICALLSIG_84484_V = 9616,
MINT_ICALLSIG_84488_V = 9632,
MINT_ICALLSIG_84844_V = 9808,
MINT_ICALLSIG_84848_V = 9824,
MINT_ICALLSIG_84884_V = 9872,
MINT_ICALLSIG_84888_V = 9888,
MINT_ICALLSIG_88444_V = 10576,
MINT_ICALLSIG_88448_V = 10592,
MINT_ICALLSIG_88484_V = 10640,
MINT_ICALLSIG_88488_V = 10656,
MINT_ICALLSIG_88844_V = 10832,
MINT_ICALLSIG_88848_V = 10848,
MINT_ICALLSIG_88884_V = 10896,
MINT_ICALLSIG_88888_V = 10912,
MINT_ICALLSIG_44444_4 = 5457,
MINT_ICALLSIG_44448_4 = 5473,
MINT_ICALLSIG_44484_4 = 5521,
MINT_ICALLSIG_44488_4 = 5537,
MINT_ICALLSIG_44844_4 = 5713,
MINT_ICALLSIG_44848_4 = 5729,
MINT_ICALLSIG_44884_4 = 5777,
MINT_ICALLSIG_44888_4 = 5793,
MINT_ICALLSIG_48444_4 = 6481,
MINT_ICALLSIG_48448_4 = 6497,
MINT_ICALLSIG_48484_4 = 6545,
MINT_ICALLSIG_48488_4 = 6561,
MINT_ICALLSIG_48844_4 = 6737,
MINT_ICALLSIG_48848_4 = 6753,
MINT_ICALLSIG_48884_4 = 6801,
MINT_ICALLSIG_48888_4 = 6817,
MINT_ICALLSIG_84444_4 = 9553,
MINT_ICALLSIG_84448_4 = 9569,
MINT_ICALLSIG_84484_4 = 9617,
MINT_ICALLSIG_84488_4 = 9633,
MINT_ICALLSIG_84844_4 = 9809,
MINT_ICALLSIG_84848_4 = 9825,
MINT_ICALLSIG_84884_4 = 9873,
MINT_ICALLSIG_84888_4 = 9889,
MINT_ICALLSIG_88444_4 = 10577,
MINT_ICALLSIG_88448_4 = 10593,
MINT_ICALLSIG_88484_4 = 10641,
MINT_ICALLSIG_88488_4 = 10657,
MINT_ICALLSIG_88844_4 = 10833,
MINT_ICALLSIG_88848_4 = 10849,
MINT_ICALLSIG_88884_4 = 10897,
MINT_ICALLSIG_88888_4 = 10913,
MINT_ICALLSIG_44444_8 = 5458,
MINT_ICALLSIG_44448_8 = 5474,
MINT_ICALLSIG_44484_8 = 5522,
MINT_ICALLSIG_44488_8 = 5538,
MINT_ICALLSIG_44844_8 = 5714,
MINT_ICALLSIG_44848_8 = 5730,
MINT_ICALLSIG_44884_8 = 5778,
MINT_ICALLSIG_44888_8 = 5794,
MINT_ICALLSIG_48444_8 = 6482,
MINT_ICALLSIG_48448_8 = 6498,
MINT_ICALLSIG_48484_8 = 6546,
MINT_ICALLSIG_48488_8 = 6562,
MINT_ICALLSIG_48844_8 = 6738,
MINT_ICALLSIG_48848_8 = 6754,
MINT_ICALLSIG_48884_8 = 6802,
MINT_ICALLSIG_48888_8 = 6818,
MINT_ICALLSIG_84444_8 = 9554,
MINT_ICALLSIG_84448_8 = 9570,
MINT_ICALLSIG_84484_8 = 9618,
MINT_ICALLSIG_84488_8 = 9634,
MINT_ICALLSIG_84844_8 = 9810,
MINT_ICALLSIG_84848_8 = 9826,
MINT_ICALLSIG_84884_8 = 9874,
MINT_ICALLSIG_84888_8 = 9890,
MINT_ICALLSIG_88444_8 = 10578,
MINT_ICALLSIG_88448_8 = 10594,
MINT_ICALLSIG_88484_8 = 10642,
MINT_ICALLSIG_88488_8 = 10658,
MINT_ICALLSIG_88844_8 = 10834,
MINT_ICALLSIG_88848_8 = 10850,
MINT_ICALLSIG_88884_8 = 10898,
MINT_ICALLSIG_88888_8 = 10914,
MINT_ICALLSIG_444444_V = 5460,
MINT_ICALLSIG_444448_V = 5464,
MINT_ICALLSIG_444484_V = 5476,
MINT_ICALLSIG_444488_V = 5480,
MINT_ICALLSIG_444844_V = 5524,
MINT_ICALLSIG_444848_V = 5528,
MINT_ICALLSIG_444884_V = 5540,
MINT_ICALLSIG_444888_V = 5544,
MINT_ICALLSIG_448444_V = 5716,
MINT_ICALLSIG_448448_V = 5720,
MINT_ICALLSIG_448484_V = 5732,
MINT_ICALLSIG_448488_V = 5736,
MINT_ICALLSIG_448844_V = 5780,
MINT_ICALLSIG_448848_V = 5784,
MINT_ICALLSIG_448884_V = 5796,
MINT_ICALLSIG_448888_V = 5800,
MINT_ICALLSIG_484444_V = 6484,
MINT_ICALLSIG_484448_V = 6488,
MINT_ICALLSIG_484484_V = 6500,
MINT_ICALLSIG_484488_V = 6504,
MINT_ICALLSIG_484844_V = 6548,
MINT_ICALLSIG_484848_V = 6552,
MINT_ICALLSIG_484884_V = 6564,
MINT_ICALLSIG_484888_V = 6568,
MINT_ICALLSIG_488444_V = 6740,
MINT_ICALLSIG_488448_V = 6744,
MINT_ICALLSIG_488484_V = 6756,
MINT_ICALLSIG_488488_V = 6760,
MINT_ICALLSIG_488844_V = 6804,
MINT_ICALLSIG_488848_V = 6808,
MINT_ICALLSIG_488884_V = 6820,
MINT_ICALLSIG_488888_V = 6824,
MINT_ICALLSIG_844444_V = 9556,
MINT_ICALLSIG_844448_V = 9560,
MINT_ICALLSIG_844484_V = 9572,
MINT_ICALLSIG_844488_V = 9576,
MINT_ICALLSIG_844844_V = 9620,
MINT_ICALLSIG_844848_V = 9624,
MINT_ICALLSIG_844884_V = 9636,
MINT_ICALLSIG_844888_V = 9640,
MINT_ICALLSIG_848444_V = 9812,
MINT_ICALLSIG_848448_V = 9816,
MINT_ICALLSIG_848484_V = 9828,
MINT_ICALLSIG_848488_V = 9832,
MINT_ICALLSIG_848844_V = 9876,
MINT_ICALLSIG_848848_V = 9880,
MINT_ICALLSIG_848884_V = 9892,
MINT_ICALLSIG_848888_V = 9896,
MINT_ICALLSIG_884444_V = 10580,
MINT_ICALLSIG_884448_V = 10584,
MINT_ICALLSIG_884484_V = 10596,
MINT_ICALLSIG_884488_V = 10600,
MINT_ICALLSIG_884844_V = 10644,
MINT_ICALLSIG_884848_V = 10648,
MINT_ICALLSIG_884884_V = 10660,
MINT_ICALLSIG_884888_V = 10664,
MINT_ICALLSIG_888444_V = 10836,
MINT_ICALLSIG_888448_V = 10840,
MINT_ICALLSIG_888484_V = 10852,
MINT_ICALLSIG_888488_V = 10856,
MINT_ICALLSIG_888844_V = 10900,
MINT_ICALLSIG_888848_V = 10904,
MINT_ICALLSIG_888884_V = 10916,
MINT_ICALLSIG_888888_V = 10920,
MINT_ICALLSIG_444444_4 = 5461,
MINT_ICALLSIG_444448_4 = 5465,
MINT_ICALLSIG_444484_4 = 5477,
MINT_ICALLSIG_444488_4 = 5481,
MINT_ICALLSIG_444844_4 = 5525,
MINT_ICALLSIG_444848_4 = 5529,
MINT_ICALLSIG_444884_4 = 5541,
MINT_ICALLSIG_444888_4 = 5545,
MINT_ICALLSIG_448444_4 = 5717,
MINT_ICALLSIG_448448_4 = 5721,
MINT_ICALLSIG_448484_4 = 5733,
MINT_ICALLSIG_448488_4 = 5737,
MINT_ICALLSIG_448844_4 = 5781,
MINT_ICALLSIG_448848_4 = 5785,
MINT_ICALLSIG_448884_4 = 5797,
MINT_ICALLSIG_448888_4 = 5801,
MINT_ICALLSIG_484444_4 = 6485,
MINT_ICALLSIG_484448_4 = 6489,
MINT_ICALLSIG_484484_4 = 6501,
MINT_ICALLSIG_484488_4 = 6505,
MINT_ICALLSIG_484844_4 = 6549,
MINT_ICALLSIG_484848_4 = 6553,
MINT_ICALLSIG_484884_4 = 6565,
MINT_ICALLSIG_484888_4 = 6569,
MINT_ICALLSIG_488444_4 = 6741,
MINT_ICALLSIG_488448_4 = 6745,
MINT_ICALLSIG_488484_4 = 6757,
MINT_ICALLSIG_488488_4 = 6761,
MINT_ICALLSIG_488844_4 = 6805,
MINT_ICALLSIG_488848_4 = 6809,
MINT_ICALLSIG_488884_4 = 6821,
MINT_ICALLSIG_488888_4 = 6825,
MINT_ICALLSIG_844444_4 = 9557,
MINT_ICALLSIG_844448_4 = 9561,
MINT_ICALLSIG_844484_4 = 9573,
MINT_ICALLSIG_844488_4 = 9577,
MINT_ICALLSIG_844844_4 = 9621,
MINT_ICALLSIG_844848_4 = 9625,
MINT_ICALLSIG_844884_4 = 9637,
MINT_ICALLSIG_844888_4 = 9641,
MINT_ICALLSIG_848444_4 = 9813,
MINT_ICALLSIG_848448_4 = 9817,
MINT_ICALLSIG_848484_4 = 9829,
MINT_ICALLSIG_848488_4 = 9833,
MINT_ICALLSIG_848844_4 = 9877,
MINT_ICALLSIG_848848_4 = 9881,
MINT_ICALLSIG_848884_4 = 9893,
MINT_ICALLSIG_848888_4 = 9897,
MINT_ICALLSIG_884444_4 = 10581,
MINT_ICALLSIG_884448_4 = 10585,
MINT_ICALLSIG_884484_4 = 10597,
MINT_ICALLSIG_884488_4 = 10601,
MINT_ICALLSIG_884844_4 = 10645,
MINT_ICALLSIG_884848_4 = 10649,
MINT_ICALLSIG_884884_4 = 10661,
MINT_ICALLSIG_884888_4 = 10665,
MINT_ICALLSIG_888444_4 = 10837,
MINT_ICALLSIG_888448_4 = 10841,
MINT_ICALLSIG_888484_4 = 10853,
MINT_ICALLSIG_888488_4 = 10857,
MINT_ICALLSIG_888844_4 = 10901,
MINT_ICALLSIG_888848_4 = 10905,
MINT_ICALLSIG_888884_4 = 10917,
MINT_ICALLSIG_888888_4 = 10921,
MINT_ICALLSIG_444444_8 = 5462,
MINT_ICALLSIG_444448_8 = 5466,
MINT_ICALLSIG_444484_8 = 5478,
MINT_ICALLSIG_444488_8 = 5482,
MINT_ICALLSIG_444844_8 = 5526,
MINT_ICALLSIG_444848_8 = 5530,
MINT_ICALLSIG_444884_8 = 5542,
MINT_ICALLSIG_444888_8 = 5546,
MINT_ICALLSIG_448444_8 = 5718,
MINT_ICALLSIG_448448_8 = 5722,
MINT_ICALLSIG_448484_8 = 5734,
MINT_ICALLSIG_448488_8 = 5738,
MINT_ICALLSIG_448844_8 = 5782,
MINT_ICALLSIG_448848_8 = 5786,
MINT_ICALLSIG_448884_8 = 5798,
MINT_ICALLSIG_448888_8 = 5802,
MINT_ICALLSIG_484444_8 = 6486,
MINT_ICALLSIG_484448_8 = 6490,
MINT_ICALLSIG_484484_8 = 6502,
MINT_ICALLSIG_484488_8 = 6506,
MINT_ICALLSIG_484844_8 = 6550,
MINT_ICALLSIG_484848_8 = 6554,
MINT_ICALLSIG_484884_8 = 6566,
MINT_ICALLSIG_484888_8 = 6570,
MINT_ICALLSIG_488444_8 = 6742,
MINT_ICALLSIG_488448_8 = 6746,
MINT_ICALLSIG_488484_8 = 6758,
MINT_ICALLSIG_488488_8 = 6762,
MINT_ICALLSIG_488844_8 = 6806,
MINT_ICALLSIG_488848_8 = 6810,
MINT_ICALLSIG_488884_8 = 6822,
MINT_ICALLSIG_488888_8 = 6826,
MINT_ICALLSIG_844444_8 = 9558,
MINT_ICALLSIG_844448_8 = 9562,
MINT_ICALLSIG_844484_8 = 9574,
MINT_ICALLSIG_844488_8 = 9578,
MINT_ICALLSIG_844844_8 = 9622,
MINT_ICALLSIG_844848_8 = 9626,
MINT_ICALLSIG_844884_8 = 9638,
MINT_ICALLSIG_844888_8 = 9642,
MINT_ICALLSIG_848444_8 = 9814,
MINT_ICALLSIG_848448_8 = 9818,
MINT_ICALLSIG_848484_8 = 9830,
MINT_ICALLSIG_848488_8 = 9834,
MINT_ICALLSIG_848844_8 = 9878,
MINT_ICALLSIG_848848_8 = 9882,
MINT_ICALLSIG_848884_8 = 9894,
MINT_ICALLSIG_848888_8 = 9898,
MINT_ICALLSIG_884444_8 = 10582,
MINT_ICALLSIG_884448_8 = 10586,
MINT_ICALLSIG_884484_8 = 10598,
MINT_ICALLSIG_884488_8 = 10602,
MINT_ICALLSIG_884844_8 = 10646,
MINT_ICALLSIG_884848_8 = 10650,
MINT_ICALLSIG_884884_8 = 10662,
MINT_ICALLSIG_884888_8 = 10666,
MINT_ICALLSIG_888444_8 = 10838,
MINT_ICALLSIG_888448_8 = 10842,
MINT_ICALLSIG_888484_8 = 10854,
MINT_ICALLSIG_888488_8 = 10858,
MINT_ICALLSIG_888844_8 = 10902,
MINT_ICALLSIG_888848_8 = 10906,
MINT_ICALLSIG_888884_8 = 10918,
MINT_ICALLSIG_888888_8 = 10922,
} MintICallSig;
#endif
