#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ae2490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae2620 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1af6be0 .functor NOT 1, L_0x1b280d0, C4<0>, C4<0>, C4<0>;
L_0x1b27e30 .functor XOR 1, L_0x1b27cd0, L_0x1b27d90, C4<0>, C4<0>;
L_0x1b27fc0 .functor XOR 1, L_0x1b27e30, L_0x1b27ef0, C4<0>, C4<0>;
v0x1b1fb80_0 .net *"_ivl_10", 0 0, L_0x1b27ef0;  1 drivers
v0x1b1fc80_0 .net *"_ivl_12", 0 0, L_0x1b27fc0;  1 drivers
v0x1b1fd60_0 .net *"_ivl_2", 0 0, L_0x1b21a10;  1 drivers
v0x1b1fe20_0 .net *"_ivl_4", 0 0, L_0x1b27cd0;  1 drivers
v0x1b1ff00_0 .net *"_ivl_6", 0 0, L_0x1b27d90;  1 drivers
v0x1b20030_0 .net *"_ivl_8", 0 0, L_0x1b27e30;  1 drivers
v0x1b20110_0 .net "a", 0 0, v0x1b1a410_0;  1 drivers
v0x1b201b0_0 .net "b", 0 0, v0x1b1a4b0_0;  1 drivers
v0x1b20250_0 .net "c", 0 0, v0x1b1a550_0;  1 drivers
v0x1b202f0_0 .var "clk", 0 0;
v0x1b20390_0 .net "d", 0 0, v0x1b1a690_0;  1 drivers
v0x1b20430_0 .net "q_dut", 0 0, L_0x1b27900;  1 drivers
v0x1b204d0_0 .net "q_ref", 0 0, L_0x1af6c50;  1 drivers
v0x1b20570_0 .var/2u "stats1", 159 0;
v0x1b20610_0 .var/2u "strobe", 0 0;
v0x1b206b0_0 .net "tb_match", 0 0, L_0x1b280d0;  1 drivers
v0x1b20770_0 .net "tb_mismatch", 0 0, L_0x1af6be0;  1 drivers
v0x1b20830_0 .net "wavedrom_enable", 0 0, v0x1b1a780_0;  1 drivers
v0x1b208d0_0 .net "wavedrom_title", 511 0, v0x1b1a820_0;  1 drivers
L_0x1b21a10 .concat [ 1 0 0 0], L_0x1af6c50;
L_0x1b27cd0 .concat [ 1 0 0 0], L_0x1af6c50;
L_0x1b27d90 .concat [ 1 0 0 0], L_0x1b27900;
L_0x1b27ef0 .concat [ 1 0 0 0], L_0x1af6c50;
L_0x1b280d0 .cmp/eeq 1, L_0x1b21a10, L_0x1b27fc0;
S_0x1ae27b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ae2620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1accea0 .functor OR 1, v0x1b1a410_0, v0x1b1a4b0_0, C4<0>, C4<0>;
L_0x1ae2f10 .functor OR 1, v0x1b1a550_0, v0x1b1a690_0, C4<0>, C4<0>;
L_0x1af6c50 .functor AND 1, L_0x1accea0, L_0x1ae2f10, C4<1>, C4<1>;
v0x1af6e50_0 .net *"_ivl_0", 0 0, L_0x1accea0;  1 drivers
v0x1af6ef0_0 .net *"_ivl_2", 0 0, L_0x1ae2f10;  1 drivers
v0x1accff0_0 .net "a", 0 0, v0x1b1a410_0;  alias, 1 drivers
v0x1acd090_0 .net "b", 0 0, v0x1b1a4b0_0;  alias, 1 drivers
v0x1b19890_0 .net "c", 0 0, v0x1b1a550_0;  alias, 1 drivers
v0x1b199a0_0 .net "d", 0 0, v0x1b1a690_0;  alias, 1 drivers
v0x1b19a60_0 .net "q", 0 0, L_0x1af6c50;  alias, 1 drivers
S_0x1b19bc0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ae2620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b1a410_0 .var "a", 0 0;
v0x1b1a4b0_0 .var "b", 0 0;
v0x1b1a550_0 .var "c", 0 0;
v0x1b1a5f0_0 .net "clk", 0 0, v0x1b202f0_0;  1 drivers
v0x1b1a690_0 .var "d", 0 0;
v0x1b1a780_0 .var "wavedrom_enable", 0 0;
v0x1b1a820_0 .var "wavedrom_title", 511 0;
E_0x1add430/0 .event negedge, v0x1b1a5f0_0;
E_0x1add430/1 .event posedge, v0x1b1a5f0_0;
E_0x1add430 .event/or E_0x1add430/0, E_0x1add430/1;
E_0x1add680 .event posedge, v0x1b1a5f0_0;
E_0x1ac59f0 .event negedge, v0x1b1a5f0_0;
S_0x1b19f10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b19bc0;
 .timescale -12 -12;
v0x1b1a110_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b1a210 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b19bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b1a980 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ae2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b20c00 .functor NOT 1, v0x1b1a410_0, C4<0>, C4<0>, C4<0>;
L_0x1b20c90 .functor NOT 1, v0x1b1a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b20d20 .functor AND 1, L_0x1b20c00, L_0x1b20c90, C4<1>, C4<1>;
L_0x1b20d90 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b20e30 .functor AND 1, L_0x1b20d20, L_0x1b20d90, C4<1>, C4<1>;
L_0x1b20f40 .functor AND 1, L_0x1b20e30, v0x1b1a690_0, C4<1>, C4<1>;
L_0x1b21040 .functor NOT 1, v0x1b1a410_0, C4<0>, C4<0>, C4<0>;
L_0x1b210b0 .functor NOT 1, v0x1b1a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b21170 .functor AND 1, L_0x1b21040, L_0x1b210b0, C4<1>, C4<1>;
L_0x1b21280 .functor AND 1, L_0x1b21170, v0x1b1a550_0, C4<1>, C4<1>;
L_0x1b213a0 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b21410 .functor AND 1, L_0x1b21280, L_0x1b213a0, C4<1>, C4<1>;
L_0x1b21540 .functor OR 1, L_0x1b20f40, L_0x1b21410, C4<0>, C4<0>;
L_0x1b21650 .functor NOT 1, v0x1b1a410_0, C4<0>, C4<0>, C4<0>;
L_0x1b214d0 .functor AND 1, L_0x1b21650, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b21790 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b21890 .functor AND 1, L_0x1b214d0, L_0x1b21790, C4<1>, C4<1>;
L_0x1b219a0 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b21ab0 .functor AND 1, L_0x1b21890, L_0x1b219a0, C4<1>, C4<1>;
L_0x1b21bc0 .functor OR 1, L_0x1b21540, L_0x1b21ab0, C4<0>, C4<0>;
L_0x1b21d80 .functor NOT 1, v0x1b1a410_0, C4<0>, C4<0>, C4<0>;
L_0x1b21f00 .functor AND 1, L_0x1b21d80, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b22190 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b22310 .functor AND 1, L_0x1b21f00, L_0x1b22190, C4<1>, C4<1>;
L_0x1b224f0 .functor AND 1, L_0x1b22310, v0x1b1a690_0, C4<1>, C4<1>;
L_0x1b226c0 .functor OR 1, L_0x1b21bc0, L_0x1b224f0, C4<0>, C4<0>;
L_0x1b228b0 .functor NOT 1, v0x1b1a410_0, C4<0>, C4<0>, C4<0>;
L_0x1b22920 .functor AND 1, L_0x1b228b0, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b22ad0 .functor AND 1, L_0x1b22920, v0x1b1a550_0, C4<1>, C4<1>;
L_0x1b22b90 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b22d00 .functor AND 1, L_0x1b22ad0, L_0x1b22b90, C4<1>, C4<1>;
L_0x1b22e10 .functor OR 1, L_0x1b226c0, L_0x1b22d00, C4<0>, C4<0>;
L_0x1b23030 .functor NOT 1, v0x1b1a410_0, C4<0>, C4<0>, C4<0>;
L_0x1b230a0 .functor AND 1, L_0x1b23030, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b23280 .functor AND 1, L_0x1b230a0, v0x1b1a550_0, C4<1>, C4<1>;
L_0x1b23340 .functor AND 1, L_0x1b23280, v0x1b1a690_0, C4<1>, C4<1>;
L_0x1b23530 .functor OR 1, L_0x1b22e10, L_0x1b23340, C4<0>, C4<0>;
L_0x1b23640 .functor NOT 1, v0x1b1a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b237f0 .functor AND 1, v0x1b1a410_0, L_0x1b23640, C4<1>, C4<1>;
L_0x1b238b0 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b23a70 .functor AND 1, L_0x1b237f0, L_0x1b238b0, C4<1>, C4<1>;
L_0x1b23b80 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b23d50 .functor AND 1, L_0x1b23a70, L_0x1b23b80, C4<1>, C4<1>;
L_0x1b23e60 .functor OR 1, L_0x1b23530, L_0x1b23d50, C4<0>, C4<0>;
L_0x1b240e0 .functor NOT 1, v0x1b1a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b24150 .functor AND 1, v0x1b1a410_0, L_0x1b240e0, C4<1>, C4<1>;
L_0x1b24390 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b24400 .functor AND 1, L_0x1b24150, L_0x1b24390, C4<1>, C4<1>;
L_0x1b246a0 .functor AND 1, L_0x1b24400, v0x1b1a690_0, C4<1>, C4<1>;
L_0x1b24760 .functor OR 1, L_0x1b23e60, L_0x1b246a0, C4<0>, C4<0>;
L_0x1b24a10 .functor NOT 1, v0x1b1a4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b24a80 .functor AND 1, v0x1b1a410_0, L_0x1b24a10, C4<1>, C4<1>;
L_0x1b24cf0 .functor AND 1, L_0x1b24a80, v0x1b1a550_0, C4<1>, C4<1>;
L_0x1b24db0 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b24fe0 .functor AND 1, L_0x1b24cf0, L_0x1b24db0, C4<1>, C4<1>;
L_0x1b250f0 .functor OR 1, L_0x1b24760, L_0x1b24fe0, C4<0>, C4<0>;
L_0x1b253d0 .functor AND 1, v0x1b1a410_0, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b25440 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b25690 .functor AND 1, L_0x1b253d0, L_0x1b25440, C4<1>, C4<1>;
L_0x1b257a0 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b25a00 .functor AND 1, L_0x1b25690, L_0x1b257a0, C4<1>, C4<1>;
L_0x1b25b10 .functor OR 1, L_0x1b250f0, L_0x1b25a00, C4<0>, C4<0>;
L_0x1b25e20 .functor AND 1, v0x1b1a410_0, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b25e90 .functor NOT 1, v0x1b1a550_0, C4<0>, C4<0>, C4<0>;
L_0x1b26110 .functor AND 1, L_0x1b25e20, L_0x1b25e90, C4<1>, C4<1>;
L_0x1b26220 .functor AND 1, L_0x1b26110, v0x1b1a690_0, C4<1>, C4<1>;
L_0x1b26500 .functor OR 1, L_0x1b25b10, L_0x1b26220, C4<0>, C4<0>;
L_0x1b26610 .functor AND 1, v0x1b1a410_0, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b268b0 .functor AND 1, L_0x1b26610, v0x1b1a550_0, C4<1>, C4<1>;
L_0x1b26b80 .functor NOT 1, v0x1b1a690_0, C4<0>, C4<0>, C4<0>;
L_0x1b27040 .functor AND 1, L_0x1b268b0, L_0x1b26b80, C4<1>, C4<1>;
L_0x1b27150 .functor OR 1, L_0x1b26500, L_0x1b27040, C4<0>, C4<0>;
L_0x1b274b0 .functor AND 1, v0x1b1a410_0, v0x1b1a4b0_0, C4<1>, C4<1>;
L_0x1b27520 .functor AND 1, L_0x1b274b0, v0x1b1a550_0, C4<1>, C4<1>;
L_0x1b27840 .functor AND 1, L_0x1b27520, v0x1b1a690_0, C4<1>, C4<1>;
L_0x1b27900 .functor OR 1, L_0x1b27150, L_0x1b27840, C4<0>, C4<0>;
v0x1b1ac70_0 .net *"_ivl_0", 0 0, L_0x1b20c00;  1 drivers
v0x1b1ad50_0 .net *"_ivl_10", 0 0, L_0x1b20f40;  1 drivers
v0x1b1ae30_0 .net *"_ivl_100", 0 0, L_0x1b24a10;  1 drivers
v0x1b1af20_0 .net *"_ivl_102", 0 0, L_0x1b24a80;  1 drivers
v0x1b1b000_0 .net *"_ivl_104", 0 0, L_0x1b24cf0;  1 drivers
v0x1b1b130_0 .net *"_ivl_106", 0 0, L_0x1b24db0;  1 drivers
v0x1b1b210_0 .net *"_ivl_108", 0 0, L_0x1b24fe0;  1 drivers
v0x1b1b2f0_0 .net *"_ivl_110", 0 0, L_0x1b250f0;  1 drivers
v0x1b1b3d0_0 .net *"_ivl_112", 0 0, L_0x1b253d0;  1 drivers
v0x1b1b4b0_0 .net *"_ivl_114", 0 0, L_0x1b25440;  1 drivers
v0x1b1b590_0 .net *"_ivl_116", 0 0, L_0x1b25690;  1 drivers
v0x1b1b670_0 .net *"_ivl_118", 0 0, L_0x1b257a0;  1 drivers
v0x1b1b750_0 .net *"_ivl_12", 0 0, L_0x1b21040;  1 drivers
v0x1b1b830_0 .net *"_ivl_120", 0 0, L_0x1b25a00;  1 drivers
v0x1b1b910_0 .net *"_ivl_122", 0 0, L_0x1b25b10;  1 drivers
v0x1b1b9f0_0 .net *"_ivl_124", 0 0, L_0x1b25e20;  1 drivers
v0x1b1bad0_0 .net *"_ivl_126", 0 0, L_0x1b25e90;  1 drivers
v0x1b1bbb0_0 .net *"_ivl_128", 0 0, L_0x1b26110;  1 drivers
v0x1b1bc90_0 .net *"_ivl_130", 0 0, L_0x1b26220;  1 drivers
v0x1b1bd70_0 .net *"_ivl_132", 0 0, L_0x1b26500;  1 drivers
v0x1b1be50_0 .net *"_ivl_134", 0 0, L_0x1b26610;  1 drivers
v0x1b1bf30_0 .net *"_ivl_136", 0 0, L_0x1b268b0;  1 drivers
v0x1b1c010_0 .net *"_ivl_138", 0 0, L_0x1b26b80;  1 drivers
v0x1b1c0f0_0 .net *"_ivl_14", 0 0, L_0x1b210b0;  1 drivers
v0x1b1c1d0_0 .net *"_ivl_140", 0 0, L_0x1b27040;  1 drivers
v0x1b1c2b0_0 .net *"_ivl_142", 0 0, L_0x1b27150;  1 drivers
v0x1b1c390_0 .net *"_ivl_144", 0 0, L_0x1b274b0;  1 drivers
v0x1b1c470_0 .net *"_ivl_146", 0 0, L_0x1b27520;  1 drivers
v0x1b1c550_0 .net *"_ivl_148", 0 0, L_0x1b27840;  1 drivers
v0x1b1c630_0 .net *"_ivl_16", 0 0, L_0x1b21170;  1 drivers
v0x1b1c710_0 .net *"_ivl_18", 0 0, L_0x1b21280;  1 drivers
v0x1b1c7f0_0 .net *"_ivl_2", 0 0, L_0x1b20c90;  1 drivers
v0x1b1c8d0_0 .net *"_ivl_20", 0 0, L_0x1b213a0;  1 drivers
v0x1b1cbc0_0 .net *"_ivl_22", 0 0, L_0x1b21410;  1 drivers
v0x1b1cca0_0 .net *"_ivl_24", 0 0, L_0x1b21540;  1 drivers
v0x1b1cd80_0 .net *"_ivl_26", 0 0, L_0x1b21650;  1 drivers
v0x1b1ce60_0 .net *"_ivl_28", 0 0, L_0x1b214d0;  1 drivers
v0x1b1cf40_0 .net *"_ivl_30", 0 0, L_0x1b21790;  1 drivers
v0x1b1d020_0 .net *"_ivl_32", 0 0, L_0x1b21890;  1 drivers
v0x1b1d100_0 .net *"_ivl_34", 0 0, L_0x1b219a0;  1 drivers
v0x1b1d1e0_0 .net *"_ivl_36", 0 0, L_0x1b21ab0;  1 drivers
v0x1b1d2c0_0 .net *"_ivl_38", 0 0, L_0x1b21bc0;  1 drivers
v0x1b1d3a0_0 .net *"_ivl_4", 0 0, L_0x1b20d20;  1 drivers
v0x1b1d480_0 .net *"_ivl_40", 0 0, L_0x1b21d80;  1 drivers
v0x1b1d560_0 .net *"_ivl_42", 0 0, L_0x1b21f00;  1 drivers
v0x1b1d640_0 .net *"_ivl_44", 0 0, L_0x1b22190;  1 drivers
v0x1b1d720_0 .net *"_ivl_46", 0 0, L_0x1b22310;  1 drivers
v0x1b1d800_0 .net *"_ivl_48", 0 0, L_0x1b224f0;  1 drivers
v0x1b1d8e0_0 .net *"_ivl_50", 0 0, L_0x1b226c0;  1 drivers
v0x1b1d9c0_0 .net *"_ivl_52", 0 0, L_0x1b228b0;  1 drivers
v0x1b1daa0_0 .net *"_ivl_54", 0 0, L_0x1b22920;  1 drivers
v0x1b1db80_0 .net *"_ivl_56", 0 0, L_0x1b22ad0;  1 drivers
v0x1b1dc60_0 .net *"_ivl_58", 0 0, L_0x1b22b90;  1 drivers
v0x1b1dd40_0 .net *"_ivl_6", 0 0, L_0x1b20d90;  1 drivers
v0x1b1de20_0 .net *"_ivl_60", 0 0, L_0x1b22d00;  1 drivers
v0x1b1df00_0 .net *"_ivl_62", 0 0, L_0x1b22e10;  1 drivers
v0x1b1dfe0_0 .net *"_ivl_64", 0 0, L_0x1b23030;  1 drivers
v0x1b1e0c0_0 .net *"_ivl_66", 0 0, L_0x1b230a0;  1 drivers
v0x1b1e1a0_0 .net *"_ivl_68", 0 0, L_0x1b23280;  1 drivers
v0x1b1e280_0 .net *"_ivl_70", 0 0, L_0x1b23340;  1 drivers
v0x1b1e360_0 .net *"_ivl_72", 0 0, L_0x1b23530;  1 drivers
v0x1b1e440_0 .net *"_ivl_74", 0 0, L_0x1b23640;  1 drivers
v0x1b1e520_0 .net *"_ivl_76", 0 0, L_0x1b237f0;  1 drivers
v0x1b1e600_0 .net *"_ivl_78", 0 0, L_0x1b238b0;  1 drivers
v0x1b1e6e0_0 .net *"_ivl_8", 0 0, L_0x1b20e30;  1 drivers
v0x1b1ebd0_0 .net *"_ivl_80", 0 0, L_0x1b23a70;  1 drivers
v0x1b1ecb0_0 .net *"_ivl_82", 0 0, L_0x1b23b80;  1 drivers
v0x1b1ed90_0 .net *"_ivl_84", 0 0, L_0x1b23d50;  1 drivers
v0x1b1ee70_0 .net *"_ivl_86", 0 0, L_0x1b23e60;  1 drivers
v0x1b1ef50_0 .net *"_ivl_88", 0 0, L_0x1b240e0;  1 drivers
v0x1b1f030_0 .net *"_ivl_90", 0 0, L_0x1b24150;  1 drivers
v0x1b1f110_0 .net *"_ivl_92", 0 0, L_0x1b24390;  1 drivers
v0x1b1f1f0_0 .net *"_ivl_94", 0 0, L_0x1b24400;  1 drivers
v0x1b1f2d0_0 .net *"_ivl_96", 0 0, L_0x1b246a0;  1 drivers
v0x1b1f3b0_0 .net *"_ivl_98", 0 0, L_0x1b24760;  1 drivers
v0x1b1f490_0 .net "a", 0 0, v0x1b1a410_0;  alias, 1 drivers
v0x1b1f530_0 .net "b", 0 0, v0x1b1a4b0_0;  alias, 1 drivers
v0x1b1f620_0 .net "c", 0 0, v0x1b1a550_0;  alias, 1 drivers
v0x1b1f710_0 .net "d", 0 0, v0x1b1a690_0;  alias, 1 drivers
v0x1b1f800_0 .net "q", 0 0, L_0x1b27900;  alias, 1 drivers
S_0x1b1f960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ae2620;
 .timescale -12 -12;
E_0x1add1d0 .event anyedge, v0x1b20610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b20610_0;
    %nor/r;
    %assign/vec4 v0x1b20610_0, 0;
    %wait E_0x1add1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b19bc0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a4b0_0, 0;
    %assign/vec4 v0x1b1a410_0, 0;
    %wait E_0x1ac59f0;
    %wait E_0x1add680;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a4b0_0, 0;
    %assign/vec4 v0x1b1a410_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1add430;
    %load/vec4 v0x1b1a410_0;
    %load/vec4 v0x1b1a4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b1a550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b1a690_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a4b0_0, 0;
    %assign/vec4 v0x1b1a410_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b1a210;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1add430;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b1a690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b1a4b0_0, 0;
    %assign/vec4 v0x1b1a410_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ae2620;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b202f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b20610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ae2620;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b202f0_0;
    %inv;
    %store/vec4 v0x1b202f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ae2620;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b1a5f0_0, v0x1b20770_0, v0x1b20110_0, v0x1b201b0_0, v0x1b20250_0, v0x1b20390_0, v0x1b204d0_0, v0x1b20430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ae2620;
T_7 ;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ae2620;
T_8 ;
    %wait E_0x1add430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b20570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b20570_0, 4, 32;
    %load/vec4 v0x1b206b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b20570_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b20570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b20570_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b204d0_0;
    %load/vec4 v0x1b204d0_0;
    %load/vec4 v0x1b20430_0;
    %xor;
    %load/vec4 v0x1b204d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b20570_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b20570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b20570_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/circuit3/iter9/response0/top_module.sv";
