INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Ankur/full_adder/full_adder.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
