
*** Running vivado
    with args -log OurProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OurProcessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source OurProcessor.tcl -notrace
Command: synth_design -top OurProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.734 ; gain = 94.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OurProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'SlowClock' of component 'Slow_Clk' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'NanoProcessor' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:34' bound to instance 'Processor43' of component 'NanoProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:70]
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:34' bound to instance 'ProgramCounter' of component 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_0' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_1' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_2' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramRom' of component 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (4#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (5#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_1' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (6#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:34' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (7#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Registerbank' of component 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_new' of component 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_0' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (10#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_1' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:85]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_2' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_3' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_4' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_5' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:121]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_6' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_7' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (11#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_0' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (12#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_1' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:190]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:34' bound to instance 'AddSub' of component 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'RCA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA_0' of component 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (13#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FA' (14#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RCA' (15#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (16#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:213]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder3bit' of component 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (17#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (18#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT' of component 'LUT_16_7' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:79]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'OurProcessor' (20#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:45]
WARNING: [Synth 8-3917] design OurProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 490.867 ; gain = 150.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 490.867 ; gain = 150.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 490.867 ; gain = 150.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OurProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OurProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 810.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 810.652 ; gain = 469.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 810.652 ; gain = 469.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 810.652 ; gain = 469.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 810.652 ; gain = 469.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Register_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "SlowClock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SlowClock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design OurProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_0/Q_reg[3]' (FDCE) to 'Processor43/Registerbank/Register_4bit_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_0/Q_reg[2]' (FDCE) to 'Processor43/Registerbank/Register_4bit_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_0/Q_reg[0]' (FDCE) to 'Processor43/Registerbank/Register_4bit_0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor43/Registerbank/Register_4bit_0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Processor43/Registerbank/Register_4bit_0/Q_reg[1]) is unused and will be removed from module OurProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 810.652 ; gain = 469.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 817.113 ; gain = 476.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 838.773 ; gain = 498.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_3/Q_reg[1]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_4/Q_reg[1]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_6/Q_reg[1]' (FDCE) to 'Processor43/Registerbank/Register_4bit_5/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor43/Registerbank/Register_4bit_5/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_3/Q_reg[0]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_4/Q_reg[0]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_6/Q_reg[0]' (FDCE) to 'Processor43/Registerbank/Register_4bit_5/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor43/Registerbank/Register_4bit_5/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_3/Q_reg[3]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_4/Q_reg[3]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_6/Q_reg[3]' (FDCE) to 'Processor43/Registerbank/Register_4bit_5/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor43/Registerbank/Register_4bit_5/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_3/Q_reg[2]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_4/Q_reg[2]' (FDCE) to 'Processor43/Registerbank/Register_4bit_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor43/Registerbank/Register_4bit_6/Q_reg[2]' (FDCE) to 'Processor43/Registerbank/Register_4bit_5/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor43/Registerbank/Register_4bit_5/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor43/Registerbank/Register_4bit_5/Q_reg[1]) is unused and will be removed from module OurProcessor.
WARNING: [Synth 8-3332] Sequential element (Processor43/Registerbank/Register_4bit_5/Q_reg[0]) is unused and will be removed from module OurProcessor.
WARNING: [Synth 8-3332] Sequential element (Processor43/Registerbank/Register_4bit_5/Q_reg[3]) is unused and will be removed from module OurProcessor.
WARNING: [Synth 8-3332] Sequential element (Processor43/Registerbank/Register_4bit_5/Q_reg[2]) is unused and will be removed from module OurProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     6|
|6     |LUT4   |    16|
|7     |LUT5   |    15|
|8     |LUT6   |     8|
|9     |FDCE   |    15|
|10    |FDRE   |    34|
|11    |IBUF   |     2|
|12    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   125|
|2     |  Processor43         |NanoProcessor   |    50|
|3     |    ProgramCounter    |PC              |    26|
|4     |      DFF_0           |D_FF            |    17|
|5     |      DFF_1           |D_FF_2          |     6|
|6     |      DFF_2           |D_FF_3          |     3|
|7     |    Registerbank      |Register_Bank   |    24|
|8     |      Register_4bit_1 |Register_4bit   |     4|
|9     |      Register_4bit_2 |Register_4bit_0 |     9|
|10    |      Register_4bit_7 |Register_4bit_1 |    11|
|11    |  SlowClock           |Slow_Clk        |    54|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 840.613 ; gain = 180.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 840.613 ; gain = 499.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 840.977 ; gain = 512.879
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.runs/synth_1/OurProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OurProcessor_utilization_synth.rpt -pb OurProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 840.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug  7 09:38:15 2022...
