
---------- Begin Simulation Statistics ----------
final_tick                               127963093500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85256                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658620                       # Number of bytes of host memory used
host_op_rate                                    96268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3291.02                       # Real time elapsed on the host
host_tick_rate                               38882507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   280579389                       # Number of instructions simulated
sim_ops                                     316819327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127963                       # Number of seconds simulated
sim_ticks                                127963093500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                1137782402                       # number of cc regfile reads
system.cpu.cc_regfile_writes                233694591                       # number of cc regfile writes
system.cpu.committedInsts                   280579389                       # Number of Instructions Simulated
system.cpu.committedOps                     316819327                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.912135                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912135                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                        63430850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3316932                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 50402894                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.374937                       # Inst execution rate
system.cpu.iew.exec_refs                     54571678                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   24460557                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13902878                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              31428857                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             175241                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            823514                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27737303                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           414862572                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30111121                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2903819                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             351882322                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  79800                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 29385                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2891138                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                117165                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6005                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1597090                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1719842                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 637786395                       # num instructions consuming a value
system.cpu.iew.wb_count                     348112745                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.380890                       # average fanout of values written-back
system.cpu.iew.wb_producers                 242926669                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.360208                       # insts written-back per cycle
system.cpu.iew.wb_sent                      348736788                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                450196624                       # number of integer regfile reads
system.cpu.int_regfile_writes               264462498                       # number of integer regfile writes
system.cpu.ipc                               1.096329                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.096329                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             21870      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             294531344     83.02%     83.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              4157289      1.17%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         146358      0.04%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30866828      8.70%     92.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25062452      7.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              354786141                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4058481                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011439                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2771596     68.29%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 684772     16.87%     85.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                602113     14.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              358822752                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          906303559                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    348112745                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         512911439                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  414571861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 354786141                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              290711                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        98043244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            177458                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          19043                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    311977045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     192495338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.843090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.892283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58107679     30.19%     30.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            49680911     25.81%     56.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26931223     13.99%     69.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17467403      9.07%     79.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            19397548     10.08%     89.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8801091      4.57%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8816899      4.58%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1997138      1.04%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1295446      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       192495338                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.386283                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1330419                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6739274                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31428857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27737303                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               472288250                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 482863                       # number of misc regfile writes
system.cpu.numCycles                        255926188                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          677766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                 19743                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       586715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1155708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        18983                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        18985                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1172343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1154148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2345679                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1173133                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                68717663                       # Number of BP lookups
system.cpu.branchPred.condPredicted          50150898                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3449740                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             27713526                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26532179                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.737291                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 7431018                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             387617                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1036382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             914454                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           121928                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         5246                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        98044589                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          271668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2846512                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    178722275                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.772691                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.125054                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        55073456     30.82%     30.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        60499358     33.85%     64.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        19120404     10.70%     75.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12041569      6.74%     82.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12413354      6.95%     89.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4637380      2.59%     91.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4274781      2.39%     94.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1830332      1.02%     95.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8831641      4.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    178722275                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            280579389                       # Number of instructions committed
system.cpu.commit.opsCommitted              316819327                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    46810585                       # Number of memory references committed
system.cpu.commit.loads                      24374900                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                      115470                       # Number of memory barriers committed
system.cpu.commit.branches                   45256995                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   284775217                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               6130748                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    265929883     83.94%     83.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      3932501      1.24%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc       146358      0.05%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24374900      7.69%     92.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     22435685      7.08%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    316819327                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8831641                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45922013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45922013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45922013                       # number of overall hits
system.cpu.dcache.overall_hits::total        45922013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        56048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          56048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        56048                       # number of overall misses
system.cpu.dcache.overall_misses::total         56048                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4666635497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4666635497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4666635497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4666635497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45978061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45978061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45978061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45978061                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001219                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001219                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001219                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001219                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83261.409809                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83261.409809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83261.409809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83261.409809                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          591                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2190                       # number of writebacks
system.cpu.dcache.writebacks::total              2190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30808                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2585617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2585617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2585617500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2585617500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83926.820956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83926.820956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83926.820956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83926.820956                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     24420349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24420349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        51402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         51402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4578036500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4578036500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     24471751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24471751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89063.392475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89063.392475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22519                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22519                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2553641000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2553641000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88413.288093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88413.288093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21501664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21501664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88598997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88598997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     21506310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21506310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19069.952002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19069.952002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31976500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31976500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16611.168831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16611.168831                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       115474                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       115474                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       115475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       115475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       115469                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       115469                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       115469                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       115469                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.303506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46183788                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1499.473636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.303506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92448810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92448810                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 67608885                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              46506503                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  63694745                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11794067                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2891138                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             25713733                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                635647                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              441365955                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1403215                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           81647993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      412279747                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    68717663                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           34877651                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     107167642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7028372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                27182                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        138275                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  53732212                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1600704                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          192495338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.432113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.217302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                103547845     53.79%     53.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 12217400      6.35%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10946537      5.69%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  6485613      3.37%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  6118445      3.18%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5595451      2.91%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  5719511      2.97%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  7081276      3.68%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 34783260     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            192495338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.268506                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.610932                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     52181056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         52181056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     52181056                       # number of overall hits
system.cpu.icache.overall_hits::total        52181056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1551155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1551155                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1551155                       # number of overall misses
system.cpu.icache.overall_misses::total       1551155                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  71708994500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  71708994500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  71708994500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  71708994500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53732211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53732211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53732211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53732211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028868                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028868                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028868                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028868                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46229.419046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46229.419046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46229.419046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46229.419046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          938                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1142031                       # number of writebacks
system.cpu.icache.writebacks::total           1142031                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       408603                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       408603                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       408603                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       408603                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1142552                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1142552                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1142552                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1142552                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  51868785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  51868785500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  51868785500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  51868785500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021264                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021264                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45397.308394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45397.308394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45397.308394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45397.308394                       # average overall mshr miss latency
system.cpu.icache.replacements                1142031                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     52181056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        52181056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1551155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1551155                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  71708994500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  71708994500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53732211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53732211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028868                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028868                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46229.419046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46229.419046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       408603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       408603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1142552                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1142552                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  51868785500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  51868785500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45397.308394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45397.308394                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.612855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53323605                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1142549                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.670738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.612855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108606971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108606971                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      805827                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7053957                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17424                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                6005                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5301618                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              2306372                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 127963093500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2891138                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 73398097                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                14599597                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5710719                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  69598603                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              26297184                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              432103879                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    85                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24861318                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    262                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2098                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           628130336                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  2012878762                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                600186114                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps             457296913                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                170833423                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  306918                       # count of serializing insts renamed
system.cpu.rename.tempSerializing              175250                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  53075212                       # count of insts added to the skid buffer
system.cpu.rob.reads                        584476879                       # The number of ROB reads
system.cpu.rob.writes                       843517328                       # The number of ROB writes
system.cpu.thread_0.numInsts                280579389                       # Number of Instructions committed
system.cpu.thread_0.numOps                  316819327                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               583438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2022                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585460                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              583438                       # number of overall hits
system.l2.overall_hits::.cpu.data                2022                       # number of overall hits
system.l2.overall_hits::total                  585460                       # number of overall hits
system.l2.demand_misses::.cpu.inst             559106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              28778                       # number of demand (read+write) misses
system.l2.demand_misses::total                 587884                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst            559106                       # number of overall misses
system.l2.overall_misses::.cpu.data             28778                       # number of overall misses
system.l2.overall_misses::total                587884                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst  43739695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2517411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46257106000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst  43739695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2517411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46257106000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1142544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1173344                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1142544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1173344                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.489352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.934351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.501033                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.489352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.934351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.501033                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78231.489199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87476.926819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78684.070327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78231.489199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87476.926819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78684.070327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 206                       # number of writebacks
system.l2.writebacks::total                       206                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst        559104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         28765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            587869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       559104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        28765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           587869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst  38148543000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2228813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40377356000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  38148543000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2228813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40377356000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.489350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.933929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.501020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.489350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.933929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.501020                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68231.568724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77483.504259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68684.274898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68231.568724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77483.504259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68684.274898                       # average overall mshr miss latency
system.l2.replacements                        1713114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2190                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2190                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1123314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1123314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1123314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1123314                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27850                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27850                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.106416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 53227.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53227.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8818500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8818500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.106416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 43227.941176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43227.941176                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         583438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             583438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst       559106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           559106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst  43739695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  43739695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1142544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1142544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.489352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.489352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78231.489199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78231.489199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       559104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       559104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  38148543000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  38148543000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.489350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.489350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68231.568724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68231.568724                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2506552500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2506552500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.989302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87721.442570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87721.442570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2219994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2219994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.988852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.988852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77728.178285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77728.178285                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.894029                       # Cycle average of tags in use
system.l2.tags.total_refs                     2298830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1713370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.341701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.624804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.522498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       204.746726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.049987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38940666                       # Number of tag accesses
system.l2.tags.data_accesses                 38940666                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    559104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020727874750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1208347                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      587869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        206                       # Number of write requests accepted
system.mem_ctrls.readBursts                    587869                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      206                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    206                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   143                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                587869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  577629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   17815.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  15957.502248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11202.692734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                37623616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    294.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  127963079000                       # Total gap between requests
system.mem_ctrls.avgGap                     217596.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst     35782656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1827776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 279632627.043359160423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 14283618.424713995308                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18005.191473430579                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       559104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        28765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          206                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst  15141315750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1041415000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 149475543000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27081.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36204.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 725609432.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst     35782464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1840960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      37623424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst     35782464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     35782464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        13184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        13184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       559101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        28765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         587866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          206                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           206                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    279631127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     14386648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        294017775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    279631127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    279631127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       103030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          103030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       103030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    279631127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     14386648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       294120804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               587663                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  36                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       226120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       132571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       107142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5164049500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2938315000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16182730750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8787.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27537.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              430783                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 30                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       156877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   239.748797                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   168.169377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.527054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        64715     41.25%     41.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13049      8.32%     49.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        24671     15.73%     65.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        43416     27.68%     92.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         4347      2.77%     95.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3787      2.41%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2328      1.48%     99.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          503      0.32%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           61      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       156877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              37610432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              293.916245                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.018005                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       844076520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       448618335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2695414260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10100993760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  53452703040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4125025440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   71667019275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   560.060071                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10147309500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4272840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 113542944000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       276082380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       146729880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1500492420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10100993760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  48173710740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8570492640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68768501820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.408873                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21863562500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4272840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 101826691000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             587662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          206                       # Transaction distribution
system.membus.trans_dist::CleanEvict           567625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq               204                       # Transaction distribution
system.membus.trans_dist::ReadExResp              204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        587665                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1743574                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1743574                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     37636608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                37636608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            587877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  587877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              587877                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1322162000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3141892500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1171432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1142031                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1741006                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1142552                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3427124                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        91904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3519028                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    146212608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2111360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              148323968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1713122                       # Total snoops (count)
system.tol2bus.snoopTraffic                     13696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2886474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.506644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1694334     58.70%     58.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1173155     40.64%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18985      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2886474                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 127963093500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2317060500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1713827492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46210487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
