==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name score_matrix score_matrix 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix score_m 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix queries 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix keys_t 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 233.093 MB.
INFO: [HLS 200-10] Analyzing design file 'transformer.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
ERROR: [HLS 207-3772] use of undeclared identifier 'queconcatenated_total_output_matrixries'; did you mean 'concatenated_total_output_matrix'?: transformer.cpp:60:33
INFO: [HLS 207-4431] 'concatenated_total_output_matrix' declared here: transformer.cpp:54:81
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:94
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:84:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:85:82
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.821 seconds; current allocated memory: 234.092 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.711 seconds; peak allocated memory: 233.784 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name score_matrix score_matrix 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix score_m 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix queries 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix keys_t 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 233.093 MB.
INFO: [HLS 200-10] Analyzing design file 'transformer.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
ERROR: [HLS 207-3772] use of undeclared identifier 'queconcatenated_total_output_matrixries'; did you mean 'concatenated_total_output_matrix'?: transformer.cpp:60:33
INFO: [HLS 207-4431] 'concatenated_total_output_matrix' declared here: transformer.cpp:54:81
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:94
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:84:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:85:82
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.624 seconds; current allocated memory: 234.092 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.494 seconds; peak allocated memory: 233.784 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name score_matrix score_matrix 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix score_m 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix queries 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix keys_t 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 233.095 MB.
INFO: [HLS 200-10] Analyzing design file 'transformer.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
ERROR: [HLS 207-3772] use of undeclared identifier 'queconcatenated_total_output_matrixries'; did you mean 'concatenated_total_output_matrix'?: transformer.cpp:60:33
INFO: [HLS 207-4431] 'concatenated_total_output_matrix' declared here: transformer.cpp:54:81
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:94
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:84:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:85:82
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.332 seconds; current allocated memory: 234.094 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.379 seconds; peak allocated memory: 233.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name score_matrix score_matrix 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix score_m 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix queries 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix keys_t 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 233.094 MB.
INFO: [HLS 200-10] Analyzing design file 'transformer.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:87
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:84:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:85:82
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:87
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:84:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:85:82
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.978 seconds; current allocated memory: 234.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:17:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'score_m': Complete partitioning on dimension 1. (transformer.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'queries': Complete partitioning on dimension 1. (transformer.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'keys_t': Complete partitioning on dimension 1. (transformer.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.06 seconds; current allocated memory: 236.300 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 236.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 238.044 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 238.189 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 259.420 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP1' (transformer.cpp:11:17) in function 'score_matrix' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 262.124 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'score_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'score_matrix_Pipeline_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 262.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 262.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'score_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 262.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 263.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'score_matrix_Pipeline_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'score_matrix_Pipeline_LOOP2' pipeline 'LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'score_matrix_Pipeline_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 263.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'score_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'score_matrix' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'score_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.493 seconds; current allocated memory: 265.087 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 267.486 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 272.103 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for score_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for score_matrix.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 18.654 seconds; current allocated memory: 272.089 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.422 seconds; peak allocated memory: 272.103 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name score_matrix score_matrix 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix score_m 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix queries 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 score_matrix keys_t 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 233.094 MB.
INFO: [HLS 200-10] Analyzing design file 'transformer.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:87
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:71:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:72:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:86:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:87:82
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:99:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:100:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:15:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:16:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:28:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:60:87
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:61:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:71:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:72:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:86:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:87:82
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:99:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:100:70
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.366 seconds; current allocated memory: 234.246 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:17:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'score_m': Complete partitioning on dimension 1. (transformer.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'queries': Complete partitioning on dimension 1. (transformer.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'keys_t': Complete partitioning on dimension 1. (transformer.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.581 seconds; current allocated memory: 236.396 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 236.397 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 238.140 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 238.284 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 259.515 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP1' (transformer.cpp:11:17) in function 'score_matrix' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 262.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'score_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'score_matrix_Pipeline_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 262.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 262.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'score_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 262.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 263.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'score_matrix_Pipeline_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'score_matrix_Pipeline_LOOP2' pipeline 'LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'score_matrix_Pipeline_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 263.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'score_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'score_matrix' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'score_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 265.182 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 267.563 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 272.194 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for score_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for score_matrix.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 23.312 seconds; current allocated memory: 272.180 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 27.26 seconds; peak allocated memory: 272.194 MB.
