<stg><name>Pool<32, 24, 4></name>


<trans_list>

<trans id="357" from="1" to="2">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="2" to="3">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="3" to="4">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="4" to="5">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="5" to="6">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="6" to="7">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="7" to="8">
<condition id="277">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="7" to="18">
<condition id="293">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="8" to="9">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="9" to="10">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="10" to="11">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="11" to="12">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="12" to="13">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="13" to="14">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="14" to="15">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="15" to="17">
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="15" to="16">
<condition id="340">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="16" to="15">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="18" to="19">
<condition id="295">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="18" to="17">
<condition id="337">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="19" to="23">
<condition id="341">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="19" to="20">
<condition id="345">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="20" to="21">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="21" to="22">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="22" to="19">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="23" to="24">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="24" to="25">
<condition id="307">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="24" to="18">
<condition id="336">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="25" to="26">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="26" to="27">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="27" to="28">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="28" to="29">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="29" to="34">
<condition id="346">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="29" to="30">
<condition id="351">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="30" to="31">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="31" to="32">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="32" to="33">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="33" to="29">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="34" to="24">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:3  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:5  %tmp_V_2 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:17  %tmp_s = icmp eq i16 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:7  %tmp_V_4 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:9  %tmp_V_6 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:11  %tmp_V_8 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:13  %tmp_V_10 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([768 x i8]* @A_V_4_0, [768 x i8]* @A_V_4_1, [768 x i8]* @A_V_4_2, [768 x i8]* @A_V_4_3, [768 x i8]* @A_V_4_4, [768 x i8]* @A_V_4_5, [768 x i8]* @A_V_4_6, [768 x i8]* @A_V_4_7, [768 x i8]* @A_V_4_8, [768 x i8]* @A_V_4_9, [768 x i8]* @A_V_4_10, [768 x i8]* @A_V_4_11, [768 x i8]* @A_V_4_12, [768 x i8]* @A_V_4_13, [768 x i8]* @A_V_4_14, [768 x i8]* @A_V_4_15, [768 x i8]* @A_V_4_16, [768 x i8]* @A_V_4_17, [768 x i8]* @A_V_4_18, [768 x i8]* @A_V_4_19, [768 x i8]* @A_V_4_20, [768 x i8]* @A_V_4_21, [768 x i8]* @A_V_4_22, [768 x i8]* @A_V_4_23, [1 x i8]* @p_str1, [12 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:15  %tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:18  br i1 %tmp_s, label %.preheader271.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V = sext i16 %tmp_V_10 to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="16">
<![CDATA[
:1  %rhs_V = sext i16 %tmp_V_6 to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_4 = sext i16 %tmp_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp1 = mul i32 %tmp_4, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp2 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader271.preheader:0  br label %.preheader271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp1 = mul i32 %tmp_4, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp2 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp1 = mul i32 %tmp_4, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp2 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %KER_bound = mul i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %KER_bound = mul i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %KER_bound = mul i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %KER_bound = mul i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="68" st_id="14" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %KER_bound = mul i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i4 = phi i31 [ 0, %4 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="31">
<![CDATA[
:1  %i4_cast = zext i31 %i4 to i32

]]></Node>
<StgValue><ssdm name="i4_cast"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = icmp slt i32 %i4_cast, %KER_bound

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %i4, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_7, label %6, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_V_14 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="82" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader271:0  %num_img = phi i15 [ %num_img_1, %3 ], [ 0, %.preheader271.preheader ]

]]></Node>
<StgValue><ssdm name="num_img"/></StgValue>
</operation>

<operation id="85" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="15">
<![CDATA[
.preheader271:1  %num_img_cast = zext i15 %num_img to i16

]]></Node>
<StgValue><ssdm name="num_img_cast"/></StgValue>
</operation>

<operation id="86" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader271:2  %tmp_6 = icmp slt i16 %num_img_cast, %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="87" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader271:3  %num_img_1 = add i15 %num_img, 1

]]></Node>
<StgValue><ssdm name="num_img_1"/></StgValue>
</operation>

<operation id="88" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader271:4  br i1 %tmp_6, label %0, label %.loopexit.loopexit373

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit373:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="93" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader269:0  %indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="94" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader269:1  %j = phi i5 [ 0, %0 ], [ %tmp_8_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="95" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader269:2  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="96" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader269:3  %k = phi i5 [ 0, %0 ], [ %k_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader269:4  %i1 = phi i6 [ 0, %0 ], [ %i_1, %1 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader269:5  %exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader269:6  %indvar_flatten_next1 = add i15 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader269:7  br i1 %exitcond_flatten1, label %.preheader.preheader, label %.preheader270.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader270.preheader:1  %exitcond_flatten = icmp eq i11 %indvar_flatten, 768

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %indvar_flatten_op = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i11 1, i11 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="104" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader270.preheader:0  %j_1 = add i5 1, %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader270.preheader:2  %k_mid = select i1 %exitcond_flatten, i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader270.preheader:3  %tmp_8_mid2_v = select i1 %exitcond_flatten, i5 %j_1, i5 %j

]]></Node>
<StgValue><ssdm name="tmp_8_mid2_v"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader270.preheader:5  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader270.preheader:6  %exitcond1 = icmp eq i6 %i1, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader270.preheader:7  %exitcond3_mid = and i1 %exitcond1, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond3_mid"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader270.preheader:8  %k_1 = add i5 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader270.preheader:9  %tmp_2 = or i1 %exitcond3_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader270.preheader:10  %i1_mid2 = select i1 %tmp_2, i6 0, i6 %i1

]]></Node>
<StgValue><ssdm name="i1_mid2"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader270.preheader:11  %k_mid2 = select i1 %exitcond3_mid, i5 %k_1, i5 %k_mid

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader270.preheader:12  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %i_1 = add i6 %i1_mid2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader269

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="5">
<![CDATA[
.preheader270.preheader:4  %tmp_8_mid2_cast = zext i5 %tmp_8_mid2_v to i11

]]></Node>
<StgValue><ssdm name="tmp_8_mid2_cast"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader270.preheader:14  %tmp_V_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader270.preheader:15  %tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i1_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader270.preheader:16  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i1_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="9">
<![CDATA[
.preheader270.preheader:17  %p_shl1_cast = zext i9 %tmp_8 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader270.preheader:18  %tmp_9 = sub i11 %tmp_3, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader270.preheader:19  %tmp_10 = add i11 %tmp_8_mid2_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16">
<![CDATA[
.preheader270.preheader:45  %tmp_13 = trunc i16 %tmp_V_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
.preheader270.preheader:46  switch i5 %k_mid2, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader270.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
.preheader270.preheader:20  %tmp_10_cast = sext i11 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:21  %A_V_4_0_addr = getelementptr [768 x i8]* @A_V_4_0, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:22  %A_V_4_1_addr = getelementptr [768 x i8]* @A_V_4_1, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_1_addr"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:23  %A_V_4_10_addr = getelementptr [768 x i8]* @A_V_4_10, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_10_addr"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:24  %A_V_4_11_addr = getelementptr [768 x i8]* @A_V_4_11, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_11_addr"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:25  %A_V_4_12_addr = getelementptr [768 x i8]* @A_V_4_12, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_12_addr"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:26  %A_V_4_13_addr = getelementptr [768 x i8]* @A_V_4_13, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_13_addr"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:27  %A_V_4_14_addr = getelementptr [768 x i8]* @A_V_4_14, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_14_addr"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:28  %A_V_4_15_addr = getelementptr [768 x i8]* @A_V_4_15, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_15_addr"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:29  %A_V_4_16_addr = getelementptr [768 x i8]* @A_V_4_16, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_16_addr"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:30  %A_V_4_17_addr = getelementptr [768 x i8]* @A_V_4_17, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_17_addr"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:31  %A_V_4_18_addr = getelementptr [768 x i8]* @A_V_4_18, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_18_addr"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:32  %A_V_4_19_addr = getelementptr [768 x i8]* @A_V_4_19, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_19_addr"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:33  %A_V_4_2_addr = getelementptr [768 x i8]* @A_V_4_2, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_2_addr"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:34  %A_V_4_20_addr = getelementptr [768 x i8]* @A_V_4_20, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_20_addr"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:35  %A_V_4_21_addr = getelementptr [768 x i8]* @A_V_4_21, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_21_addr"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:36  %A_V_4_22_addr = getelementptr [768 x i8]* @A_V_4_22, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_22_addr"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:37  %A_V_4_23_addr = getelementptr [768 x i8]* @A_V_4_23, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_23_addr"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:38  %A_V_4_3_addr = getelementptr [768 x i8]* @A_V_4_3, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_3_addr"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:39  %A_V_4_4_addr = getelementptr [768 x i8]* @A_V_4_4, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_4_addr"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:40  %A_V_4_5_addr = getelementptr [768 x i8]* @A_V_4_5, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_5_addr"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:41  %A_V_4_6_addr = getelementptr [768 x i8]* @A_V_4_6, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_6_addr"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:42  %A_V_4_7_addr = getelementptr [768 x i8]* @A_V_4_7, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_7_addr"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:43  %A_V_4_8_addr = getelementptr [768 x i8]* @A_V_4_8, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_8_addr"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader270.preheader:44  %A_V_4_9_addr = getelementptr [768 x i8]* @A_V_4_9, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="A_V_4_9_addr"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="k_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:0  store i8 %tmp_13, i8* %A_V_4_22_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="k_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="k_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:0  store i8 %tmp_13, i8* %A_V_4_21_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="k_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="k_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:0  store i8 %tmp_13, i8* %A_V_4_20_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="k_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="k_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:0  store i8 %tmp_13, i8* %A_V_4_19_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="k_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="k_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:0  store i8 %tmp_13, i8* %A_V_4_18_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="k_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="k_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:0  store i8 %tmp_13, i8* %A_V_4_17_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="k_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="k_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:0  store i8 %tmp_13, i8* %A_V_4_16_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="k_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="k_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %tmp_13, i8* %A_V_4_15_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="k_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="k_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %tmp_13, i8* %A_V_4_14_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="k_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="k_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %tmp_13, i8* %A_V_4_13_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="k_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="k_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %tmp_13, i8* %A_V_4_12_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="k_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="k_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %tmp_13, i8* %A_V_4_11_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="k_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="k_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %tmp_13, i8* %A_V_4_10_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="k_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="k_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %tmp_13, i8* %A_V_4_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="k_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="k_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %tmp_13, i8* %A_V_4_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="k_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0  store i8 %tmp_13, i8* %A_V_4_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0  store i8 %tmp_13, i8* %A_V_4_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0  store i8 %tmp_13, i8* %A_V_4_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0  store i8 %tmp_13, i8* %A_V_4_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3:0  store i8 %tmp_13, i8* %A_V_4_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2:0  store i8 %tmp_13, i8* %A_V_4_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1:0  store i8 %tmp_13, i8* %A_V_4_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0:0  store i8 %tmp_13, i8* %A_V_4_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
<literal name="k_mid2" val="!4"/>
<literal name="k_mid2" val="!5"/>
<literal name="k_mid2" val="!6"/>
<literal name="k_mid2" val="!7"/>
<literal name="k_mid2" val="!8"/>
<literal name="k_mid2" val="!9"/>
<literal name="k_mid2" val="!10"/>
<literal name="k_mid2" val="!11"/>
<literal name="k_mid2" val="!12"/>
<literal name="k_mid2" val="!13"/>
<literal name="k_mid2" val="!14"/>
<literal name="k_mid2" val="!15"/>
<literal name="k_mid2" val="!16"/>
<literal name="k_mid2" val="!17"/>
<literal name="k_mid2" val="!18"/>
<literal name="k_mid2" val="!19"/>
<literal name="k_mid2" val="!20"/>
<literal name="k_mid2" val="!21"/>
<literal name="k_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:0  store i8 %tmp_13, i8* %A_V_4_23_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="k_mid2" val="!0"/>
<literal name="k_mid2" val="!1"/>
<literal name="k_mid2" val="!2"/>
<literal name="k_mid2" val="!3"/>
<literal name="k_mid2" val="!4"/>
<literal name="k_mid2" val="!5"/>
<literal name="k_mid2" val="!6"/>
<literal name="k_mid2" val="!7"/>
<literal name="k_mid2" val="!8"/>
<literal name="k_mid2" val="!9"/>
<literal name="k_mid2" val="!10"/>
<literal name="k_mid2" val="!11"/>
<literal name="k_mid2" val="!12"/>
<literal name="k_mid2" val="!13"/>
<literal name="k_mid2" val="!14"/>
<literal name="k_mid2" val="!15"/>
<literal name="k_mid2" val="!16"/>
<literal name="k_mid2" val="!17"/>
<literal name="k_mid2" val="!18"/>
<literal name="k_mid2" val="!19"/>
<literal name="k_mid2" val="!20"/>
<literal name="k_mid2" val="!21"/>
<literal name="k_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten2 = phi i11 [ %indvar_flatten_next3, %.loopexit266 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %ia = phi i5 [ %ia_cast_cast_mid2_v, %.loopexit266 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten3 = phi i9 [ %indvar_flatten_next2, %.loopexit266 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %ib = phi i5 [ %ib_mid2, %.loopexit266 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:4  %i2 = phi i6 [ %i_2, %.loopexit266 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %exitcond_flatten3 = icmp eq i11 %indvar_flatten2, -896

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %indvar_flatten_next3 = add i11 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten3, label %3, label %.preheader268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader268:0  %ia_1 = add i5 %ia, 4

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader268:1  %exitcond_flatten2 = icmp eq i9 %indvar_flatten3, 192

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader268:2  %ib_mid = select i1 %exitcond_flatten2, i5 0, i5 %ib

]]></Node>
<StgValue><ssdm name="ib_mid"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader268:3  %ia_cast_cast_mid2_v = select i1 %exitcond_flatten2, i5 %ia_1, i5 %ia

]]></Node>
<StgValue><ssdm name="ia_cast_cast_mid2_v"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader268:6  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader268:7  %exitcond2 = icmp eq i6 %i2, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader268:8  %exitcond4_mid = and i1 %exitcond2, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond4_mid"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader268:10  %tmp_11 = or i1 %exitcond4_mid, %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader268:11  %i2_mid2 = select i1 %tmp_11, i6 0, i6 %i2

]]></Node>
<StgValue><ssdm name="i2_mid2"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader271

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="5">
<![CDATA[
.preheader268:4  %ia_cast_cast_mid2 = zext i5 %ia_cast_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="ia_cast_cast_mid2"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="5">
<![CDATA[
.preheader268:5  %tmp_2_mid2_cast = zext i5 %ia_cast_cast_mid2_v to i11

]]></Node>
<StgValue><ssdm name="tmp_2_mid2_cast"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond4_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader268:9  %ib_1 = add i5 %ib_mid, 4

]]></Node>
<StgValue><ssdm name="ib_1"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader268:12  %ib_mid2 = select i1 %exitcond4_mid, i5 %ib_1, i5 %ib_mid

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader268:13  %tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i2_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader268:14  %tmp_18 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i2_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="9">
<![CDATA[
.preheader268:15  %p_shl3_cast = zext i9 %tmp_18 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader268:16  %tmp_19 = sub i11 %tmp_15, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader268:17  %tmp_20 = add i11 %tmp_19, %tmp_2_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="11">
<![CDATA[
.preheader268:18  %tmp_21_cast = sext i11 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader268:19  %A_V_4_0_addr_1 = getelementptr [768 x i8]* @A_V_4_0, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader268:20  %A_V_4_12_addr_1 = getelementptr [768 x i8]* @A_V_4_12, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_V_4_12_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader268:21  %A_V_4_16_addr_1 = getelementptr [768 x i8]* @A_V_4_16, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_V_4_16_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader268:22  %A_V_4_20_addr_1 = getelementptr [768 x i8]* @A_V_4_20, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_V_4_20_addr_1"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader268:23  %A_V_4_4_addr_1 = getelementptr [768 x i8]* @A_V_4_4, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader268:24  %A_V_4_8_addr_1 = getelementptr [768 x i8]* @A_V_4_8, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="A_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0">
<![CDATA[
.preheader268:25  switch i5 %ib_mid2, label %branch44 [
    i5 0, label %branch24
    i5 4, label %branch28
    i5 8, label %branch32
    i5 12, label %branch36
    i5 -16, label %branch40
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="238" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="10">
<![CDATA[
branch40:0  %A_V_4_16_load = load i8* %A_V_4_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_16_load"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="10">
<![CDATA[
branch36:0  %A_V_4_12_load = load i8* %A_V_4_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_12_load"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="10">
<![CDATA[
branch32:0  %A_V_4_8_load = load i8* %A_V_4_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_8_load"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="10">
<![CDATA[
branch28:0  %A_V_4_4_load = load i8* %A_V_4_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_4_load"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="ib_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="10">
<![CDATA[
branch24:0  %A_V_4_0_load = load i8* %A_V_4_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_0_load"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="ib_mid2" val="!0"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="10">
<![CDATA[
branch44:0  %A_V_4_20_load = load i8* %A_V_4_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_20_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="244" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="10">
<![CDATA[
branch40:0  %A_V_4_16_load = load i8* %A_V_4_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_16_load"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="10">
<![CDATA[
branch36:0  %A_V_4_12_load = load i8* %A_V_4_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_12_load"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="10">
<![CDATA[
branch32:0  %A_V_4_8_load = load i8* %A_V_4_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_8_load"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="10">
<![CDATA[
branch28:0  %A_V_4_4_load = load i8* %A_V_4_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_4_load"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="ib_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="10">
<![CDATA[
branch24:0  %A_V_4_0_load = load i8* %A_V_4_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_0_load"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="ib_mid2" val="!0"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="10">
<![CDATA[
branch44:0  %A_V_4_20_load = load i8* %A_V_4_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_V_4_20_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="ib_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="ib_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="ib_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="ib_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="ib_mid2" val="!0"/>
<literal name="ib_mid2" val="!4"/>
<literal name="ib_mid2" val="!8"/>
<literal name="ib_mid2" val="!12"/>
<literal name="ib_mid2" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader109.preheader:0  %p_1_ph = phi i8 [ %A_V_4_0_load, %branch24 ], [ %A_V_4_4_load, %branch28 ], [ %A_V_4_8_load, %branch32 ], [ %A_V_4_12_load, %branch36 ], [ %A_V_4_16_load, %branch40 ], [ %A_V_4_20_load, %branch44 ]

]]></Node>
<StgValue><ssdm name="p_1_ph"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.preheader109.preheader:1  br label %.preheader109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="258" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader109:0  %p_1 = phi i8 [ %buf_V, %2 ], [ %p_1_ph, %.preheader109.preheader ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader109:1  %k3 = phi i5 [ %k_2, %2 ], [ 1, %.preheader109.preheader ]

]]></Node>
<StgValue><ssdm name="k3"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader109:2  %exitcond = icmp eq i5 %k3, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader109:3  br i1 %exitcond, label %.loopexit266, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="5">
<![CDATA[
:2  %tmp_21 = trunc i5 %k3 to i2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_22 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %k3, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="3">
<![CDATA[
:4  %tmp_19_cast_cast = zext i3 %tmp_22 to i6

]]></Node>
<StgValue><ssdm name="tmp_19_cast_cast"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_14 = add i6 %tmp_19_cast_cast, %ia_cast_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="6">
<![CDATA[
:6  %tmp_15_cast = zext i6 %tmp_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_23 = add i11 %tmp_19, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:63  %k_2 = add i5 1, %k3

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_24_cast = sext i11 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_4_0_addr_2 = getelementptr [768 x i8]* @A_V_4_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_0_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_4_1_addr_1 = getelementptr [768 x i8]* @A_V_4_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_4_10_addr_1 = getelementptr [768 x i8]* @A_V_4_10, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_4_11_addr_1 = getelementptr [768 x i8]* @A_V_4_11, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_4_12_addr_2 = getelementptr [768 x i8]* @A_V_4_12, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_12_addr_2"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_4_13_addr_1 = getelementptr [768 x i8]* @A_V_4_13, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_13_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_4_14_addr_1 = getelementptr [768 x i8]* @A_V_4_14, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_14_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_4_15_addr_1 = getelementptr [768 x i8]* @A_V_4_15, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_15_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_4_16_addr_2 = getelementptr [768 x i8]* @A_V_4_16, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_16_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_4_17_addr_1 = getelementptr [768 x i8]* @A_V_4_17, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_17_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_V_4_18_addr_1 = getelementptr [768 x i8]* @A_V_4_18, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_18_addr_1"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_V_4_19_addr_1 = getelementptr [768 x i8]* @A_V_4_19, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_19_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_V_4_2_addr_1 = getelementptr [768 x i8]* @A_V_4_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_V_4_20_addr_2 = getelementptr [768 x i8]* @A_V_4_20, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_20_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_V_4_21_addr_1 = getelementptr [768 x i8]* @A_V_4_21, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_21_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_V_4_22_addr_1 = getelementptr [768 x i8]* @A_V_4_22, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_22_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_V_4_23_addr_1 = getelementptr [768 x i8]* @A_V_4_23, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_23_addr_1"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_V_4_3_addr_1 = getelementptr [768 x i8]* @A_V_4_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_V_4_4_addr_2 = getelementptr [768 x i8]* @A_V_4_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_4_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A_V_4_5_addr_1 = getelementptr [768 x i8]* @A_V_4_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %A_V_4_6_addr_1 = getelementptr [768 x i8]* @A_V_4_6, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %A_V_4_7_addr_1 = getelementptr [768 x i8]* @A_V_4_7, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %A_V_4_8_addr_2 = getelementptr [768 x i8]* @A_V_4_8, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_8_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %A_V_4_9_addr_1 = getelementptr [768 x i8]* @A_V_4_9, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="A_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="10">
<![CDATA[
:35  %A_V_4_0_load_1 = load i8* %A_V_4_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_0_load_1"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="10">
<![CDATA[
:36  %A_V_4_1_load = load i8* %A_V_4_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_1_load"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="10">
<![CDATA[
:37  %A_V_4_2_load = load i8* %A_V_4_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_2_load"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="10">
<![CDATA[
:38  %A_V_4_3_load = load i8* %A_V_4_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_3_load"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="10">
<![CDATA[
:39  %A_V_4_4_load_1 = load i8* %A_V_4_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_4_load_1"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="10">
<![CDATA[
:40  %A_V_4_5_load = load i8* %A_V_4_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_5_load"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="10">
<![CDATA[
:41  %A_V_4_6_load = load i8* %A_V_4_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_6_load"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
:42  %A_V_4_7_load = load i8* %A_V_4_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_7_load"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="10">
<![CDATA[
:43  %A_V_4_8_load_1 = load i8* %A_V_4_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_8_load_1"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="10">
<![CDATA[
:44  %A_V_4_9_load = load i8* %A_V_4_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_9_load"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="10">
<![CDATA[
:45  %A_V_4_10_load = load i8* %A_V_4_10_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_10_load"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="10">
<![CDATA[
:46  %A_V_4_11_load = load i8* %A_V_4_11_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_11_load"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="10">
<![CDATA[
:47  %A_V_4_12_load_1 = load i8* %A_V_4_12_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_12_load_1"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="10">
<![CDATA[
:48  %A_V_4_13_load = load i8* %A_V_4_13_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_13_load"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="10">
<![CDATA[
:49  %A_V_4_14_load = load i8* %A_V_4_14_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_14_load"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="10">
<![CDATA[
:50  %A_V_4_15_load = load i8* %A_V_4_15_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_15_load"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="10">
<![CDATA[
:51  %A_V_4_16_load_1 = load i8* %A_V_4_16_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_16_load_1"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="10">
<![CDATA[
:52  %A_V_4_17_load = load i8* %A_V_4_17_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_17_load"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="10">
<![CDATA[
:53  %A_V_4_18_load = load i8* %A_V_4_18_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_18_load"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="10">
<![CDATA[
:54  %A_V_4_19_load = load i8* %A_V_4_19_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_19_load"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="10">
<![CDATA[
:55  %A_V_4_20_load_1 = load i8* %A_V_4_20_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_20_load_1"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="10">
<![CDATA[
:56  %A_V_4_21_load = load i8* %A_V_4_21_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_21_load"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="10">
<![CDATA[
:57  %A_V_4_22_load = load i8* %A_V_4_22_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_22_load"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="10">
<![CDATA[
:58  %A_V_4_23_load = load i8* %A_V_4_23_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_23_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="318" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="10">
<![CDATA[
:35  %A_V_4_0_load_1 = load i8* %A_V_4_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_0_load_1"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="10">
<![CDATA[
:36  %A_V_4_1_load = load i8* %A_V_4_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_1_load"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="10">
<![CDATA[
:37  %A_V_4_2_load = load i8* %A_V_4_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_2_load"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="10">
<![CDATA[
:38  %A_V_4_3_load = load i8* %A_V_4_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_3_load"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="10">
<![CDATA[
:39  %A_V_4_4_load_1 = load i8* %A_V_4_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_4_load_1"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="10">
<![CDATA[
:40  %A_V_4_5_load = load i8* %A_V_4_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_5_load"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="10">
<![CDATA[
:41  %A_V_4_6_load = load i8* %A_V_4_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_6_load"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
:42  %A_V_4_7_load = load i8* %A_V_4_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_7_load"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="10">
<![CDATA[
:43  %A_V_4_8_load_1 = load i8* %A_V_4_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_8_load_1"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="10">
<![CDATA[
:44  %A_V_4_9_load = load i8* %A_V_4_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_9_load"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="10">
<![CDATA[
:45  %A_V_4_10_load = load i8* %A_V_4_10_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_10_load"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="10">
<![CDATA[
:46  %A_V_4_11_load = load i8* %A_V_4_11_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_11_load"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="10">
<![CDATA[
:47  %A_V_4_12_load_1 = load i8* %A_V_4_12_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_12_load_1"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="10">
<![CDATA[
:48  %A_V_4_13_load = load i8* %A_V_4_13_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_13_load"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="10">
<![CDATA[
:49  %A_V_4_14_load = load i8* %A_V_4_14_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_14_load"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="10">
<![CDATA[
:50  %A_V_4_15_load = load i8* %A_V_4_15_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_15_load"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="10">
<![CDATA[
:51  %A_V_4_16_load_1 = load i8* %A_V_4_16_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_16_load_1"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="10">
<![CDATA[
:52  %A_V_4_17_load = load i8* %A_V_4_17_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_17_load"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="10">
<![CDATA[
:53  %A_V_4_18_load = load i8* %A_V_4_18_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_18_load"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="10">
<![CDATA[
:54  %A_V_4_19_load = load i8* %A_V_4_19_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_19_load"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="10">
<![CDATA[
:55  %A_V_4_20_load_1 = load i8* %A_V_4_20_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_20_load_1"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="10">
<![CDATA[
:56  %A_V_4_21_load = load i8* %A_V_4_21_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_21_load"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="10">
<![CDATA[
:57  %A_V_4_22_load = load i8* %A_V_4_22_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_22_load"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="10">
<![CDATA[
:58  %A_V_4_23_load = load i8* %A_V_4_23_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_V_4_23_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_16 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %ib_mid2, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:34  %tmp_17_t = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_16, i2 %tmp_21)

]]></Node>
<StgValue><ssdm name="tmp_17_t"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
:59  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %A_V_4_0_load_1, i8 %A_V_4_1_load, i8 %A_V_4_2_load, i8 %A_V_4_3_load, i8 %A_V_4_4_load_1, i8 %A_V_4_5_load, i8 %A_V_4_6_load, i8 %A_V_4_7_load, i8 %A_V_4_8_load_1, i8 %A_V_4_9_load, i8 %A_V_4_10_load, i8 %A_V_4_11_load, i8 %A_V_4_12_load_1, i8 %A_V_4_13_load, i8 %A_V_4_14_load, i8 %A_V_4_15_load, i8 %A_V_4_16_load_1, i8 %A_V_4_17_load, i8 %A_V_4_18_load, i8 %A_V_4_19_load, i8 %A_V_4_20_load_1, i8 %A_V_4_21_load, i8 %A_V_4_22_load, i8 %A_V_4_23_load, i5 %tmp_17_t)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:60  %tmp_i = icmp sgt i8 %p_1, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:61  %buf_V = select i1 %tmp_i, i8 %p_1, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="buf_V"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:62  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.preheader109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8">
<![CDATA[
.loopexit266:0  %Outbuf_V = sext i8 %p_1 to i16

]]></Node>
<StgValue><ssdm name="Outbuf_V"/></StgValue>
</operation>

<operation id="352" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit266:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit266:2  %i_2 = add i6 %i2_mid2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="354" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit266:3  %indvar_flatten18_op = add i9 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten18_op"/></StgValue>
</operation>

<operation id="355" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.loopexit266:4  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i9 1, i9 %indvar_flatten18_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.loopexit266:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
