Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Sun Oct 14 17:43:12 2018
| Host             : kekatlaspc9 running 64-bit unknown
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.739 |
| Dynamic (W)              | 2.543 |
| Device Static (W)        | 0.196 |
| Total Off-Chip Power (W) | 0.005 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 80.1  |
| Junction Temperature (C) | 29.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.274 |       18 |       --- |             --- |
| Slice Logic              |     0.075 |    53905 |       --- |             --- |
|   LUT as Logic           |     0.065 |    16253 |    203800 |            7.97 |
|   Register               |     0.007 |    28509 |    407600 |            6.99 |
|   LUT as Shift Register  |     0.002 |     1834 |     64000 |            2.87 |
|   CARRY4                 |     0.002 |      721 |     50950 |            1.42 |
|   F7/F8 Muxes            |    <0.001 |      522 |    203800 |            0.26 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     2439 |       --- |             --- |
| Signals                  |     0.144 |    41668 |       --- |             --- |
| Block RAM                |     0.321 |      130 |       445 |           29.21 |
| MMCM                     |     0.232 |        2 |        10 |           20.00 |
| I/O                      |     0.181 |       35 |       500 |            7.00 |
| GTX                      |     1.253 |        4 |        16 |           25.00 |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.196 |          |           |                 |
| Total                    |     2.734 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.087 |       1.001 |      0.087 |
| Vccaux    |       1.800 |     0.171 |       0.143 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.062 |       0.061 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.031 |       0.024 |      0.007 |
| MGTAVcc   |       1.000 |     0.642 |       0.637 |      0.005 |
| MGTAVtt   |       1.200 |     0.382 |       0.377 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                                                | Constraint (ns) |
+---------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                                                 | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              |             4.0 |
| clk_125mhz_x0y0                                                     | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz       |             8.0 |
| clk_160_clk_gen_1                                                   | app_0/clk_gen_cmp/inst/clk_160_clk_gen                                                |             6.4 |
| clk_250_clk_gen_1                                                   | app_0/clk_gen_cmp/inst/clk_250_clk_gen                                                |             4.0 |
| clk_250mhz_mux_x0y0                                                 | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              |             4.0 |
| clk_250mhz_x0y0                                                     | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz       |             4.0 |
| clk_40_clk_gen_1                                                    | app_0/clk_gen_cmp/inst/clk_40_clk_gen                                                 |            25.6 |
| clk_640_clk_gen_1                                                   | app_0/clk_gen_cmp/inst/clk_640_clk_gen                                                |             1.6 |
| clkfbout_clk_gen_1                                                  | app_0/clk_gen_cmp/inst/clkfbout_clk_gen                                               |             4.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                              |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                            |            60.0 |
| mmcm_fb                                                             | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb          |            10.0 |
| pcie_clk                                                            | pcie_clk_p                                                                            |            10.0 |
| txoutclk_x0y0                                                       | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out  |            10.0 |
| userclk1                                                            | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT |             4.0 |
| userclk1                                                            | pcie_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1         |             4.0 |
+---------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| top_level                                                                       |     2.538 |
|   app_0                                                                         |     0.924 |
|     axis_rx_fifo                                                                |     0.024 |
|       inst                                                                      |     0.024 |
|         gen_fifo_generator.fifo_generator_inst                                  |     0.024 |
|           inst_fifo_gen                                                         |     0.024 |
|             gaxis_fifo.gaxisf.axisf                                             |     0.024 |
|               grf.rf                                                            |     0.024 |
|                 gntv_or_sync_fifo.gcx.clkx                                      |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                   gr1.gr1_int.rfwft                                             |    <0.001 |
|                   gras.rsts                                                     |    <0.001 |
|                     c0                                                          |    <0.001 |
|                     c1                                                          |    <0.001 |
|                   rpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                        |     0.001 |
|                   gwas.wsts                                                     |    <0.001 |
|                     c1                                                          |    <0.001 |
|                     c2                                                          |    <0.001 |
|                   wpntr                                                         |     0.001 |
|                 gntv_or_sync_fifo.mem                                           |     0.020 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                      |     0.018 |
|                     inst_blk_mem_gen                                            |     0.018 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.018 |
|                         valid.cstr                                              |     0.018 |
|                           ramloop[0].ram.r                                      |     0.006 |
|                             prim_noinit.ram                                     |     0.006 |
|                           ramloop[1].ram.r                                      |     0.006 |
|                             prim_noinit.ram                                     |     0.006 |
|                           ramloop[2].ram.r                                      |     0.006 |
|                             prim_noinit.ram                                     |     0.006 |
|                 rstblk                                                          |    <0.001 |
|     axis_tx_fifo                                                                |     0.007 |
|       inst                                                                      |     0.007 |
|         gen_fifo_generator.fifo_generator_inst                                  |     0.007 |
|           inst_fifo_gen                                                         |     0.007 |
|             gaxis_fifo.gaxisf.axisf                                             |     0.007 |
|               grf.rf                                                            |     0.007 |
|                 gntv_or_sync_fifo.gcx.clkx                                      |     0.002 |
|                   gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                   gr1.gr1_int.rfwft                                             |    <0.001 |
|                   gras.rsts                                                     |    <0.001 |
|                     c0                                                          |    <0.001 |
|                     c1                                                          |    <0.001 |
|                   rpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                   gwas.wsts                                                     |    <0.001 |
|                     c1                                                          |    <0.001 |
|                     c2                                                          |    <0.001 |
|                   wpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.mem                                           |     0.004 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                      |     0.003 |
|                     inst_blk_mem_gen                                            |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.003 |
|                         valid.cstr                                              |     0.003 |
|                           ramloop[0].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[1].ram.r                                      |     0.001 |
|                             prim_noinit.ram                                     |     0.001 |
|                           ramloop[2].ram.r                                      |     0.001 |
|                             prim_noinit.ram                                     |     0.001 |
|                 rstblk                                                          |    <0.001 |
|     clk_gen_cmp                                                                 |     0.126 |
|       inst                                                                      |     0.126 |
|     cmp_csr_wb_addr_decoder                                                     |     0.002 |
|     dbg_2.rx_dma_wb_debug                                                       |     0.053 |
|       inst                                                                      |     0.053 |
|         ila_core_inst                                                           |     0.053 |
|           ila_trace_memory_inst                                                 |     0.012 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                            |     0.012 |
|               inst_blk_mem_gen                                                  |     0.012 |
|                 gnbram.gnativebmg.native_blk_mem_gen                            |     0.012 |
|                   valid.cstr                                                    |     0.012 |
|                     ramloop[0].ram.r                                            |     0.002 |
|                       prim_noinit.ram                                           |     0.002 |
|                     ramloop[1].ram.r                                            |     0.002 |
|                       prim_noinit.ram                                           |     0.002 |
|                     ramloop[2].ram.r                                            |     0.002 |
|                       prim_noinit.ram                                           |     0.002 |
|                     ramloop[3].ram.r                                            |     0.002 |
|                       prim_noinit.ram                                           |     0.002 |
|                     ramloop[4].ram.r                                            |     0.002 |
|                       prim_noinit.ram                                           |     0.002 |
|                     ramloop[5].ram.r                                            |     0.002 |
|                       prim_noinit.ram                                           |     0.002 |
|           u_ila_cap_ctrl                                                        |     0.002 |
|             U_CDONE                                                             |    <0.001 |
|             U_NS0                                                               |    <0.001 |
|             U_NS1                                                               |    <0.001 |
|             u_cap_addrgen                                                       |     0.002 |
|               U_CMPRESET                                                        |    <0.001 |
|               u_cap_sample_counter                                              |    <0.001 |
|                 U_SCE                                                           |    <0.001 |
|                 U_SCMPCE                                                        |    <0.001 |
|                 U_SCRST                                                         |    <0.001 |
|                 u_scnt_cmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                     DUT                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|               u_cap_window_counter                                              |    <0.001 |
|                 U_WCE                                                           |    <0.001 |
|                 U_WHCMPCE                                                       |    <0.001 |
|                 U_WLCMPCE                                                       |    <0.001 |
|                 u_wcnt_hcmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                     DUT                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|                 u_wcnt_lcmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                     DUT                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|           u_ila_regs                                                            |     0.021 |
|             MU_SRL[0].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                |    <0.001 |
|             U_XSDB_SLAVE                                                        |     0.005 |
|             reg_15                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_16                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_17                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_18                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_19                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_1a                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_6                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_7                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_8                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                              |    <0.001 |
|             reg_80                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_81                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_82                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_83                                                              |     0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |     0.001 |
|             reg_84                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_85                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_887                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                              |    <0.001 |
|             reg_88d                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                              |    <0.001 |
|             reg_890                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                              |    <0.001 |
|             reg_9                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                              |    <0.001 |
|             reg_srl_fff                                                         |    <0.001 |
|             reg_stream_ffd                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                |    <0.001 |
|             reg_stream_ffe                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                              |    <0.001 |
|           u_ila_reset_ctrl                                                      |    <0.001 |
|             arm_detection_inst                                                  |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                        |    <0.001 |
|             halt_detection_inst                                                 |    <0.001 |
|           u_trig                                                                |     0.008 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                 DUT                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                      |    <0.001 |
|                     u_srlB                                                      |    <0.001 |
|                     u_srlC                                                      |    <0.001 |
|                     u_srlD                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                      |    <0.001 |
|                     u_srlB                                                      |    <0.001 |
|                     u_srlC                                                      |    <0.001 |
|                     u_srlD                                                      |    <0.001 |
|             U_TM                                                                |     0.008 |
|               N_DDR_MODE.G_NMU[0].U_M                                           |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |     0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                           |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |     0.002 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                           |     0.003 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |     0.003 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                           |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |     0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst         |    <0.001 |
|                   DUT                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                |    <0.001 |
|                       u_srlA                                                    |    <0.001 |
|                       u_srlB                                                    |    <0.001 |
|                       u_srlC                                                    |    <0.001 |
|                       u_srlD                                                    |    <0.001 |
|           xsdb_memory_read_inst                                                 |     0.002 |
|     dma_bram_gen.dual_dma_ram                                                   |     0.190 |
|       gen_bram_col[0].gen_bram_row[0].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[10].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[0].gen_bram_row[11].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[0].gen_bram_row[12].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[0].gen_bram_row[13].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[0].gen_bram_row[14].BRAM_TDP_MACRO_inst                      |     0.004 |
|       gen_bram_col[0].gen_bram_row[15].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[0].gen_bram_row[1].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[2].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[3].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[4].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[5].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[6].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[7].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[8].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[0].gen_bram_row[9].BRAM_TDP_MACRO_inst                       |     0.003 |
|       gen_bram_col[1].gen_bram_row[0].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[10].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[1].gen_bram_row[11].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[1].gen_bram_row[12].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[1].gen_bram_row[13].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[1].gen_bram_row[14].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[1].gen_bram_row[15].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[1].gen_bram_row[1].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[2].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[3].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[4].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[5].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[6].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[7].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[8].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[1].gen_bram_row[9].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[0].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[10].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[2].gen_bram_row[11].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[2].gen_bram_row[12].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[2].gen_bram_row[13].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[2].gen_bram_row[14].BRAM_TDP_MACRO_inst                      |     0.003 |
|       gen_bram_col[2].gen_bram_row[15].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[2].gen_bram_row[1].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[2].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[3].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[4].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[5].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[6].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[7].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[8].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[2].gen_bram_row[9].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[0].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[10].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[3].gen_bram_row[11].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[3].gen_bram_row[12].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[3].gen_bram_row[13].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[3].gen_bram_row[14].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[3].gen_bram_row[15].BRAM_TDP_MACRO_inst                      |     0.002 |
|       gen_bram_col[3].gen_bram_row[1].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[2].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[3].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[4].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[5].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[6].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[7].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[8].BRAM_TDP_MACRO_inst                       |     0.002 |
|       gen_bram_col[3].gen_bram_row[9].BRAM_TDP_MACRO_inst                       |     0.002 |
|     led_cnt                                                                     |    <0.001 |
|     wb_dev_gen.cmp_i2c_master                                                   |     0.002 |
|       bit_controller                                                            |     0.001 |
|       byte_controller                                                           |    <0.001 |
|       registers                                                                 |    <0.001 |
|     wb_dev_gen.cmp_wb_rx_bridge                                                 |     0.038 |
|       cmp_rx_bridge_ctrl_fifo                                                   |     0.013 |
|         U0                                                                      |     0.013 |
|           inst_fifo_gen                                                         |     0.013 |
|             gconvfifo.rf                                                        |     0.013 |
|               grf.rf                                                            |     0.013 |
|                 gntv_or_sync_fifo.gcx.clkx                                      |     0.001 |
|                   gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                   gr1.gr1_int.rfwft                                             |    <0.001 |
|                   gras.rsts                                                     |    <0.001 |
|                     c0                                                          |    <0.001 |
|                     c1                                                          |    <0.001 |
|                   rpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                   gwas.wsts                                                     |    <0.001 |
|                     c1                                                          |    <0.001 |
|                     c2                                                          |    <0.001 |
|                   wpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.mem                                           |     0.011 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                      |     0.010 |
|                     inst_blk_mem_gen                                            |     0.010 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.010 |
|                         valid.cstr                                              |     0.010 |
|                           ramloop[0].ram.r                                      |     0.005 |
|                             prim_noinit.ram                                     |     0.005 |
|                           ramloop[1].ram.r                                      |     0.005 |
|                             prim_noinit.ram                                     |     0.005 |
|                 rstblk                                                          |    <0.001 |
|       cmp_rx_bridge_fifo                                                        |     0.012 |
|         U0                                                                      |     0.012 |
|           inst_fifo_gen                                                         |     0.012 |
|             gconvfifo.rf                                                        |     0.012 |
|               grf.rf                                                            |     0.012 |
|                 gntv_or_sync_fifo.gcx.clkx                                      |     0.001 |
|                   gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                   gr1.gr1_int.rfwft                                             |    <0.001 |
|                   gras.gpe.rdpe                                                 |    <0.001 |
|                   gras.rsts                                                     |    <0.001 |
|                     c0                                                          |    <0.001 |
|                     c1                                                          |    <0.001 |
|                   rpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                   gwas.wsts                                                     |    <0.001 |
|                     c1                                                          |    <0.001 |
|                     c2                                                          |    <0.001 |
|                   wpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.mem                                           |     0.009 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                      |     0.009 |
|                     inst_blk_mem_gen                                            |     0.009 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.009 |
|                         valid.cstr                                              |     0.009 |
|                           ramloop[0].ram.r                                      |     0.005 |
|                             prim_noinit.ram                                     |     0.005 |
|                           ramloop[1].ram.r                                      |     0.004 |
|                             prim_noinit.ram                                     |     0.004 |
|                 rstblk                                                          |    <0.001 |
|     wb_dev_gen.cmp_wb_rx_core                                                   |     0.269 |
|       cmp_rr_arbiter                                                            |    <0.001 |
|       rx_channels[0].cmp_rx_channel_fifo                                        |     0.008 |
|         U0                                                                      |     0.008 |
|           inst_fifo_gen                                                         |     0.008 |
|             gconvfifo.rf                                                        |     0.008 |
|               grf.rf                                                            |     0.008 |
|                 gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                   gr1.gr1_int.rfwft                                             |    <0.001 |
|                   gras.rsts                                                     |    <0.001 |
|                   rpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                   gwas.wsts                                                     |    <0.001 |
|                   wpntr                                                         |    <0.001 |
|                 gntv_or_sync_fifo.mem                                           |     0.006 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                      |     0.006 |
|                     inst_blk_mem_gen                                            |     0.006 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.006 |
|                         valid.cstr                                              |     0.006 |
|                           ramloop[0].ram.r                                      |     0.006 |
|                             prim_noinit.ram                                     |     0.006 |
|                 rstblk                                                          |    <0.001 |
|       rx_channels[0].rd53_type.cmp_aurora_rx_channel                            |     0.260 |
|         aurora_channel_debug                                                    |     0.040 |
|           inst                                                                  |     0.040 |
|             ila_core_inst                                                       |     0.040 |
|               ila_trace_memory_inst                                             |     0.005 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                        |     0.005 |
|                   inst_blk_mem_gen                                              |     0.005 |
|                     gnbram.gnativebmg.native_blk_mem_gen                        |     0.005 |
|                       valid.cstr                                                |     0.005 |
|                         ramloop[0].ram.r                                        |    <0.001 |
|                           prim_noinit.ram                                       |    <0.001 |
|                         ramloop[1].ram.r                                        |    <0.001 |
|                           prim_noinit.ram                                       |    <0.001 |
|                         ramloop[2].ram.r                                        |    <0.001 |
|                           prim_noinit.ram                                       |    <0.001 |
|                         ramloop[3].ram.r                                        |    <0.001 |
|                           prim_noinit.ram                                       |    <0.001 |
|                         ramloop[4].ram.r                                        |    <0.001 |
|                           prim_noinit.ram                                       |    <0.001 |
|                         ramloop[5].ram.r                                        |    <0.001 |
|                           prim_noinit.ram                                       |    <0.001 |
|               u_ila_cap_ctrl                                                    |     0.002 |
|                 U_CDONE                                                         |    <0.001 |
|                 U_NS0                                                           |    <0.001 |
|                 U_NS1                                                           |    <0.001 |
|                 u_cap_addrgen                                                   |     0.001 |
|                   U_CMPRESET                                                    |    <0.001 |
|                   u_cap_sample_counter                                          |    <0.001 |
|                     U_SCE                                                       |    <0.001 |
|                     U_SCMPCE                                                    |    <0.001 |
|                     U_SCRST                                                     |    <0.001 |
|                     u_scnt_cmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                   u_cap_window_counter                                          |    <0.001 |
|                     U_WCE                                                       |    <0.001 |
|                     U_WHCMPCE                                                   |    <0.001 |
|                     U_WLCMPCE                                                   |    <0.001 |
|                     u_wcnt_hcmp                                                 |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     u_wcnt_lcmp                                                 |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|               u_ila_regs                                                        |     0.021 |
|                 MU_SRL[0].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                           |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                           |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                            |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                            |    <0.001 |
|                 U_XSDB_SLAVE                                                    |     0.005 |
|                 reg_15                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_16                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_17                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_18                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_19                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_1a                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_6                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_7                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_8                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|                 reg_80                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_81                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_82                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_83                                                          |     0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |     0.001 |
|                 reg_84                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_85                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_887                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|                 reg_88d                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|                 reg_890                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|                 reg_9                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|                 reg_srl_fff                                                     |    <0.001 |
|                 reg_stream_ffd                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                            |    <0.001 |
|                 reg_stream_ffe                                                  |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                          |    <0.001 |
|               u_ila_reset_ctrl                                                  |    <0.001 |
|                 arm_detection_inst                                              |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                     |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                     |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                    |    <0.001 |
|                 halt_detection_inst                                             |    <0.001 |
|               u_trig                                                            |     0.006 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                  |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst       |    <0.001 |
|                     DUT                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE              |    <0.001 |
|                         u_srlA                                                  |    <0.001 |
|                         u_srlB                                                  |    <0.001 |
|                         u_srlC                                                  |    <0.001 |
|                         u_srlD                                                  |    <0.001 |
|                 U_TM                                                            |     0.006 |
|                   N_DDR_MODE.G_NMU[0].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                       |     0.002 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.002 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                       |     0.002 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |     0.002 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|               xsdb_memory_read_inst                                             |     0.002 |
|         cmp_rr_arbiter                                                          |    <0.001 |
|         lane_loop[0].cmp_lane_fifo                                              |     0.005 |
|           U0                                                                    |     0.005 |
|             inst_fifo_gen                                                       |     0.005 |
|               gconvfifo.rf                                                      |     0.005 |
|                 grf.rf                                                          |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                    |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                     gr1.gr1_int.rfwft                                           |    <0.001 |
|                     gras.rsts                                                   |    <0.001 |
|                     rpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                     gwas.wsts                                                   |    <0.001 |
|                     wpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.mem                                         |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                    |     0.003 |
|                       inst_blk_mem_gen                                          |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                           valid.cstr                                            |     0.003 |
|                             ramloop[0].ram.r                                    |     0.003 |
|                               prim_noinit.ram                                   |     0.003 |
|                   rstblk                                                        |    <0.001 |
|         lane_loop[0].lane_cmp                                                   |     0.050 |
|           aurora_lane_debug                                                     |     0.041 |
|             inst                                                                |     0.041 |
|               ila_core_inst                                                     |     0.041 |
|                 ila_trace_memory_inst                                           |     0.005 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.005 |
|                     inst_blk_mem_gen                                            |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.005 |
|                         valid.cstr                                              |     0.005 |
|                           ramloop[0].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[1].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[2].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[3].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[4].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[5].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                 u_ila_cap_ctrl                                                  |     0.002 |
|                   U_CDONE                                                       |    <0.001 |
|                   U_NS0                                                         |    <0.001 |
|                   U_NS1                                                         |    <0.001 |
|                   u_cap_addrgen                                                 |     0.001 |
|                     U_CMPRESET                                                  |    <0.001 |
|                     u_cap_sample_counter                                        |    <0.001 |
|                       U_SCE                                                     |    <0.001 |
|                       U_SCMPCE                                                  |    <0.001 |
|                       U_SCRST                                                   |    <0.001 |
|                       u_scnt_cmp                                                |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                     u_cap_window_counter                                        |    <0.001 |
|                       U_WCE                                                     |    <0.001 |
|                       U_WHCMPCE                                                 |    <0.001 |
|                       U_WLCMPCE                                                 |    <0.001 |
|                       u_wcnt_hcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                       u_wcnt_lcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                 u_ila_regs                                                      |     0.021 |
|                   MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                   U_XSDB_SLAVE                                                  |     0.005 |
|                   reg_15                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_16                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_17                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_18                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_19                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_1a                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_6                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_7                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_8                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_80                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_81                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_82                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_83                                                        |     0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |     0.001 |
|                   reg_84                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_85                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_887                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_88d                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_890                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_9                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_srl_fff                                                   |    <0.001 |
|                   reg_stream_ffd                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_stream_ffe                                                |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 u_ila_reset_ctrl                                                |    <0.001 |
|                   arm_detection_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                   halt_detection_inst                                           |    <0.001 |
|                 u_trig                                                          |     0.007 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   U_TM                                                          |     0.006 |
|                     N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                     |     0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                     |     0.003 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.003 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                 xsdb_memory_read_inst                                           |     0.002 |
|           custom_serdes.cmp_cdr_serdes                                          |     0.002 |
|           descrambler_cmp                                                       |    <0.001 |
|           gearbox32to66_cmp                                                     |     0.002 |
|         lane_loop[1].cmp_lane_fifo                                              |     0.005 |
|           U0                                                                    |     0.005 |
|             inst_fifo_gen                                                       |     0.005 |
|               gconvfifo.rf                                                      |     0.005 |
|                 grf.rf                                                          |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                    |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                     gr1.gr1_int.rfwft                                           |    <0.001 |
|                     gras.rsts                                                   |    <0.001 |
|                     rpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                     gwas.wsts                                                   |    <0.001 |
|                     wpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.mem                                         |     0.003 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                    |     0.003 |
|                       inst_blk_mem_gen                                          |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                           valid.cstr                                            |     0.003 |
|                             ramloop[0].ram.r                                    |     0.003 |
|                               prim_noinit.ram                                   |     0.003 |
|                   rstblk                                                        |    <0.001 |
|         lane_loop[1].lane_cmp                                                   |     0.050 |
|           aurora_lane_debug                                                     |     0.041 |
|             inst                                                                |     0.041 |
|               ila_core_inst                                                     |     0.041 |
|                 ila_trace_memory_inst                                           |     0.005 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.005 |
|                     inst_blk_mem_gen                                            |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.005 |
|                         valid.cstr                                              |     0.005 |
|                           ramloop[0].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[1].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[2].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[3].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[4].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[5].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                 u_ila_cap_ctrl                                                  |     0.002 |
|                   U_CDONE                                                       |    <0.001 |
|                   U_NS0                                                         |    <0.001 |
|                   U_NS1                                                         |    <0.001 |
|                   u_cap_addrgen                                                 |     0.001 |
|                     U_CMPRESET                                                  |    <0.001 |
|                     u_cap_sample_counter                                        |    <0.001 |
|                       U_SCE                                                     |    <0.001 |
|                       U_SCMPCE                                                  |    <0.001 |
|                       U_SCRST                                                   |    <0.001 |
|                       u_scnt_cmp                                                |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                     u_cap_window_counter                                        |    <0.001 |
|                       U_WCE                                                     |    <0.001 |
|                       U_WHCMPCE                                                 |    <0.001 |
|                       U_WLCMPCE                                                 |    <0.001 |
|                       u_wcnt_hcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                       u_wcnt_lcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                 u_ila_regs                                                      |     0.021 |
|                   MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                   U_XSDB_SLAVE                                                  |     0.005 |
|                   reg_15                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_16                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_17                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_18                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_19                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_1a                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_6                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_7                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_8                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_80                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_81                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_82                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_83                                                        |     0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |     0.001 |
|                   reg_84                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_85                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_887                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_88d                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_890                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_9                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_srl_fff                                                   |    <0.001 |
|                   reg_stream_ffd                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_stream_ffe                                                |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 u_ila_reset_ctrl                                                |    <0.001 |
|                   arm_detection_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                   halt_detection_inst                                           |    <0.001 |
|                 u_trig                                                          |     0.007 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   U_TM                                                          |     0.006 |
|                     N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                     |     0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                     |     0.003 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.003 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                 xsdb_memory_read_inst                                           |     0.002 |
|           custom_serdes.cmp_cdr_serdes                                          |     0.002 |
|           descrambler_cmp                                                       |    <0.001 |
|           gearbox32to66_cmp                                                     |     0.002 |
|         lane_loop[2].cmp_lane_fifo                                              |     0.005 |
|           U0                                                                    |     0.005 |
|             inst_fifo_gen                                                       |     0.005 |
|               gconvfifo.rf                                                      |     0.005 |
|                 grf.rf                                                          |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                    |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                     gr1.gr1_int.rfwft                                           |    <0.001 |
|                     gras.rsts                                                   |    <0.001 |
|                     rpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                     gwas.wsts                                                   |    <0.001 |
|                     wpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.mem                                         |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                    |     0.003 |
|                       inst_blk_mem_gen                                          |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                           valid.cstr                                            |     0.003 |
|                             ramloop[0].ram.r                                    |     0.003 |
|                               prim_noinit.ram                                   |     0.003 |
|                   rstblk                                                        |    <0.001 |
|         lane_loop[2].lane_cmp                                                   |     0.050 |
|           aurora_lane_debug                                                     |     0.041 |
|             inst                                                                |     0.041 |
|               ila_core_inst                                                     |     0.041 |
|                 ila_trace_memory_inst                                           |     0.005 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.005 |
|                     inst_blk_mem_gen                                            |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.005 |
|                         valid.cstr                                              |     0.005 |
|                           ramloop[0].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[1].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[2].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[3].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[4].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[5].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                 u_ila_cap_ctrl                                                  |     0.002 |
|                   U_CDONE                                                       |    <0.001 |
|                   U_NS0                                                         |    <0.001 |
|                   U_NS1                                                         |    <0.001 |
|                   u_cap_addrgen                                                 |     0.001 |
|                     U_CMPRESET                                                  |    <0.001 |
|                     u_cap_sample_counter                                        |    <0.001 |
|                       U_SCE                                                     |    <0.001 |
|                       U_SCMPCE                                                  |    <0.001 |
|                       U_SCRST                                                   |    <0.001 |
|                       u_scnt_cmp                                                |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                     u_cap_window_counter                                        |    <0.001 |
|                       U_WCE                                                     |    <0.001 |
|                       U_WHCMPCE                                                 |    <0.001 |
|                       U_WLCMPCE                                                 |    <0.001 |
|                       u_wcnt_hcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                       u_wcnt_lcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                 u_ila_regs                                                      |     0.021 |
|                   MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                   U_XSDB_SLAVE                                                  |     0.005 |
|                   reg_15                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_16                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_17                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_18                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_19                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_1a                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_6                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_7                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_8                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_80                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_81                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_82                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_83                                                        |     0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |     0.001 |
|                   reg_84                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_85                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_887                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_88d                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_890                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_9                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_srl_fff                                                   |    <0.001 |
|                   reg_stream_ffd                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_stream_ffe                                                |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 u_ila_reset_ctrl                                                |    <0.001 |
|                   arm_detection_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                   halt_detection_inst                                           |    <0.001 |
|                 u_trig                                                          |     0.007 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   U_TM                                                          |     0.006 |
|                     N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                     |     0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                     |     0.003 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.003 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                 xsdb_memory_read_inst                                           |     0.002 |
|           custom_serdes.cmp_cdr_serdes                                          |     0.002 |
|           descrambler_cmp                                                       |    <0.001 |
|           gearbox32to66_cmp                                                     |     0.002 |
|         lane_loop[3].cmp_lane_fifo                                              |     0.005 |
|           U0                                                                    |     0.005 |
|             inst_fifo_gen                                                       |     0.005 |
|               gconvfifo.rf                                                      |     0.005 |
|                 grf.rf                                                          |     0.005 |
|                   gntv_or_sync_fifo.gcx.clkx                                    |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                     gr1.gr1_int.rfwft                                           |    <0.001 |
|                     gras.rsts                                                   |    <0.001 |
|                     rpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                     gwas.wsts                                                   |    <0.001 |
|                     wpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.mem                                         |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                    |     0.003 |
|                       inst_blk_mem_gen                                          |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                           valid.cstr                                            |     0.003 |
|                             ramloop[0].ram.r                                    |     0.003 |
|                               prim_noinit.ram                                   |     0.003 |
|                   rstblk                                                        |    <0.001 |
|         lane_loop[3].lane_cmp                                                   |     0.050 |
|           aurora_lane_debug                                                     |     0.041 |
|             inst                                                                |     0.041 |
|               ila_core_inst                                                     |     0.041 |
|                 ila_trace_memory_inst                                           |     0.005 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.005 |
|                     inst_blk_mem_gen                                            |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                      |     0.005 |
|                         valid.cstr                                              |     0.005 |
|                           ramloop[0].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[1].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[2].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[3].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[4].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                           ramloop[5].ram.r                                      |    <0.001 |
|                             prim_noinit.ram                                     |    <0.001 |
|                 u_ila_cap_ctrl                                                  |     0.002 |
|                   U_CDONE                                                       |    <0.001 |
|                   U_NS0                                                         |    <0.001 |
|                   U_NS1                                                         |    <0.001 |
|                   u_cap_addrgen                                                 |     0.001 |
|                     U_CMPRESET                                                  |    <0.001 |
|                     u_cap_sample_counter                                        |    <0.001 |
|                       U_SCE                                                     |    <0.001 |
|                       U_SCMPCE                                                  |    <0.001 |
|                       U_SCRST                                                   |    <0.001 |
|                       u_scnt_cmp                                                |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                     u_cap_window_counter                                        |    <0.001 |
|                       U_WCE                                                     |    <0.001 |
|                       U_WHCMPCE                                                 |    <0.001 |
|                       U_WLCMPCE                                                 |    <0.001 |
|                       u_wcnt_hcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                       u_wcnt_lcmp                                               |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                           DUT                                                   |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                               u_srlA                                            |    <0.001 |
|                               u_srlB                                            |    <0.001 |
|                               u_srlC                                            |    <0.001 |
|                               u_srlD                                            |    <0.001 |
|                 u_ila_regs                                                      |     0.021 |
|                   MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                         |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|                   U_XSDB_SLAVE                                                  |     0.005 |
|                   reg_15                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_16                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_17                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_18                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_19                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_1a                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_6                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_7                                                         |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_8                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_80                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_81                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_82                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_83                                                        |     0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |     0.001 |
|                   reg_84                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_85                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_887                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_88d                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_890                                                       |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_9                                                         |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                   reg_srl_fff                                                   |    <0.001 |
|                   reg_stream_ffd                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|                   reg_stream_ffe                                                |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|                 u_ila_reset_ctrl                                                |    <0.001 |
|                   arm_detection_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|                   halt_detection_inst                                           |    <0.001 |
|                 u_trig                                                          |     0.007 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                       DUT                                                       |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                           u_srlA                                                |    <0.001 |
|                           u_srlB                                                |    <0.001 |
|                           u_srlC                                                |    <0.001 |
|                           u_srlD                                                |    <0.001 |
|                   U_TM                                                          |     0.006 |
|                     N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                     |     0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                     |     0.003 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |     0.003 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                         DUT                                                     |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                             u_srlA                                              |    <0.001 |
|                             u_srlB                                              |    <0.001 |
|                             u_srlC                                              |    <0.001 |
|                             u_srlD                                              |    <0.001 |
|                 xsdb_memory_read_inst                                           |     0.002 |
|           custom_serdes.cmp_cdr_serdes                                          |     0.002 |
|           descrambler_cmp                                                       |    <0.001 |
|           gearbox32to66_cmp                                                     |     0.002 |
|     wb_dev_gen.cmp_wb_spi                                                       |     0.002 |
|     wb_dev_gen.rd53_type_trig.cmp_wb_trigger_logic                              |     0.003 |
|       cmp_delay_trig0                                                           |    <0.001 |
|       cmp_delay_trig1                                                           |    <0.001 |
|       cmp_delay_trig2                                                           |    <0.001 |
|       cmp_delay_trig3                                                           |    <0.001 |
|       cmp_eudet_tlu                                                             |    <0.001 |
|         trig_sync                                                               |    <0.001 |
|       cmp_sync_busy                                                             |     0.000 |
|       trig_inputs[0].cmp_edge_trig                                              |    <0.001 |
|       trig_inputs[0].cmp_sync_trig                                              |    <0.001 |
|       trig_inputs[1].cmp_edge_trig                                              |    <0.001 |
|       trig_inputs[1].cmp_sync_trig                                              |    <0.001 |
|       trig_inputs[2].cmp_edge_trig                                              |    <0.001 |
|       trig_inputs[2].cmp_sync_trig                                              |    <0.001 |
|       trig_inputs[3].cmp_edge_trig                                              |    <0.001 |
|       trig_inputs[3].cmp_sync_trig                                              |    <0.001 |
|     wb_dev_gen.rd53_type_tx.cmp_wb_tx_core                                      |     0.030 |
|       cmp_trig_unit                                                             |     0.002 |
|       tx_channels[0].cmp_tx_channel                                             |     0.012 |
|         cmp_sport                                                               |    <0.001 |
|         cmp_tx_fifo                                                             |     0.004 |
|           U0                                                                    |     0.004 |
|             inst_fifo_gen                                                       |     0.004 |
|               gconvfifo.rf                                                      |     0.004 |
|                 grf.rf                                                          |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                    |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                  |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                     gr1.gr1_int.rfwft                                           |    <0.001 |
|                     gras.rsts                                                   |    <0.001 |
|                       c0                                                        |    <0.001 |
|                       c1                                                        |    <0.001 |
|                     rpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                     gwas.gpf.wrpf                                               |    <0.001 |
|                     gwas.wsts                                                   |    <0.001 |
|                       c1                                                        |    <0.001 |
|                       c2                                                        |    <0.001 |
|                     wpntr                                                       |    <0.001 |
|                   gntv_or_sync_fifo.mem                                         |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                    |     0.002 |
|                       inst_blk_mem_gen                                          |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                    |     0.002 |
|                           valid.cstr                                            |     0.002 |
|                             ramloop[0].ram.r                                    |     0.002 |
|                               prim_noinit.ram                                   |     0.002 |
|                   rstblk                                                        |    <0.001 |
|     wb_exp_comp                                                                 |     0.096 |
|       arbiter                                                                   |     0.002 |
|       dma_ctrl                                                                  |     0.012 |
|         dma_controller_wb_slave_0                                               |     0.007 |
|       l2p_dma                                                                   |     0.028 |
|         cmp_addr_fifo                                                           |     0.008 |
|           U0                                                                    |     0.008 |
|             U0                                                                  |     0.008 |
|               inst_fifo_gen                                                     |     0.008 |
|                 gconvfifo.rf                                                    |     0.008 |
|                   grf.rf                                                        |     0.008 |
|                     gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                         |    <0.001 |
|                       gras.rsts                                                 |    <0.001 |
|                         c0                                                      |    <0.001 |
|                         c1                                                      |    <0.001 |
|                       rpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                    |     0.001 |
|                       gwas.gpf.wrpf                                             |    <0.001 |
|                       gwas.wsts                                                 |    <0.001 |
|                         c1                                                      |    <0.001 |
|                         c2                                                      |    <0.001 |
|                       wpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                       |     0.005 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                  |     0.005 |
|                         inst_blk_mem_gen                                        |     0.005 |
|                           gnbram.gnativebmg.native_blk_mem_gen                  |     0.005 |
|                             valid.cstr                                          |     0.005 |
|                               ramloop[0].ram.r                                  |     0.005 |
|                                 prim_noinit.ram                                 |     0.005 |
|                     rstblk                                                      |    <0.001 |
|         cmp_data_fifo                                                           |     0.011 |
|           U0                                                                    |     0.010 |
|             U0                                                                  |     0.010 |
|               inst_fifo_gen                                                     |     0.010 |
|                 gconvfifo.rf                                                    |     0.010 |
|                   grf.rf                                                        |     0.010 |
|                     gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                         |    <0.001 |
|                       gras.rsts                                                 |    <0.001 |
|                         c0                                                      |    <0.001 |
|                         c1                                                      |    <0.001 |
|                       rpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                       gwas.gpf.wrpf                                             |    <0.001 |
|                       gwas.wsts                                                 |    <0.001 |
|                         c1                                                      |    <0.001 |
|                         c2                                                      |    <0.001 |
|                       wpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                       |     0.008 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                  |     0.007 |
|                         inst_blk_mem_gen                                        |     0.007 |
|                           gnbram.gnativebmg.native_blk_mem_gen                  |     0.007 |
|                             valid.cstr                                          |     0.007 |
|                               ramloop[0].ram.r                                  |     0.004 |
|                                 prim_noinit.ram                                 |     0.004 |
|                               ramloop[1].ram.r                                  |     0.004 |
|                                 prim_noinit.ram                                 |     0.004 |
|                     rstblk                                                      |    <0.001 |
|       p2l_dec_comp                                                              |     0.015 |
|       p2l_dma                                                                   |     0.020 |
|         cmp_to_wb_fifo                                                          |     0.010 |
|           gen_fifo_96bit.cmp_fifo_96x512                                        |     0.010 |
|             U0                                                                  |     0.010 |
|               inst_fifo_gen                                                     |     0.010 |
|                 gconvfifo.rf                                                    |     0.010 |
|                   grf.rf                                                        |     0.010 |
|                     gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                       gr1.gr1_int.rfwft                                         |    <0.001 |
|                       gras.rsts                                                 |    <0.001 |
|                         c0                                                      |    <0.001 |
|                         c1                                                      |    <0.001 |
|                       rpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                       gwas.gpf.wrpf                                             |    <0.001 |
|                       gwas.wsts                                                 |    <0.001 |
|                         c1                                                      |    <0.001 |
|                         c2                                                      |    <0.001 |
|                       wpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                       |     0.008 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                  |     0.007 |
|                         inst_blk_mem_gen                                        |     0.007 |
|                           gnbram.gnativebmg.native_blk_mem_gen                  |     0.007 |
|                             valid.cstr                                          |     0.007 |
|                               ramloop[0].ram.r                                  |     0.002 |
|                                 prim_noinit.ram                                 |     0.002 |
|                               ramloop[1].ram.r                                  |     0.005 |
|                                 prim_noinit.ram                                 |     0.005 |
|                     rstblk                                                      |    <0.001 |
|       wb32                                                                      |     0.019 |
|         cmp_fifo_to_wb                                                          |     0.007 |
|           gen_fifo_64bit.cmp_fifo_64x512                                        |     0.007 |
|             U0                                                                  |     0.007 |
|               inst_fifo_gen                                                     |     0.007 |
|                 gconvfifo.rf                                                    |     0.007 |
|                   grf.rf                                                        |     0.007 |
|                     gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                       gras.rsts                                                 |    <0.001 |
|                         c0                                                      |    <0.001 |
|                         c1                                                      |    <0.001 |
|                       rpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                       gwas.gpf.wrpf                                             |    <0.001 |
|                       gwas.wsts                                                 |    <0.001 |
|                         c1                                                      |    <0.001 |
|                         c2                                                      |    <0.001 |
|                       wpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                       |     0.005 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                  |     0.005 |
|                         inst_blk_mem_gen                                        |     0.005 |
|                           gnbram.gnativebmg.native_blk_mem_gen                  |     0.005 |
|                             valid.cstr                                          |     0.005 |
|                               ramloop[0].ram.r                                  |     0.005 |
|                                 prim_noinit.ram                                 |     0.005 |
|                     rstblk                                                      |    <0.001 |
|         cmp_from_wb_fifo                                                        |     0.009 |
|           gen_fifo_64bit.cmp_fifo_64x512                                        |     0.008 |
|             U0                                                                  |     0.008 |
|               inst_fifo_gen                                                     |     0.008 |
|                 gconvfifo.rf                                                    |     0.008 |
|                   grf.rf                                                        |     0.008 |
|                     gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                       gras.rsts                                                 |    <0.001 |
|                         c0                                                      |    <0.001 |
|                         c1                                                      |    <0.001 |
|                       rpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                       gwas.wsts                                                 |    <0.001 |
|                         c1                                                      |    <0.001 |
|                         c2                                                      |    <0.001 |
|                       wpntr                                                     |    <0.001 |
|                     gntv_or_sync_fifo.mem                                       |     0.006 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                  |     0.006 |
|                         inst_blk_mem_gen                                        |     0.006 |
|                           gnbram.gnativebmg.native_blk_mem_gen                  |     0.006 |
|                             valid.cstr                                          |     0.006 |
|                               ramloop[0].ram.r                                  |     0.006 |
|                                 prim_noinit.ram                                 |     0.006 |
|                     rstblk                                                      |    <0.001 |
|   dbg_hub                                                                       |     0.006 |
|     inst                                                                        |     0.006 |
|       CORE_XSDB.UUT_MASTER                                                      |     0.005 |
|         U_ICON_INTERFACE                                                        |     0.003 |
|           U_CMD1                                                                |    <0.001 |
|           U_CMD2                                                                |    <0.001 |
|           U_CMD3                                                                |    <0.001 |
|           U_CMD4                                                                |    <0.001 |
|           U_CMD5                                                                |    <0.001 |
|           U_CMD6_RD                                                             |     0.001 |
|             U_RD_FIFO                                                           |     0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                             |     0.001 |
|                 inst_fifo_gen                                                   |     0.001 |
|                   gconvfifo.rf                                                  |     0.001 |
|                     grf.rf                                                      |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                         gr1.rfwft                                               |    <0.001 |
|                         gras.rsts                                               |    <0.001 |
|                         rpntr                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                         gwas.wsts                                               |    <0.001 |
|                         wpntr                                                   |    <0.001 |
|                       gntv_or_sync_fifo.mem                                     |    <0.001 |
|                         gdm.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                      |    <0.001 |
|                           RAM_reg_0_15_12_15                                    |    <0.001 |
|                           RAM_reg_0_15_6_11                                     |    <0.001 |
|                       rstblk                                                    |    <0.001 |
|           U_CMD6_WR                                                             |    <0.001 |
|             U_WR_FIFO                                                           |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                             |    <0.001 |
|                 inst_fifo_gen                                                   |    <0.001 |
|                   gconvfifo.rf                                                  |    <0.001 |
|                     grf.rf                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                  |    <0.001 |
|                         gras.rsts                                               |    <0.001 |
|                         rpntr                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                  |    <0.001 |
|                         gwas.wsts                                               |    <0.001 |
|                         wpntr                                                   |    <0.001 |
|                       gntv_or_sync_fifo.mem                                     |    <0.001 |
|                         gdm.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                      |    <0.001 |
|                           RAM_reg_0_15_12_15                                    |    <0.001 |
|                           RAM_reg_0_15_6_11                                     |    <0.001 |
|                       rstblk                                                    |    <0.001 |
|           U_CMD7_CTL                                                            |    <0.001 |
|           U_CMD7_STAT                                                           |    <0.001 |
|           U_STATIC_STATUS                                                       |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                               |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                          |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                   |     0.001 |
|           U_RD_ABORT_FLAG                                                       |    <0.001 |
|           U_RD_REQ_FLAG                                                         |    <0.001 |
|           U_TIMER                                                               |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                           |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                      |    <0.001 |
|       CORE_XSDB.U_ICON                                                          |    <0.001 |
|         U_CMD                                                                   |    <0.001 |
|         U_STAT                                                                  |    <0.001 |
|         U_SYNC                                                                  |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                    |    <0.001 |
|   pcie_0                                                                        |     1.521 |
|     inst                                                                        |     1.521 |
|       inst                                                                      |     1.521 |
|         gt_top_i                                                                |     1.402 |
|           gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                      |    <0.001 |
|           gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                      |    <0.001 |
|           gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                      |    <0.001 |
|           gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                      |    <0.001 |
|           pipe_wrapper_i                                                        |     1.399 |
|             pipe_clock_int.pipe_clock_i                                         |     0.110 |
|             pipe_lane[0].gt_wrapper_i                                           |     0.314 |
|               cpllPDInst                                                        |    <0.001 |
|             pipe_lane[0].pipe_drp.pipe_drp_i                                    |     0.001 |
|             pipe_lane[0].pipe_eq.pipe_eq_i                                      |     0.002 |
|               rxeq_scan_i                                                       |     0.001 |
|             pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |    <0.001 |
|               qpll_drp_i                                                        |    <0.001 |
|               qpll_wrapper_i                                                    |    <0.001 |
|             pipe_lane[0].pipe_rate.pipe_rate_i                                  |     0.003 |
|             pipe_lane[0].pipe_sync_i                                            |    <0.001 |
|             pipe_lane[0].pipe_user_i                                            |     0.001 |
|             pipe_lane[1].gt_wrapper_i                                           |     0.314 |
|               cpllPDInst                                                        |    <0.001 |
|             pipe_lane[1].pipe_drp.pipe_drp_i                                    |     0.001 |
|             pipe_lane[1].pipe_eq.pipe_eq_i                                      |     0.002 |
|               rxeq_scan_i                                                       |    <0.001 |
|             pipe_lane[1].pipe_rate.pipe_rate_i                                  |     0.003 |
|             pipe_lane[1].pipe_sync_i                                            |    <0.001 |
|             pipe_lane[1].pipe_user_i                                            |     0.001 |
|             pipe_lane[2].gt_wrapper_i                                           |     0.314 |
|               cpllPDInst                                                        |    <0.001 |
|             pipe_lane[2].pipe_drp.pipe_drp_i                                    |     0.001 |
|             pipe_lane[2].pipe_eq.pipe_eq_i                                      |     0.002 |
|               rxeq_scan_i                                                       |    <0.001 |
|             pipe_lane[2].pipe_rate.pipe_rate_i                                  |     0.003 |
|             pipe_lane[2].pipe_sync_i                                            |    <0.001 |
|             pipe_lane[2].pipe_user_i                                            |     0.001 |
|             pipe_lane[3].gt_wrapper_i                                           |     0.314 |
|               cpllPDInst                                                        |    <0.001 |
|             pipe_lane[3].pipe_drp.pipe_drp_i                                    |     0.001 |
|             pipe_lane[3].pipe_eq.pipe_eq_i                                      |     0.002 |
|               rxeq_scan_i                                                       |    <0.001 |
|             pipe_lane[3].pipe_rate.pipe_rate_i                                  |     0.003 |
|             pipe_lane[3].pipe_sync_i                                            |    <0.001 |
|             pipe_lane[3].pipe_user_i                                            |     0.001 |
|             pipe_reset.pipe_reset_i                                             |     0.001 |
|             qpll_reset.qpll_reset_i                                             |    <0.001 |
|         pcie_top_i                                                              |     0.118 |
|           axi_basic_top                                                         |     0.008 |
|             rx_inst                                                             |     0.006 |
|               rx_null_gen_inst                                                  |     0.001 |
|               rx_pipeline_inst                                                  |     0.005 |
|             tx_inst                                                             |     0.002 |
|               thrtl_ctl_enabled.tx_thrl_ctl_inst                                |    <0.001 |
|               tx_pipeline_inst                                                  |     0.001 |
|           pcie_7x_i                                                             |     0.104 |
|             pcie_bram_top                                                       |     0.042 |
|               pcie_brams_rx                                                     |     0.021 |
|                 brams[0].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|                 brams[1].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|                 brams[2].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|                 brams[3].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|               pcie_brams_tx                                                     |     0.021 |
|                 brams[0].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|                 brams[1].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|                 brams[2].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|                 brams[3].ram                                                    |     0.005 |
|                   use_tdp.ramb36                                                |     0.005 |
|           pcie_pipe_pipeline_i                                                  |     0.006 |
|             pipe_2_lane.pipe_lane_1_i                                           |     0.001 |
|             pipe_4_lane.pipe_lane_2_i                                           |     0.001 |
|             pipe_4_lane.pipe_lane_3_i                                           |     0.001 |
|             pipe_lane_0_i                                                       |     0.001 |
|             pipe_misc_i                                                         |    <0.001 |
|         phy_lnk_up_cdc                                                          |    <0.001 |
|         pl_received_hot_rst_cdc                                                 |    <0.001 |
+---------------------------------------------------------------------------------+-----------+


