<html><body><samp><pre>
<!@TC:1569014834>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: MARCIN-VAIO

# Fri Sep 20 23:27:14 2019

#Implementation: microSD

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1569014835> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1569014835> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\GIT\my_projects\FPGA\Verilog\microSD\microSD.v" (library work)
Verilog syntax check successful!
File E:\GIT\my_projects\FPGA\Verilog\microSD\microSD.v changed - recompiling
Selecting top level module microSD
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GIT\my_projects\FPGA\Verilog\microSD\microSD.v:1:7:1:14:@N:CG364:@XP_MSG">microSD.v(1)</a><!@TM:1569014835> | Synthesizing module microSD in library work.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 23:27:15 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1569014835> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 23:27:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 23:27:15 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1569014834>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1569014837> | Running in 64-bit mode 
File E:\GIT\my_projects\FPGA\Verilog\microSD\microSD\synwork\microSD_microSD_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 20 23:27:17 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1569014834>
# Fri Sep 20 23:27:17 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1569014838> | No constraint file specified. 
Linked File: <a href="E:\GIT\my_projects\FPGA\Verilog\microSD\microSD\microSD_microSD_scck.rpt:@XP_FILE">microSD_microSD_scck.rpt</a>
Printing clock  summary report in "E:\GIT\my_projects\FPGA\Verilog\microSD\microSD\microSD_microSD_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1569014838> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1569014838> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1569014838> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist microSD

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                            Requested     Requested     Clock                            Clock                   Clock
Level     Clock                            Frequency     Period        Type                             Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------
0 -       microSD|CLK50                    1.0 MHz       1000.000      inferred                         Inferred_clkgroup_0     2    
1 .         microSD|SCLK_derived_clock     1.0 MHz       1000.000      derived (from microSD|CLK50)     Inferred_clkgroup_0     27   
=====================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\git\my_projects\fpga\verilog\microsd\microsd.v:27:0:27:6:@W:MT529:@XP_MSG">microsd.v(27)</a><!@TM:1569014838> | Found inferred clock microSD|CLK50 which controls 2 sequential elements including period[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Sep 20 23:27:18 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1569014834>
# Fri Sep 20 23:27:18 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1569014840> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1569014840> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <a href="e:\git\my_projects\fpga\verilog\microsd\microsd.v:35:0:35:6:@N:MF578:@XP_MSG">microsd.v(35)</a><!@TM:1569014840> | Incompatible asynchronous control logic preventing generated clock conversion of temp (in view: work.microSD(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.60ns		  40 /        29

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1569014840> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\git\my_projects\fpga\verilog\microsd\microsd.v:59:0:59:6:@A:BN291:@XP_MSG">microsd.v(59)</a><!@TM:1569014840> | Boundary register CS.fb (in view: work.microSD(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\git\my_projects\fpga\verilog\microsd\microsd.v:59:0:59:6:@A:BN291:@XP_MSG">microsd.v(59)</a><!@TM:1569014840> | Boundary register MOSI.fb (in view: work.microSD(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1569014840> | Automatically generated clock microSD|SCLK_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
27 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLK50@|E:CS_0io@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK50               port                   29         CS_0io         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base E:\GIT\my_projects\FPGA\Verilog\microSD\microSD\synwork\microSD_microSD_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1569014840> | Writing EDF file: E:\GIT\my_projects\FPGA\Verilog\microSD\microSD\microSD_microSD.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1569014840> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1569014840> | Found inferred clock microSD|CLK50 with period 1000.00ns. Please declare a user-defined clock on object "p:CLK50"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Sep 20 23:27:20 2019
#


Top view:               microSD
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1569014840> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1569014840> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 995.771

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
microSD|CLK50      1.0 MHz       236.5 MHz     1000.000      4.229         995.771     inferred     Inferred_clkgroup_0
=======================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
microSD|CLK50  microSD|CLK50  |  1000.000    995.771  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: microSD|CLK50</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

               Starting                                             Arrival            
Instance       Reference         Type        Pin     Net            Time        Slack  
               Clock                                                                   
---------------------------------------------------------------------------------------
period[0]      microSD|CLK50     FD1S3DX     Q       period[0]      1.220       995.771
period[1]      microSD|CLK50     FD1S3DX     Q       SCLK_c         1.220       995.771
period1[3]     microSD|CLK50     FD1P3IX     Q       period1[3]     1.044       995.947
period2[3]     microSD|CLK50     FD1P3DX     Q       period2[3]     1.180       996.067
temp           microSD|CLK50     FD1S3AX     Q       temp           1.108       996.897
DATA[0]        microSD|CLK50     FD1P3AX     Q       DATA[0]        1.108       997.347
DATA[1]        microSD|CLK50     FD1P3AX     Q       DATA[1]        1.108       997.347
DATA[2]        microSD|CLK50     FD1P3AX     Q       DATA[2]        1.108       997.347
DATA[3]        microSD|CLK50     FD1P3AX     Q       DATA[3]        1.108       997.347
DATA[4]        microSD|CLK50     FD1P3AX     Q       DATA[4]        1.108       997.347
=======================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

               Starting                                                                Required            
Instance       Reference         Type        Pin     Net                               Time         Slack  
               Clock                                                                                       
-----------------------------------------------------------------------------------------------------------
DATA[0]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[1]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[2]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[3]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[4]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[5]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[6]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
DATA[7]        microSD|CLK50     FD1P3AX     SP      DATA_0_sqmuxa_i_o4_0_RNITH571     999.528      995.771
period1[0]     microSD|CLK50     FD1S3JX     PD      MISO_pad_RNIPCE3                  999.197      996.785
period1[1]     microSD|CLK50     FD1P3JX     PD      MISO_pad_RNIPCE3                  999.197      996.785
===========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\GIT\my_projects\FPGA\Verilog\microSD\microSD\microSD_microSD.srr:srsfE:\GIT\my_projects\FPGA\Verilog\microSD\microSD\microSD_microSD.srs:fp:20485:21367:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      3.757
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     995.771

    Number of logic level(s):                2
    Starting point:                          period[0] / Q
    Ending point:                            DATA[0] / SP
    The start point is clocked by            microSD|CLK50 [rising] on pin CK
    The end   point is clocked by            microSD|CLK50 [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
period[0]                         FD1S3DX      Q        Out     1.220     1.220       -         
period[0]                         Net          -        -       -         -           8         
period_RNINBI[0]                  ORCALUT4     B        In      0.000     1.220       -         
period_RNINBI[0]                  ORCALUT4     Z        Out     1.273     2.493       -         
period_RNINBI[0]                  Net          -        -       -         -           9         
DATA_0_sqmuxa_i_o4_0_RNITH571     ORCALUT4     C        In      0.000     2.493       -         
DATA_0_sqmuxa_i_o4_0_RNITH571     ORCALUT4     Z        Out     1.265     3.757       -         
DATA_0_sqmuxa_i_o4_0_RNITH571     Net          -        -       -         -           8         
DATA[0]                           FD1P3AX      SP       In      0.000     3.757       -         
================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_4000hc-4

Register bits: 29 of 4320 (1%)
PIC Latch:       0
I/O cells:       24


Details:
FD1P3AX:        8
FD1P3BX:        1
FD1P3DX:        3
FD1P3IX:        1
FD1P3JX:        2
FD1S3AX:        1
FD1S3DX:        2
FD1S3JX:        1
GSR:            1
IB:             13
INV:            2
OB:             11
OFS1P3DX:       8
OFS1P3IX:       2
ORCALUT4:       38
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Sep 20 23:27:20 2019

###########################################################]

</pre></samp></body></html>
