INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1
WARNING: [VRFC 10-1315] redeclaration of ansi port msg_out is not allowed [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sources_1/new/W0_15.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
