<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b23
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9802.38 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6492.88 --|
|-- Mem Ch  2: Reads (MB/s):    54.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    26.66 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    54.90 --||-- NODE 1 Mem Read (MB/s) :  9802.38 --|
|-- NODE 0 Mem Write(MB/s) :    26.66 --||-- NODE 1 Mem Write(MB/s) :  6492.88 --|
|-- NODE 0 P. Write (T/s):      31138 --||-- NODE 1 P. Write (T/s):     164715 --|
|-- NODE 0 Memory (MB/s):       81.56 --||-- NODE 1 Memory (MB/s):    16295.26 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9857.29                --|
            |--                System Write Throughput(MB/s):       6519.53                --|
            |--               System Memory Throughput(MB/s):      16376.82                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c58
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     105 K      5988    5299 K    10 M     35 M     0     708  
 1      55 M      1500      17 M   131 M     21 M     0     600 K
-----------------------------------------------------------------------
 *      55 M      7488      22 M   142 M     57 M     0     601 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.50        Core1: 180.15        
Core2: 39.04        Core3: 183.68        
Core4: 14.48        Core5: 172.34        
Core6: 29.93        Core7: 137.10        
Core8: 35.66        Core9: 107.07        
Core10: 30.81        Core11: 210.00        
Core12: 31.00        Core13: 210.34        
Core14: 30.39        Core15: 200.77        
Core16: 27.74        Core17: 156.21        
Core18: 24.20        Core19: 141.92        
Core20: 19.79        Core21: 151.86        
Core22: 26.39        Core23: 147.93        
Core24: 27.09        Core25: 149.31        
Core26: 32.19        Core27: 204.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.44
Socket1: 176.07
DDR read Latency(ns)
Socket0: 46204.21
Socket1: 258.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.60        Core1: 180.37        
Core2: 35.85        Core3: 182.72        
Core4: 18.09        Core5: 175.14        
Core6: 29.22        Core7: 141.50        
Core8: 28.23        Core9: 115.16        
Core10: 27.32        Core11: 210.60        
Core12: 29.12        Core13: 210.87        
Core14: 30.37        Core15: 200.20        
Core16: 30.02        Core17: 155.74        
Core18: 30.48        Core19: 139.27        
Core20: 32.58        Core21: 154.21        
Core22: 14.48        Core23: 150.30        
Core24: 23.40        Core25: 153.72        
Core26: 25.34        Core27: 206.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.50
Socket1: 177.23
DDR read Latency(ns)
Socket0: 48631.43
Socket1: 262.28
irq_total: 143920.005945087
cpu_total: 44.98
cpu_0: 1.60
cpu_1: 100.00
cpu_2: 1.06
cpu_3: 100.00
cpu_4: 1.26
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 98.54
cpu_8: 0.60
cpu_9: 17.69
cpu_10: 0.86
cpu_11: 100.00
cpu_12: 1.13
cpu_13: 100.00
cpu_14: 0.66
cpu_15: 100.00
cpu_16: 1.53
cpu_17: 75.40
cpu_18: 0.93
cpu_19: 97.94
cpu_20: 2.59
cpu_21: 82.71
cpu_22: 1.00
cpu_23: 89.63
cpu_24: 1.66
cpu_25: 80.39
cpu_26: 1.40
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 689448794
enp130s0f1_rx_bytes_phy: 603779515
enp4s0f0_rx_bytes_phy: 961901266
enp4s0f1_rx_bytes_phy: 1270154017
Total_rx_bytes_phy: 3525283592
enp130s0f0_rx_packets: 104380
enp130s0f1_rx_packets: 94870
enp4s0f0_rx_packets: 108134
enp4s0f1_rx_packets: 142809
Total_rx_packets: 450193
enp130s0f0_tx_bytes: 1723814974
enp130s0f1_tx_bytes: 1710756519
enp4s0f0_tx_bytes: 445085
enp4s0f1_tx_bytes: 578086
Total_tx_bytes: 3435594664
enp130s0f0_tx_packets: 195840
enp130s0f1_tx_packets: 193054
enp4s0f0_tx_packets: 6743
enp4s0f1_tx_packets: 8758
Total_tx_packets: 404395
enp130s0f0_tx_bytes_phy: 1724925292
enp130s0f1_tx_bytes_phy: 1711794342
enp4s0f0_tx_bytes_phy: 870580
enp4s0f1_tx_bytes_phy: 1349931
Total_tx_bytes_phy: 3438940145
enp130s0f0_rx_packets_phy: 104376
enp130s0f1_rx_packets_phy: 94870
enp4s0f0_rx_packets_phy: 108135
enp4s0f1_rx_packets_phy: 142807
Total_rx_packets_phy: 450188
enp130s0f0_tx_packets_phy: 199860
enp130s0f1_tx_packets_phy: 196748
enp4s0f0_tx_packets_phy: 12970
enp4s0f1_tx_packets_phy: 20271
Total_tx_packets_phy: 429849
enp130s0f0_rx_bytes: 684781863
enp130s0f1_rx_bytes: 599659102
enp4s0f0_rx_bytes: 955640789
enp4s0f1_rx_bytes: 1261920287
Total_rx_bytes: 3502002041


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 180.07        
Core2: 29.86        Core3: 182.57        
Core4: 22.66        Core5: 172.36        
Core6: 22.11        Core7: 140.88        
Core8: 32.02        Core9: 106.44        
Core10: 29.55        Core11: 208.91        
Core12: 31.26        Core13: 210.57        
Core14: 30.58        Core15: 200.78        
Core16: 31.08        Core17: 155.37        
Core18: 30.93        Core19: 137.65        
Core20: 15.25        Core21: 144.16        
Core22: 18.82        Core23: 147.83        
Core24: 22.98        Core25: 154.52        
Core26: 24.74        Core27: 203.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.01
Socket1: 175.58
DDR read Latency(ns)
Socket0: 46357.83
Socket1: 263.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 181.41        
Core2: 34.60        Core3: 182.18        
Core4: 39.22        Core5: 174.00        
Core6: 31.37        Core7: 140.37        
Core8: 31.84        Core9: 111.76        
Core10: 38.56        Core11: 210.43        
Core12: 31.55        Core13: 210.38        
Core14: 32.33        Core15: 199.71        
Core16: 28.98        Core17: 156.70        
Core18: 33.72        Core19: 141.39        
Core20: 16.84        Core21: 150.88        
Core22: 29.28        Core23: 148.39        
Core24: 29.47        Core25: 151.87        
Core26: 26.88        Core27: 204.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.71
Socket1: 176.63
DDR read Latency(ns)
Socket0: 51103.04
Socket1: 263.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 180.14        
Core2: 28.80        Core3: 181.40        
Core4: 28.07        Core5: 177.26        
Core6: 33.29        Core7: 139.72        
Core8: 37.12        Core9: 113.15        
Core10: 29.28        Core11: 210.21        
Core12: 30.32        Core13: 211.30        
Core14: 29.30        Core15: 198.04        
Core16: 29.61        Core17: 157.63        
Core18: 31.06        Core19: 137.33        
Core20: 35.12        Core21: 150.55        
Core22: 36.26        Core23: 150.70        
Core24: 15.22        Core25: 152.81        
Core26: 27.85        Core27: 205.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 176.65
DDR read Latency(ns)
Socket0: 51253.23
Socket1: 264.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 179.07        
Core2: 30.54        Core3: 181.89        
Core4: 29.10        Core5: 176.62        
Core6: 37.75        Core7: 140.75        
Core8: 36.79        Core9: 110.71        
Core10: 35.74        Core11: 210.16        
Core12: 29.74        Core13: 210.15        
Core14: 32.47        Core15: 199.91        
Core16: 31.06        Core17: 154.91        
Core18: 32.58        Core19: 140.28        
Core20: 16.09        Core21: 150.68        
Core22: 32.47        Core23: 149.29        
Core24: 18.58        Core25: 153.89        
Core26: 30.47        Core27: 203.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.00
Socket1: 176.62
DDR read Latency(ns)
Socket0: 51172.89
Socket1: 263.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20159
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425774034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425784938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212903156; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212903156; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213010747; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213010747; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010868639; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4231447; Consumed Joules: 258.27; Watts: 43.01; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 690578; Consumed DRAM Joules: 10.57; DRAM Watts: 1.76
S1P0; QPIClocks: 14425936618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425943474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213077247; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213077247; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212988757; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212988757; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013895039; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7174703; Consumed Joules: 437.91; Watts: 72.92; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1732199; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ff8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.33   0.01    0.60     141 K    854 K    0.83    0.10    0.00    0.02     2296        4        2     70
   1    1     0.04   0.04   1.20    1.20      31 M     38 M    0.17    0.24    0.07    0.08     2688     4253       29     55
   2    0     0.01   0.43   0.01    0.60     120 K    976 K    0.88    0.12    0.00    0.02      224        1        0     69
   3    1     0.04   0.03   1.20    1.20      32 M     39 M    0.16    0.22    0.09    0.10     1512     4404       30     55
   4    0     0.00   0.56   0.00    0.60      27 K    204 K    0.87    0.30    0.00    0.01      784        6        0     70
   5    1     0.06   0.05   1.20    1.20      29 M     36 M    0.18    0.27    0.05    0.06     4088     4348        1     55
   6    0     0.00   0.64   0.01    0.60      48 K    300 K    0.84    0.25    0.00    0.01     1568       11        1     69
   7    1     0.06   0.05   1.18    1.20      26 M     34 M    0.22    0.27    0.04    0.05     3528     4963        6     55
   8    0     0.00   0.49   0.00    0.60      20 K    173 K    0.88    0.23    0.00    0.01      280        1        0     68
   9    1     0.05   0.33   0.15    0.61    1482 K   2487 K    0.40    0.37    0.00    0.00      112      140        9     56
  10    0     0.00   0.35   0.00    0.60      14 K    148 K    0.90    0.24    0.00    0.01      448        1        1     68
  11    1     0.02   0.02   1.20    1.20      37 M     43 M    0.14    0.19    0.14    0.17     2128     3182       35     54
  12    0     0.00   0.42   0.00    0.60      12 K    151 K    0.92    0.28    0.00    0.01      672        1        0     69
  13    1     0.03   0.02   1.20    1.20      35 M     41 M    0.14    0.19    0.14    0.16     2016     2841        3     54
  14    0     0.03   1.41   0.02    1.03      39 K    408 K    0.90    0.53    0.00    0.00     3360        5        1     69
  15    1     0.06   0.05   1.20    1.20      33 M     39 M    0.16    0.25    0.06    0.07     1120     2786       70     54
  16    0     0.03   1.42   0.02    0.90      42 K    420 K    0.90    0.54    0.00    0.00     4032        5        2     70
  17    1     0.02   0.03   0.91    1.20      22 M     27 M    0.18    0.20    0.09    0.11     3360     4427        1     55
  18    0     0.03   1.35   0.02    0.94      55 K    541 K    0.90    0.51    0.00    0.00     6832       13        0     70
  19    1     0.06   0.05   1.18    1.20      26 M     33 M    0.22    0.27    0.04    0.05     4816     4383       15     55
  20    0     0.01   1.25   0.01    0.67      59 K    557 K    0.89    0.24    0.00    0.00     1064        3        2     70
  21    1     0.04   0.04   1.00    1.20      22 M     27 M    0.20    0.25    0.05    0.06     1456     3496        3     55
  22    0     0.00   0.38   0.01    0.60     124 K   1151 K    0.89    0.08    0.00    0.02      952        5        1     70
  23    1     0.06   0.06   1.09    1.20      24 M     31 M    0.21    0.26    0.04    0.05     3416     4569       26     55
  24    0     0.00   0.42   0.01    0.60      37 K    392 K    0.91    0.16    0.00    0.02      504        1        0     70
  25    1     0.05   0.05   0.99    1.20      21 M     27 M    0.19    0.26    0.05    0.06     2352     4210        2     55
  26    0     0.03   1.23   0.02    0.85      95 K    940 K    0.90    0.36    0.00    0.00     5096        6        3     70
  27    1     0.04   0.03   1.20    1.20      35 M     41 M    0.15    0.23    0.09    0.10     1568     3076        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.75     839 K   7220 K    0.88    0.29    0.00    0.00    28112       63       11     61
 SKT    1     0.05   0.04   1.06    1.19     381 M    463 M    0.18    0.24    0.06    0.07    34160    51078      232     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.18     382 M    470 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8251 M ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.36 %

 C1 core residency: 6.84 %; C3 core residency: 0.14 %; C6 core residency: 47.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   12%    12%   
 SKT    1     5962 M   5964 M   |    5%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   36 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.29     0.14     223.79       9.10         216.90
 SKT   1    50.79    33.69     379.44      22.80         519.24
---------------------------------------------------------------------------------------------------------------
       *    51.07    33.83     603.23      31.91         519.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51ce
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9815.65 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6493.81 --|
|-- Mem Ch  2: Reads (MB/s):    55.07 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    23.31 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    55.07 --||-- NODE 1 Mem Read (MB/s) :  9815.65 --|
|-- NODE 0 Mem Write(MB/s) :    23.31 --||-- NODE 1 Mem Write(MB/s) :  6493.81 --|
|-- NODE 0 P. Write (T/s):      31154 --||-- NODE 1 P. Write (T/s):     163556 --|
|-- NODE 0 Memory (MB/s):       78.38 --||-- NODE 1 Memory (MB/s):    16309.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9870.72                --|
            |--                System Write Throughput(MB/s):       6517.12                --|
            |--               System Memory Throughput(MB/s):      16387.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5304
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     105 K      8388    2806 K  1335 K     35 M     0     840  
 1      53 M      1368      16 M   126 M     18 M     0     682 K
-----------------------------------------------------------------------
 *      53 M      9756      19 M   127 M     54 M     0     683 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.99        Core1: 174.28        
Core2: 38.21        Core3: 169.17        
Core4: 38.34        Core5: 176.36        
Core6: 17.18        Core7: 133.29        
Core8: 32.61        Core9: 101.31        
Core10: 30.20        Core11: 199.55        
Core12: 26.44        Core13: 187.10        
Core14: 30.66        Core15: 204.25        
Core16: 32.40        Core17: 153.54        
Core18: 27.99        Core19: 141.37        
Core20: 25.39        Core21: 153.37        
Core22: 37.72        Core23: 141.77        
Core24: 37.84        Core25: 148.36        
Core26: 35.88        Core27: 199.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.37
Socket1: 171.77
DDR read Latency(ns)
Socket0: 48346.91
Socket1: 257.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.27        Core1: 174.74        
Core2: 16.59        Core3: 168.41        
Core4: 23.09        Core5: 170.27        
Core6: 30.70        Core7: 138.19        
Core8: 29.15        Core9: 101.21        
Core10: 30.06        Core11: 195.12        
Core12: 29.96        Core13: 183.95        
Core14: 29.78        Core15: 201.55        
Core16: 25.99        Core17: 155.58        
Core18: 37.37        Core19: 136.28        
Core20: 39.62        Core21: 153.61        
Core22: 29.40        Core23: 146.89        
Core24: 29.37        Core25: 143.02        
Core26: 33.65        Core27: 197.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 170.16
DDR read Latency(ns)
Socket0: 48614.43
Socket1: 263.83
irq_total: 144955.798671851
cpu_total: 43.31
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 2.46
cpu_3: 100.00
cpu_4: 1.13
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 81.91
cpu_8: 0.86
cpu_9: 9.24
cpu_10: 1.06
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 1.33
cpu_15: 100.00
cpu_16: 1.46
cpu_17: 72.14
cpu_18: 0.80
cpu_19: 92.22
cpu_20: 1.93
cpu_21: 75.53
cpu_22: 0.60
cpu_23: 84.64
cpu_24: 1.00
cpu_25: 79.52
cpu_26: 1.33
cpu_27: 100.00
enp130s0f0_rx_packets_phy: 84451
enp130s0f1_rx_packets_phy: 95513
enp4s0f0_rx_packets_phy: 101603
enp4s0f1_rx_packets_phy: 150298
Total_rx_packets_phy: 431865
enp130s0f0_tx_packets: 195816
enp130s0f1_tx_packets: 187976
enp4s0f0_tx_packets: 6605
enp4s0f1_tx_packets: 9228
Total_tx_packets: 399625
enp130s0f0_rx_packets: 84451
enp130s0f1_rx_packets: 95522
enp4s0f0_rx_packets: 101605
enp4s0f1_rx_packets: 150303
Total_rx_packets: 431881
enp130s0f0_rx_bytes_phy: 525732215
enp130s0f1_rx_bytes_phy: 638270914
enp4s0f0_rx_bytes_phy: 903102205
enp4s0f1_rx_bytes_phy: 1337147625
Total_rx_bytes_phy: 3404252959
enp130s0f0_tx_bytes_phy: 1738537561
enp130s0f1_tx_bytes_phy: 1661024921
enp4s0f0_tx_bytes_phy: 806809
enp4s0f1_tx_bytes_phy: 1417623
Total_tx_bytes_phy: 3401786914
enp130s0f0_tx_bytes: 1737553643
enp130s0f1_tx_bytes: 1660039555
enp4s0f0_tx_bytes: 435945
enp4s0f1_tx_bytes: 609095
Total_tx_bytes: 3398638238
enp130s0f0_rx_bytes: 522140983
enp130s0f1_rx_bytes: 634025401
enp4s0f0_rx_bytes: 897250390
enp4s0f1_rx_bytes: 1328500649
Total_rx_bytes: 3381917423
enp130s0f0_tx_packets_phy: 199026
enp130s0f1_tx_packets_phy: 191885
enp4s0f0_tx_packets_phy: 11987
enp4s0f1_tx_packets_phy: 21285
Total_tx_packets_phy: 424183


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.05        Core1: 177.35        
Core2: 21.07        Core3: 169.89        
Core4: 25.27        Core5: 174.73        
Core6: 25.66        Core7: 137.70        
Core8: 20.20        Core9: 105.55        
Core10: 30.51        Core11: 197.74        
Core12: 29.15        Core13: 186.64        
Core14: 31.71        Core15: 204.54        
Core16: 29.18        Core17: 152.80        
Core18: 29.01        Core19: 143.11        
Core20: 27.25        Core21: 154.65        
Core22: 27.49        Core23: 139.23        
Core24: 29.98        Core25: 150.61        
Core26: 34.74        Core27: 201.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.39
Socket1: 172.37
DDR read Latency(ns)
Socket0: 47541.15
Socket1: 264.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 172.85        
Core2: 29.44        Core3: 170.85        
Core4: 26.10        Core5: 171.62        
Core6: 34.90        Core7: 131.69        
Core8: 42.03        Core9: 106.85        
Core10: 26.93        Core11: 196.43        
Core12: 33.22        Core13: 186.70        
Core14: 30.94        Core15: 202.03        
Core16: 31.51        Core17: 153.23        
Core18: 32.20        Core19: 137.86        
Core20: 34.04        Core21: 148.36        
Core22: 35.19        Core23: 141.14        
Core24: 15.28        Core25: 151.64        
Core26: 26.10        Core27: 197.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.17
Socket1: 170.21
DDR read Latency(ns)
Socket0: 49982.81
Socket1: 265.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.35        Core1: 173.58        
Core2: 33.38        Core3: 165.35        
Core4: 25.43        Core5: 169.31        
Core6: 36.34        Core7: 140.04        
Core8: 28.64        Core9: 102.68        
Core10: 25.46        Core11: 196.19        
Core12: 26.60        Core13: 188.03        
Core14: 32.25        Core15: 201.68        
Core16: 31.00        Core17: 153.72        
Core18: 29.20        Core19: 122.92        
Core20: 37.92        Core21: 154.32        
Core22: 30.28        Core23: 137.15        
Core24: 18.69        Core25: 145.48        
Core26: 26.03        Core27: 196.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 168.35
DDR read Latency(ns)
Socket0: 49409.49
Socket1: 262.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.97        Core1: 175.80        
Core2: 33.99        Core3: 169.30        
Core4: 27.08        Core5: 174.95        
Core6: 25.24        Core7: 137.02        
Core8: 23.60        Core9: 101.02        
Core10: 27.24        Core11: 198.46        
Core12: 28.48        Core13: 187.81        
Core14: 30.97        Core15: 203.07        
Core16: 32.53        Core17: 154.50        
Core18: 34.61        Core19: 134.39        
Core20: 36.76        Core21: 155.85        
Core22: 36.92        Core23: 139.25        
Core24: 30.37        Core25: 147.99        
Core26: 14.61        Core27: 200.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.64
Socket1: 171.29
DDR read Latency(ns)
Socket0: 49523.50
Socket1: 262.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21887
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14435910922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14435938590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217978825; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217978825; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7218089716; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7218089716; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015101396; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4229012; Consumed Joules: 258.12; Watts: 42.94; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 682091; Consumed DRAM Joules: 10.44; DRAM Watts: 1.74
S1P0; QPIClocks: 14436097594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14436109694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218182124; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218182124; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218080355; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218080355; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011902392; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7037274; Consumed Joules: 429.52; Watts: 71.46; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1731358; Consumed DRAM Joules: 26.49; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56b6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     148 K    971 K    0.85    0.09    0.00    0.02     1512        2        1     70
   1    1     0.04   0.04   1.20    1.20      31 M     38 M    0.17    0.24    0.07    0.09     3528     4444        1     55
   2    0     0.00   0.41   0.01    0.60      87 K    681 K    0.87    0.11    0.00    0.02     1456        5        0     69
   3    1     0.07   0.05   1.20    1.20      29 M     36 M    0.19    0.27    0.04    0.06     1568     3796       21     55
   4    0     0.03   1.40   0.02    0.98      68 K    544 K    0.88    0.46    0.00    0.00     6048        9        2     70
   5    1     0.05   0.04   1.20    1.20      31 M     37 M    0.18    0.24    0.06    0.07     2352     4207        2     56
   6    0     0.05   1.41   0.03    1.02      51 K    639 K    0.92    0.57    0.00    0.00     5992       14        3     69
   7    1     0.03   0.03   0.99    1.20      23 M     28 M    0.19    0.22    0.08    0.10     4648     4556        1     55
   8    0     0.00   0.71   0.01    0.60      25 K    239 K    0.89    0.36    0.00    0.01      840        3        0     69
   9    1     0.03   0.30   0.09    0.61     723 K   1382 K    0.48    0.27    0.00    0.00       56      138        4     56
  10    0     0.04   1.56   0.03    0.93      46 K    532 K    0.91    0.53    0.00    0.00     5488        9        3     68
  11    1     0.04   0.04   1.20    1.20      34 M     40 M    0.16    0.23    0.08    0.09     1624     3206        7     55
  12    0     0.00   0.56   0.01    0.61      21 K    218 K    0.90    0.34    0.00    0.01      224        1        0     69
  13    1     0.08   0.07   1.20    1.20      30 M     36 M    0.18    0.29    0.04    0.04     1456     1265      110     54
  14    0     0.00   0.61   0.01    0.60      33 K    261 K    0.87    0.34    0.00    0.01     1456        1        1     69
  15    1     0.03   0.02   1.20    1.20      35 M     41 M    0.14    0.21    0.12    0.14     1568     2788        0     54
  16    0     0.00   0.61   0.00    0.60      19 K    209 K    0.91    0.33    0.00    0.01      336        1        0     70
  17    1     0.02   0.03   0.89    1.20      21 M     26 M    0.17    0.20    0.09    0.11     1848     4326       33     55
  18    0     0.00   0.66   0.00    0.60      22 K    164 K    0.86    0.28    0.00    0.01      896        1        1     70
  19    1     0.06   0.05   1.10    1.20      24 M     30 M    0.21    0.26    0.04    0.05     3528     4129        5     56
  20    0     0.00   0.32   0.00    0.60    7059       98 K    0.93    0.17    0.00    0.02      168        0        0     70
  21    1     0.03   0.03   0.93    1.20      21 M     27 M    0.19    0.21    0.07    0.09     2856     3561        3     56
  22    0     0.00   0.40   0.01    0.60      97 K    922 K    0.89    0.09    0.00    0.02      336        2        2     71
  23    1     0.04   0.04   1.06    1.20      23 M     30 M    0.21    0.24    0.06    0.08     4088     4622        5     56
  24    0     0.00   0.38   0.01    0.60     116 K   1104 K    0.89    0.07    0.00    0.03      448        1        3     70
  25    1     0.05   0.05   0.98    1.20      22 M     27 M    0.19    0.25    0.05    0.06     1120     4146       15     56
  26    0     0.00   0.37   0.01    0.60      41 K    433 K    0.90    0.09    0.00    0.02     1344        3        1     70
  27    1     0.05   0.04   1.20    1.20      33 M     39 M    0.16    0.24    0.07    0.09     2296     2852        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.75     787 K   7022 K    0.89    0.29    0.00    0.00    26544       52       16     61
 SKT    1     0.04   0.04   1.03    1.19     363 M    442 M    0.18    0.24    0.06    0.07    32536    48036      214     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.52    1.18     364 M    449 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7679 M ; Active cycles:  146 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.95 %

 C1 core residency: 7.97 %; C3 core residency: 0.38 %; C6 core residency: 47.69 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     11 G   |   12%    12%   
 SKT    1     5726 M   5724 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   35 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.12     215.87       8.74         198.82
 SKT   1    49.11    32.47     361.20      22.06         523.18
---------------------------------------------------------------------------------------------------------------
       *    49.39    32.59     577.07      30.80         522.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 588e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9809.30 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6496.95 --|
|-- Mem Ch  2: Reads (MB/s):    55.30 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    24.65 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    55.30 --||-- NODE 1 Mem Read (MB/s) :  9809.30 --|
|-- NODE 0 Mem Write(MB/s) :    24.65 --||-- NODE 1 Mem Write(MB/s) :  6496.95 --|
|-- NODE 0 P. Write (T/s):      31148 --||-- NODE 1 P. Write (T/s):     164552 --|
|-- NODE 0 Memory (MB/s):       79.95 --||-- NODE 1 Memory (MB/s):    16306.26 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9864.60                --|
            |--                System Write Throughput(MB/s):       6521.61                --|
            |--               System Memory Throughput(MB/s):      16386.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59c4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      96 K        10 K  1327 K  3278 K     35 M     0     924  
 1      55 M      1476      17 M   136 M     20 M     0     701 K
-----------------------------------------------------------------------
 *      55 M        12 K    18 M   139 M     55 M     0     702 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 176.65        
Core2: 34.89        Core3: 175.89        
Core4: 31.42        Core5: 178.80        
Core6: 29.90        Core7: 145.95        
Core8: 15.44        Core9: 106.51        
Core10: 24.51        Core11: 207.07        
Core12: 26.15        Core13: 203.11        
Core14: 28.36        Core15: 197.52        
Core16: 26.20        Core17: 150.35        
Core18: 30.43        Core19: 136.65        
Core20: 30.85        Core21: 148.68        
Core22: 38.25        Core23: 138.22        
Core24: 29.07        Core25: 149.65        
Core26: 31.08        Core27: 201.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.74
Socket1: 173.74
DDR read Latency(ns)
Socket0: 48075.46
Socket1: 256.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.18        Core1: 177.42        
Core2: 15.18        Core3: 175.43        
Core4: 23.37        Core5: 178.31        
Core6: 27.25        Core7: 143.71        
Core8: 18.66        Core9: 113.05        
Core10: 26.58        Core11: 207.22        
Core12: 28.36        Core13: 203.84        
Core14: 30.74        Core15: 198.34        
Core16: 28.66        Core17: 147.74        
Core18: 29.79        Core19: 138.29        
Core20: 28.92        Core21: 149.20        
Core22: 32.63        Core23: 137.76        
Core24: 29.89        Core25: 152.71        
Core26: 30.83        Core27: 204.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 173.99
DDR read Latency(ns)
Socket0: 50987.97
Socket1: 261.44
irq_total: 148589.366857694
cpu_total: 44.44
cpu_0: 2.53
cpu_1: 100.00
cpu_2: 2.13
cpu_3: 100.00
cpu_4: 2.33
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 82.51
cpu_8: 1.40
cpu_9: 8.64
cpu_10: 1.80
cpu_11: 100.00
cpu_12: 1.13
cpu_13: 100.00
cpu_14: 0.86
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 80.05
cpu_18: 1.00
cpu_19: 97.41
cpu_20: 0.73
cpu_21: 90.89
cpu_22: 0.40
cpu_23: 90.76
cpu_24: 0.47
cpu_25: 76.86
cpu_26: 1.00
cpu_27: 100.00
enp130s0f0_rx_bytes: 653488829
enp130s0f1_rx_bytes: 623534245
enp4s0f0_rx_bytes: 935430839
enp4s0f1_rx_bytes: 1301397269
Total_rx_bytes: 3513851182
enp130s0f0_tx_bytes_phy: 1767427176
enp130s0f1_tx_bytes_phy: 1703769442
enp4s0f0_tx_bytes_phy: 837472
enp4s0f1_tx_bytes_phy: 1379429
Total_tx_bytes_phy: 3473413519
enp130s0f0_rx_packets: 100503
enp130s0f1_rx_packets: 96359
enp4s0f0_rx_packets: 105859
enp4s0f1_rx_packets: 147257
Total_rx_packets: 449978
enp130s0f0_tx_bytes: 1766368785
enp130s0f1_tx_bytes: 1702691449
enp4s0f0_tx_bytes: 423704
enp4s0f1_tx_bytes: 590553
Total_tx_bytes: 3470074491
enp130s0f0_tx_packets_phy: 204137
enp130s0f1_tx_packets_phy: 196949
enp4s0f0_tx_packets_phy: 12483
enp4s0f1_tx_packets_phy: 20714
Total_tx_packets_phy: 434283
enp130s0f0_rx_bytes_phy: 657966590
enp130s0f1_rx_bytes_phy: 627892369
enp4s0f0_rx_bytes_phy: 941529721
enp4s0f1_rx_bytes_phy: 1309857075
Total_rx_bytes_phy: 3537245755
enp130s0f0_rx_packets_phy: 100510
enp130s0f1_rx_packets_phy: 96376
enp4s0f0_rx_packets_phy: 105855
enp4s0f1_rx_packets_phy: 147251
Total_rx_packets_phy: 449992
enp130s0f0_tx_packets: 200454
enp130s0f1_tx_packets: 192976
enp4s0f0_tx_packets: 6419
enp4s0f1_tx_packets: 8947
Total_tx_packets: 408796


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.95        Core1: 176.06        
Core2: 21.93        Core3: 174.88        
Core4: 15.06        Core5: 176.97        
Core6: 26.07        Core7: 140.38        
Core8: 23.63        Core9: 104.60        
Core10: 28.27        Core11: 206.12        
Core12: 38.86        Core13: 202.28        
Core14: 31.06        Core15: 197.15        
Core16: 29.66        Core17: 148.16        
Core18: 30.29        Core19: 133.16        
Core20: 33.27        Core21: 143.88        
Core22: 31.97        Core23: 139.47        
Core24: 31.54        Core25: 150.72        
Core26: 29.65        Core27: 201.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 172.27
DDR read Latency(ns)
Socket0: 46942.34
Socket1: 263.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.86        Core1: 179.98        
Core2: 41.01        Core3: 175.94        
Core4: 21.11        Core5: 179.52        
Core6: 30.00        Core7: 137.72        
Core8: 39.03        Core9: 103.30        
Core10: 37.80        Core11: 206.88        
Core12: 25.37        Core13: 201.68        
Core14: 30.75        Core15: 200.01        
Core16: 28.83        Core17: 149.95        
Core18: 30.84        Core19: 143.11        
Core20: 34.82        Core21: 147.66        
Core22: 33.68        Core23: 141.67        
Core24: 31.37        Core25: 149.85        
Core26: 31.36        Core27: 202.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.52
Socket1: 174.34
DDR read Latency(ns)
Socket0: 52027.11
Socket1: 263.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 172.82        
Core2: 14.00        Core3: 174.74        
Core4: 19.03        Core5: 178.20        
Core6: 27.15        Core7: 137.06        
Core8: 27.01        Core9: 103.41        
Core10: 23.48        Core11: 205.58        
Core12: 26.74        Core13: 200.70        
Core14: 30.41        Core15: 198.00        
Core16: 29.62        Core17: 148.86        
Core18: 29.12        Core19: 139.04        
Core20: 31.00        Core21: 148.88        
Core22: 30.92        Core23: 134.13        
Core24: 28.34        Core25: 150.71        
Core26: 29.84        Core27: 198.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 172.02
DDR read Latency(ns)
Socket0: 49170.50
Socket1: 260.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.65        Core1: 175.02        
Core2: 24.44        Core3: 176.29        
Core4: 15.69        Core5: 178.42        
Core6: 29.30        Core7: 142.55        
Core8: 27.08        Core9: 104.12        
Core10: 29.75        Core11: 206.16        
Core12: 29.94        Core13: 203.22        
Core14: 30.12        Core15: 197.90        
Core16: 31.90        Core17: 144.95        
Core18: 31.36        Core19: 140.58        
Core20: 31.65        Core21: 150.32        
Core22: 28.82        Core23: 132.83        
Core24: 35.99        Core25: 151.68        
Core26: 33.77        Core27: 201.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 173.14
DDR read Latency(ns)
Socket0: 50207.26
Socket1: 261.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23596
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14441558982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14441570098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220791017; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220791017; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220872957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220872957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017371385; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4239381; Consumed Joules: 258.75; Watts: 43.06; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 682874; Consumed DRAM Joules: 10.45; DRAM Watts: 1.74
S1P0; QPIClocks: 14441561814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14441568326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220885734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220885734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220795214; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220795214; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010993988; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7141838; Consumed Joules: 435.90; Watts: 72.54; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1733272; Consumed DRAM Joules: 26.52; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d61
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     145 K    947 K    0.85    0.09    0.00    0.02      672        5        2     70
   1    1     0.05   0.05   1.20    1.20      31 M     37 M    0.17    0.26    0.06    0.07     2688     3998        6     55
   2    0     0.00   0.39   0.00    0.60      29 K    237 K    0.88    0.15    0.00    0.02      840        4        0     69
   3    1     0.07   0.05   1.20    1.20      30 M     37 M    0.19    0.27    0.05    0.06     2688     4261       54     55
   4    0     0.04   1.64   0.02    0.97      57 K    467 K    0.88    0.56    0.00    0.00     8456       13        2     70
   5    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.06    0.07     1736     4617        0     56
   6    0     0.03   1.42   0.02    0.94      51 K    457 K    0.89    0.52    0.00    0.00     3976       17        1     69
   7    1     0.03   0.03   0.99    1.20      23 M     29 M    0.19    0.22    0.08    0.10     3360     4786        1     55
   8    0     0.02   1.18   0.02    0.94      44 K    429 K    0.90    0.51    0.00    0.00     5600        8        0     69
   9    1     0.03   0.30   0.09    0.60     723 K   1358 K    0.47    0.25    0.00    0.01       56      133        4     56
  10    0     0.03   1.45   0.02    0.96      46 K    458 K    0.90    0.52    0.00    0.00     2912       11        4     68
  11    1     0.03   0.03   1.20    1.20      36 M     42 M    0.14    0.20    0.11    0.13     1736     3160        1     54
  12    0     0.00   0.64   0.00    0.62      21 K    193 K    0.89    0.30    0.00    0.01      336        1        0     70
  13    1     0.04   0.03   1.20    1.20      35 M     41 M    0.15    0.22    0.09    0.11     2912     4342       24     54
  14    0     0.00   0.67   0.00    0.60      18 K    179 K    0.89    0.30    0.00    0.01      336        1        1     69
  15    1     0.05   0.04   1.20    1.20      34 M     40 M    0.16    0.24    0.07    0.08     1176     3148        1     55
  16    0     0.00   0.69   0.00    0.60      21 K    193 K    0.89    0.32    0.00    0.01      224        0        1     70
  17    1     0.04   0.04   0.96    1.20      22 M     28 M    0.19    0.24    0.06    0.07     4480     4927       24     55
  18    0     0.00   0.61   0.01    0.60      30 K    303 K    0.90    0.23    0.00    0.01      616        2        0     70
  19    1     0.07   0.06   1.17    1.20      25 M     32 M    0.21    0.28    0.04    0.05     2184     4678       79     55
  20    0     0.01   0.51   0.01    0.60     127 K   1062 K    0.88    0.10    0.00    0.02     1848        5        2     70
  21    1     0.07   0.06   1.10    1.20      23 M     30 M    0.22    0.28    0.03    0.04     2744     3990       16     55
  22    0     0.01   0.39   0.01    0.60     145 K   1389 K    0.90    0.07    0.00    0.03       56        1        1     70
  23    1     0.05   0.04   1.08    1.20      24 M     31 M    0.21    0.26    0.05    0.06     2856     4988        4     56
  24    0     0.00   0.37   0.01    0.60      49 K    450 K    0.89    0.13    0.00    0.02     2016        3        0     71
  25    1     0.03   0.04   0.92    1.20      21 M     26 M    0.18    0.24    0.06    0.08     3640     4408        2     55
  26    0     0.00   0.36   0.00    0.60      35 K    381 K    0.91    0.11    0.00    0.02      392        2        0     70
  27    1     0.04   0.03   1.20    1.20      35 M     41 M    0.14    0.24    0.09    0.11     1456     3144        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.00   0.01    0.75     824 K   7150 K    0.88    0.29    0.00    0.00    28280       73       14     61
 SKT    1     0.05   0.04   1.05    1.19     377 M    458 M    0.18    0.25    0.06    0.07    33712    54580      217     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.53    1.19     378 M    466 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8070 M ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.76 %

 C1 core residency: 7.40 %; C3 core residency: 0.34 %; C6 core residency: 47.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   12%    12%   
 SKT    1     5812 M   5811 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   36 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.12     217.94       8.77         194.00
 SKT   1    49.59    32.89     369.10      22.34         520.18
---------------------------------------------------------------------------------------------------------------
       *    49.87    33.02     587.03      31.11         520.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f38
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9802.82 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6487.88 --|
|-- Mem Ch  2: Reads (MB/s):    50.42 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    22.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    50.42 --||-- NODE 1 Mem Read (MB/s) :  9802.82 --|
|-- NODE 0 Mem Write(MB/s) :    22.09 --||-- NODE 1 Mem Write(MB/s) :  6487.88 --|
|-- NODE 0 P. Write (T/s):      31137 --||-- NODE 1 P. Write (T/s):     163543 --|
|-- NODE 0 Memory (MB/s):       72.50 --||-- NODE 1 Memory (MB/s):    16290.70 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9853.24                --|
            |--                System Write Throughput(MB/s):       6509.97                --|
            |--               System Memory Throughput(MB/s):      16363.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 606d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     121 K      6372    3620 K  1255 K     32 M     0     504  
 1      54 M      1884      17 M   130 M     21 M     0     615 K
-----------------------------------------------------------------------
 *      54 M      8256      21 M   131 M     53 M     0     616 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.03        Core1: 177.72        
Core2: 31.61        Core3: 177.64        
Core4: 14.45        Core5: 179.71        
Core6: 26.09        Core7: 142.20        
Core8: 41.44        Core9: 112.18        
Core10: 26.35        Core11: 201.89        
Core12: 31.94        Core13: 197.97        
Core14: 31.69        Core15: 197.23        
Core16: 31.00        Core17: 157.25        
Core18: 35.69        Core19: 145.08        
Core20: 38.50        Core21: 154.51        
Core22: 35.84        Core23: 142.38        
Core24: 31.60        Core25: 149.66        
Core26: 35.48        Core27: 200.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.30
Socket1: 174.51
DDR read Latency(ns)
Socket0: 52973.75
Socket1: 253.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.42        Core1: 177.71        
Core2: 31.51        Core3: 180.04        
Core4: 18.98        Core5: 179.17        
Core6: 27.03        Core7: 143.97        
Core8: 27.68        Core9: 101.94        
Core10: 24.84        Core11: 200.88        
Core12: 31.59        Core13: 198.52        
Core14: 14.81        Core15: 197.04        
Core16: 29.85        Core17: 157.89        
Core18: 32.75        Core19: 143.82        
Core20: 25.77        Core21: 155.84        
Core22: 32.82        Core23: 140.36        
Core24: 27.69        Core25: 152.93        
Core26: 25.70        Core27: 201.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.49
Socket1: 174.81
DDR read Latency(ns)
Socket0: 55232.20
Socket1: 262.52
irq_total: 138373.719595232
cpu_total: 43.95
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 2.99
cpu_3: 100.00
cpu_4: 2.46
cpu_5: 100.00
cpu_6: 1.00
cpu_7: 87.29
cpu_8: 1.00
cpu_9: 16.10
cpu_10: 0.60
cpu_11: 100.00
cpu_12: 1.46
cpu_13: 100.00
cpu_14: 1.73
cpu_15: 100.00
cpu_16: 0.86
cpu_17: 74.78
cpu_18: 0.60
cpu_19: 87.43
cpu_20: 0.40
cpu_21: 78.71
cpu_22: 0.20
cpu_23: 94.08
cpu_24: 0.27
cpu_25: 76.38
cpu_26: 0.47
cpu_27: 100.00
enp130s0f0_tx_bytes: 1717966348
enp130s0f1_tx_bytes: 1652057994
enp4s0f0_tx_bytes: 437936
enp4s0f1_tx_bytes: 562129
Total_tx_bytes: 3371024407
enp130s0f0_tx_bytes_phy: 1719032005
enp130s0f1_tx_bytes_phy: 1653040804
enp4s0f0_tx_bytes_phy: 831391
enp4s0f1_tx_bytes_phy: 1245942
Total_tx_bytes_phy: 3374150142
enp130s0f0_rx_packets: 97310
enp130s0f1_rx_packets: 98922
enp4s0f0_rx_packets: 102891
enp4s0f1_rx_packets: 133103
Total_rx_packets: 432226
enp130s0f0_rx_bytes_phy: 621043786
enp130s0f1_rx_bytes_phy: 663779827
enp4s0f0_rx_bytes_phy: 914605741
enp4s0f1_rx_bytes_phy: 1183446474
Total_rx_bytes_phy: 3382875828
enp130s0f0_tx_packets: 194173
enp130s0f1_tx_packets: 187521
enp4s0f0_tx_packets: 6635
enp4s0f1_tx_packets: 8517
Total_tx_packets: 396846
enp130s0f0_rx_packets_phy: 97310
enp130s0f1_rx_packets_phy: 98909
enp4s0f0_rx_packets_phy: 102883
enp4s0f1_rx_packets_phy: 133098
Total_rx_packets_phy: 432200
enp130s0f0_rx_bytes: 616835462
enp130s0f1_rx_bytes: 659412645
enp4s0f0_rx_bytes: 908718839
enp4s0f1_rx_bytes: 1175799938
Total_rx_bytes: 3360766884
enp130s0f0_tx_packets_phy: 197991
enp130s0f1_tx_packets_phy: 191715
enp4s0f0_tx_packets_phy: 12368
enp4s0f1_tx_packets_phy: 18669
Total_tx_packets_phy: 420743


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.53        Core1: 182.38        
Core2: 30.94        Core3: 180.82        
Core4: 32.06        Core5: 181.02        
Core6: 14.76        Core7: 145.32        
Core8: 26.77        Core9: 112.46        
Core10: 31.58        Core11: 202.11        
Core12: 26.34        Core13: 201.27        
Core14: 19.70        Core15: 197.41        
Core16: 23.82        Core17: 155.80        
Core18: 30.67        Core19: 143.25        
Core20: 25.73        Core21: 153.17        
Core22: 26.14        Core23: 144.95        
Core24: 27.32        Core25: 155.72        
Core26: 33.26        Core27: 202.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.12
Socket1: 176.20
DDR read Latency(ns)
Socket0: 51124.72
Socket1: 259.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.85        Core1: 182.09        
Core2: 20.33        Core3: 179.47        
Core4: 27.74        Core5: 181.94        
Core6: 15.16        Core7: 143.89        
Core8: 25.76        Core9: 106.46        
Core10: 26.70        Core11: 203.07        
Core12: 27.45        Core13: 200.54        
Core14: 25.68        Core15: 199.35        
Core16: 29.58        Core17: 156.84        
Core18: 31.92        Core19: 143.68        
Core20: 31.49        Core21: 154.95        
Core22: 33.46        Core23: 145.08        
Core24: 31.86        Core25: 150.66        
Core26: 31.01        Core27: 201.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.90
Socket1: 176.04
DDR read Latency(ns)
Socket0: 55146.26
Socket1: 259.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.77        Core1: 182.53        
Core2: 13.96        Core3: 181.79        
Core4: 30.22        Core5: 182.11        
Core6: 18.29        Core7: 145.61        
Core8: 24.47        Core9: 108.80        
Core10: 23.51        Core11: 204.24        
Core12: 25.53        Core13: 198.50        
Core14: 24.36        Core15: 196.68        
Core16: 31.39        Core17: 158.42        
Core18: 32.02        Core19: 146.69        
Core20: 32.68        Core21: 157.31        
Core22: 32.49        Core23: 140.76        
Core24: 31.41        Core25: 152.92        
Core26: 26.93        Core27: 201.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 176.27
DDR read Latency(ns)
Socket0: 56462.12
Socket1: 258.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.26        Core1: 181.49        
Core2: 21.41        Core3: 178.76        
Core4: 24.82        Core5: 180.14        
Core6: 27.85        Core7: 144.68        
Core8: 27.25        Core9: 107.49        
Core10: 36.27        Core11: 202.98        
Core12: 33.60        Core13: 200.53        
Core14: 32.68        Core15: 195.62        
Core16: 31.17        Core17: 158.11        
Core18: 32.91        Core19: 145.09        
Core20: 31.67        Core21: 153.67        
Core22: 31.50        Core23: 142.07        
Core24: 34.75        Core25: 155.87        
Core26: 35.65        Core27: 201.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.56
Socket1: 175.78
DDR read Latency(ns)
Socket0: 57791.60
Socket1: 260.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25318
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14452184806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14452192218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7226097999; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7226097999; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7226200148; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7226200148; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6021807459; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4231736; Consumed Joules: 258.28; Watts: 42.99; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 685267; Consumed DRAM Joules: 10.48; DRAM Watts: 1.75
S1P0; QPIClocks: 14452160482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14452173662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7226209986; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7226209986; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7226110632; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7226110632; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016248004; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7104590; Consumed Joules: 433.63; Watts: 72.18; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1735312; Consumed DRAM Joules: 26.55; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 641d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.46   0.01    0.60     158 K    996 K    0.84    0.14    0.00    0.02     4032        8        1     70
   1    1     0.04   0.04   1.20    1.20      31 M     37 M    0.16    0.23    0.07    0.09     1624     4549        4     55
   2    0     0.00   0.52   0.01    0.60      61 K    438 K    0.86    0.16    0.00    0.01      504        3        0     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.24    0.07    0.08     1624     4603       17     55
   4    0     0.00   0.46   0.00    0.60      17 K    165 K    0.90    0.19    0.00    0.01      952        1        0     70
   5    1     0.03   0.03   1.20    1.20      32 M     38 M    0.16    0.22    0.09    0.11     4928     5337        0     56
   6    0     0.00   0.53   0.00    0.60      17 K    150 K    0.89    0.21    0.00    0.01     1176       10        0     69
   7    1     0.04   0.04   1.05    1.20      24 M     29 M    0.19    0.24    0.06    0.07     3416     4909        5     55
   8    0     0.02   1.55   0.01    0.78      60 K    474 K    0.87    0.26    0.00    0.00     1288        1        1     68
   9    1     0.05   0.33   0.14    0.62    1392 K   2210 K    0.37    0.34    0.00    0.00      392      140       14     56
  10    0     0.00   0.56   0.00    0.60      21 K    203 K    0.89    0.20    0.00    0.01      280        2        0     68
  11    1     0.05   0.04   1.20    1.20      32 M     39 M    0.16    0.24    0.06    0.07     1792     2777       12     55
  12    0     0.00   0.42   0.00    0.60      11 K    121 K    0.90    0.22    0.00    0.01      448        0        0     70
  13    1     0.05   0.04   1.20    1.20      33 M     39 M    0.15    0.24    0.07    0.08     1848     2929       45     54
  14    0     0.03   1.45   0.02    0.95      39 K    407 K    0.90    0.54    0.00    0.00     5544        8        1     69
  15    1     0.06   0.05   1.20    1.20      32 M     38 M    0.17    0.26    0.06    0.07     1456     2678        2     55
  16    0     0.00   0.68   0.00    0.60      20 K    190 K    0.89    0.34    0.00    0.01      392        1        0     70
  17    1     0.03   0.03   0.90    1.20      21 M     26 M    0.17    0.20    0.09    0.10     1736     4602        0     55
  18    0     0.05   1.40   0.03    1.10      48 K    635 K    0.92    0.57    0.00    0.00     7112        9        2     70
  19    1     0.04   0.04   1.06    1.20      24 M     30 M    0.20    0.23    0.06    0.08     3136     4638       45     56
  20    0     0.03   1.43   0.02    0.97      48 K    479 K    0.90    0.52    0.00    0.00     5544        8        0     70
  21    1     0.03   0.04   0.96    1.20      22 M     27 M    0.20    0.22    0.06    0.08     3192     3971        3     56
  22    0     0.01   0.45   0.01    0.60     110 K   1051 K    0.89    0.10    0.00    0.02      336        1        1     70
  23    1     0.06   0.05   1.13    1.20      24 M     30 M    0.20    0.27    0.04    0.05     3528     5024       73     56
  24    0     0.00   0.48   0.01    0.60      48 K    460 K    0.90    0.14    0.00    0.02      672        2        0     71
  25    1     0.04   0.05   0.94    1.20      20 M     25 M    0.19    0.25    0.05    0.06     3024     4090        3     56
  26    0     0.00   0.49   0.01    0.60      86 K    832 K    0.90    0.13    0.00    0.02      504        2        0     70
  27    1     0.05   0.04   1.20    1.20      33 M     39 M    0.16    0.23    0.07    0.08     1736     4123        2     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.78     750 K   6608 K    0.89    0.30    0.00    0.00    28784       56        6     61
 SKT    1     0.04   0.04   1.04    1.19     365 M    442 M    0.17    0.24    0.06    0.07    33432    54370      225     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.53    1.18     365 M    448 M    0.18    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7814 M ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.48 %

 C1 core residency: 6.90 %; C3 core residency: 0.33 %; C6 core residency: 48.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1     5675 M   5675 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   34 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.25     0.10     215.87       8.77         208.57
 SKT   1    49.27    32.54     364.53      22.19         516.19
---------------------------------------------------------------------------------------------------------------
       *    49.52    32.65     580.39      30.96         515.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65e7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9816.11 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6492.82 --|
|-- Mem Ch  2: Reads (MB/s):    57.03 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    25.59 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    57.03 --||-- NODE 1 Mem Read (MB/s) :  9816.11 --|
|-- NODE 0 Mem Write(MB/s) :    25.59 --||-- NODE 1 Mem Write(MB/s) :  6492.82 --|
|-- NODE 0 P. Write (T/s):      31128 --||-- NODE 1 P. Write (T/s):     165041 --|
|-- NODE 0 Memory (MB/s):       82.62 --||-- NODE 1 Memory (MB/s):    16308.93 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9873.14                --|
            |--                System Write Throughput(MB/s):       6518.41                --|
            |--               System Memory Throughput(MB/s):      16391.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6727
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      94 K      6936    1388 K  1301 K     35 M     0    2160  
 1      56 M      1224      18 M   129 M     18 M     0     704 K
-----------------------------------------------------------------------
 *      56 M      8160      19 M   130 M     53 M     0     706 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.71        Core1: 179.36        
Core2: 43.72        Core3: 174.45        
Core4: 33.14        Core5: 177.99        
Core6: 29.43        Core7: 142.63        
Core8: 33.63        Core9: 107.91        
Core10: 33.03        Core11: 207.94        
Core12: 15.28        Core13: 197.93        
Core14: 28.75        Core15: 204.36        
Core16: 32.87        Core17: 150.78        
Core18: 23.65        Core19: 142.17        
Core20: 28.59        Core21: 150.33        
Core22: 24.48        Core23: 138.78        
Core24: 24.85        Core25: 153.66        
Core26: 33.95        Core27: 202.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.34
Socket1: 174.53
DDR read Latency(ns)
Socket0: 48761.39
Socket1: 260.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.56        Core1: 178.58        
Core2: 38.98        Core3: 173.46        
Core4: 31.34        Core5: 175.43        
Core6: 32.74        Core7: 144.76        
Core8: 36.55        Core9: 103.53        
Core10: 32.91        Core11: 206.26        
Core12: 18.04        Core13: 192.87        
Core14: 31.48        Core15: 201.50        
Core16: 24.89        Core17: 150.04        
Core18: 34.31        Core19: 140.29        
Core20: 30.43        Core21: 152.00        
Core22: 28.40        Core23: 133.55        
Core24: 34.72        Core25: 151.52        
Core26: 36.65        Core27: 198.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.20
Socket1: 172.53
DDR read Latency(ns)
Socket0: 49740.35
Socket1: 261.98
irq_total: 150246.822112219
cpu_total: 44.58
cpu_0: 1.66
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 1.00
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 91.69
cpu_8: 1.20
cpu_9: 13.70
cpu_10: 0.66
cpu_11: 100.00
cpu_12: 1.99
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 100.00
cpu_16: 0.40
cpu_17: 78.12
cpu_18: 1.99
cpu_19: 91.09
cpu_20: 1.13
cpu_21: 82.45
cpu_22: 1.06
cpu_23: 95.08
cpu_24: 1.53
cpu_25: 78.52
cpu_26: 1.60
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 594357695
enp130s0f1_rx_bytes_phy: 623775647
enp4s0f0_rx_bytes_phy: 946643980
enp4s0f1_rx_bytes_phy: 1334251617
Total_rx_bytes_phy: 3499028939
enp130s0f0_tx_bytes: 1753459511
enp130s0f1_tx_bytes: 1694280139
enp4s0f0_tx_bytes: 433351
enp4s0f1_tx_bytes: 656210
Total_tx_bytes: 3448829211
enp130s0f0_tx_packets_phy: 201792
enp130s0f1_tx_packets_phy: 195828
enp4s0f0_tx_packets_phy: 12592
enp4s0f1_tx_packets_phy: 21150
Total_tx_packets_phy: 431362
enp130s0f0_tx_packets: 198427
enp130s0f1_tx_packets: 192006
enp4s0f0_tx_packets: 6565
enp4s0f1_tx_packets: 9942
Total_tx_packets: 406940
enp130s0f0_rx_packets: 91740
enp130s0f1_rx_packets: 96303
enp4s0f0_rx_packets: 106440
enp4s0f1_rx_packets: 150063
Total_rx_packets: 444546
enp130s0f0_tx_bytes_phy: 1754466185
enp130s0f1_tx_bytes_phy: 1695192211
enp4s0f0_tx_bytes_phy: 845318
enp4s0f1_tx_bytes_phy: 1413260
Total_tx_bytes_phy: 3451916974
enp130s0f0_rx_bytes: 590297718
enp130s0f1_rx_bytes: 619467164
enp4s0f0_rx_bytes: 940448083
enp4s0f1_rx_bytes: 1325547396
Total_rx_bytes: 3475760361
enp130s0f0_rx_packets_phy: 91744
enp130s0f1_rx_packets_phy: 96309
enp4s0f0_rx_packets_phy: 106444
enp4s0f1_rx_packets_phy: 150068
Total_rx_packets_phy: 444565


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.85        Core1: 179.62        
Core2: 43.20        Core3: 178.28        
Core4: 41.87        Core5: 177.88        
Core6: 23.32        Core7: 150.15        
Core8: 32.57        Core9: 106.83        
Core10: 34.78        Core11: 207.93        
Core12: 13.25        Core13: 198.00        
Core14: 26.78        Core15: 204.05        
Core16: 22.83        Core17: 151.82        
Core18: 35.49        Core19: 141.61        
Core20: 30.32        Core21: 148.91        
Core22: 25.94        Core23: 142.65        
Core24: 30.55        Core25: 151.21        
Core26: 30.99        Core27: 201.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.40
Socket1: 175.37
DDR read Latency(ns)
Socket0: 48372.42
Socket1: 261.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.29        Core1: 178.93        
Core2: 14.08        Core3: 175.68        
Core4: 38.24        Core5: 179.34        
Core6: 25.73        Core7: 144.47        
Core8: 31.64        Core9: 105.63        
Core10: 29.53        Core11: 207.63        
Core12: 21.74        Core13: 195.70        
Core14: 25.89        Core15: 204.45        
Core16: 29.41        Core17: 149.44        
Core18: 25.52        Core19: 139.57        
Core20: 37.24        Core21: 152.96        
Core22: 31.33        Core23: 138.10        
Core24: 27.07        Core25: 152.23        
Core26: 26.85        Core27: 202.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.79
Socket1: 174.43
DDR read Latency(ns)
Socket0: 50169.48
Socket1: 265.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.83        Core1: 179.67        
Core2: 19.58        Core3: 177.81        
Core4: 25.76        Core5: 179.40        
Core6: 26.75        Core7: 145.15        
Core8: 31.59        Core9: 111.38        
Core10: 30.31        Core11: 208.08        
Core12: 29.04        Core13: 200.25        
Core14: 31.70        Core15: 203.90        
Core16: 31.04        Core17: 153.48        
Core18: 31.92        Core19: 142.00        
Core20: 28.58        Core21: 152.07        
Core22: 26.43        Core23: 144.75        
Core24: 14.49        Core25: 152.11        
Core26: 24.89        Core27: 205.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.49
Socket1: 176.18
DDR read Latency(ns)
Socket0: 50309.79
Socket1: 261.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 179.56        
Core2: 29.37        Core3: 176.45        
Core4: 33.52        Core5: 178.70        
Core6: 25.25        Core7: 147.47        
Core8: 32.38        Core9: 106.06        
Core10: 31.44        Core11: 207.88        
Core12: 32.59        Core13: 198.67        
Core14: 31.63        Core15: 204.81        
Core16: 32.76        Core17: 151.88        
Core18: 33.51        Core19: 142.43        
Core20: 32.58        Core21: 154.45        
Core22: 35.17        Core23: 144.69        
Core24: 18.52        Core25: 150.45        
Core26: 14.91        Core27: 204.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.99
Socket1: 176.10
DDR read Latency(ns)
Socket0: 50730.64
Socket1: 263.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27028
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6017 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14454461582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14454480214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227246239; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227246239; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227356460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227356460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022739054; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4244690; Consumed Joules: 259.08; Watts: 43.06; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684410; Consumed DRAM Joules: 10.47; DRAM Watts: 1.74
S1P0; QPIClocks: 14454396890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14454406866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227326856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227326856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227230149; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227230149; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6022194121; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7184376; Consumed Joules: 438.50; Watts: 72.88; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1737900; Consumed DRAM Joules: 26.59; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ad5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.11   0.03    0.83     156 K   1161 K    0.87    0.30    0.00    0.00     6664       14        3     70
   1    1     0.06   0.05   1.20    1.20      31 M     37 M    0.17    0.25    0.05    0.07     3360     4342        2     55
   2    0     0.06   1.46   0.04    0.99      82 K    905 K    0.91    0.50    0.00    0.00     6552       10        2     69
   3    1     0.06   0.05   1.20    1.20      30 M     37 M    0.19    0.27    0.05    0.06     3136     3892       99     55
   4    0     0.03   1.39   0.02    0.92      56 K    510 K    0.89    0.52    0.00    0.00     4760        8        1     70
   5    1     0.05   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.06    0.08     3024     4680        0     55
   6    0     0.01   0.75   0.01    0.60      60 K    365 K    0.83    0.34    0.00    0.01     1456       30        1     69
   7    1     0.05   0.05   1.11    1.20      25 M     31 M    0.20    0.26    0.05    0.06     2744     4627        8     55
   8    0     0.00   0.66   0.00    0.61      24 K    240 K    0.90    0.35    0.00    0.01      448        1        1     69
   9    1     0.04   0.33   0.13    0.60    1236 K   2141 K    0.42    0.35    0.00    0.01      336      136        5     56
  10    0     0.00   0.66   0.00    0.60      17 K    173 K    0.90    0.33    0.00    0.01      448        5        4     68
  11    1     0.03   0.03   1.20    1.20      36 M     42 M    0.14    0.21    0.11    0.13     1792     3182       17     55
  12    0     0.00   0.49   0.00    0.60      10 K    123 K    0.91    0.28    0.00    0.01      336        1        0     70
  13    1     0.05   0.05   1.20    1.20      32 M     39 M    0.16    0.25    0.06    0.07     1008     3081       16     54
  14    0     0.00   0.44   0.01    0.60      95 K    867 K    0.89    0.13    0.00    0.02      784        4        2     69
  15    1     0.04   0.03   1.20    1.20      35 M     41 M    0.14    0.22    0.10    0.11     1792     2989        5     54
  16    0     0.00   0.58   0.00    0.60      28 K    261 K    0.89    0.18    0.00    0.01      952        2        0     70
  17    1     0.03   0.04   0.94    1.20      22 M     27 M    0.19    0.23    0.06    0.08     3472     4458       51     55
  18    0     0.00   0.38   0.00    0.60      16 K    167 K    0.90    0.14    0.00    0.02      336        1        0     70
  19    1     0.05   0.04   1.09    1.20      24 M     31 M    0.21    0.25    0.05    0.06     1624     4307        6     56
  20    0     0.00   0.33   0.00    0.60      34 K    175 K    0.81    0.18    0.00    0.01     1400        2        2     71
  21    1     0.04   0.04   1.00    1.20      23 M     28 M    0.20    0.24    0.05    0.06     3248     3941        4     55
  22    0     0.00   0.39   0.01    0.60     123 K   1160 K    0.89    0.08    0.00    0.02      560        2        1     71
  23    1     0.06   0.05   1.15    1.20      25 M     32 M    0.22    0.28    0.04    0.05     4144     4667       10     56
  24    0     0.00   0.42   0.01    0.60      88 K    871 K    0.90    0.09    0.00    0.02      672        4        0     70
  25    1     0.04   0.04   0.95    1.20      21 M     27 M    0.19    0.24    0.06    0.08     2576     4174        3     55
  26    0     0.00   0.38   0.00    0.60      18 K    199 K    0.91    0.15    0.00    0.02     2576        4        0     69
  27    1     0.04   0.03   1.20    1.20      34 M     40 M    0.15    0.24    0.09    0.11     1960     2891        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.75     815 K   7183 K    0.89    0.29    0.00    0.00    27944       88       17     62
 SKT    1     0.05   0.04   1.06    1.19     375 M    456 M    0.18    0.25    0.06    0.07    34216    51367      227     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.53    1.18     376 M    463 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8053 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.04 %

 C1 core residency: 7.27 %; C3 core residency: 0.45 %; C6 core residency: 47.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   12%    12%   
 SKT    1     5845 M   5843 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   36 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.12     218.52       8.80         221.80
 SKT   1    49.15    32.53     366.69      22.14         530.21
---------------------------------------------------------------------------------------------------------------
       *    49.43    32.65     585.21      30.94         526.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6cae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9798.75 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6508.60 --|
|-- Mem Ch  2: Reads (MB/s):    46.83 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    21.99 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    46.83 --||-- NODE 1 Mem Read (MB/s) :  9798.75 --|
|-- NODE 0 Mem Write(MB/s) :    21.99 --||-- NODE 1 Mem Write(MB/s) :  6508.60 --|
|-- NODE 0 P. Write (T/s):      31177 --||-- NODE 1 P. Write (T/s):     163412 --|
|-- NODE 0 Memory (MB/s):       68.82 --||-- NODE 1 Memory (MB/s):    16307.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9845.58                --|
            |--                System Write Throughput(MB/s):       6530.59                --|
            |--               System Memory Throughput(MB/s):      16376.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6de4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     105 K      8508    3707 K  8007 K     35 M   384     540  
 1      53 M      1140      17 M   132 M     20 M    36     600 K
-----------------------------------------------------------------------
 *      53 M      9648      20 M   140 M     55 M   420     601 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.19        Core1: 176.55        
Core2: 15.79        Core3: 182.75        
Core4: 31.05        Core5: 180.95        
Core6: 20.52        Core7: 139.92        
Core8: 29.59        Core9: 113.69        
Core10: 32.24        Core11: 208.09        
Core12: 30.82        Core13: 206.65        
Core14: 27.58        Core15: 209.10        
Core16: 31.68        Core17: 155.69        
Core18: 26.82        Core19: 147.04        
Core20: 29.86        Core21: 147.41        
Core22: 43.25        Core23: 144.03        
Core24: 31.66        Core25: 154.48        
Core26: 35.52        Core27: 198.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 176.60
DDR read Latency(ns)
Socket0: 57553.63
Socket1: 258.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.07        Core1: 177.99        
Core2: 19.85        Core3: 183.38        
Core4: 26.29        Core5: 183.94        
Core6: 24.62        Core7: 141.05        
Core8: 32.80        Core9: 108.32        
Core10: 29.53        Core11: 210.96        
Core12: 31.26        Core13: 209.29        
Core14: 33.53        Core15: 211.15        
Core16: 29.73        Core17: 154.78        
Core18: 39.35        Core19: 151.43        
Core20: 30.90        Core21: 149.45        
Core22: 31.19        Core23: 144.15        
Core24: 31.09        Core25: 156.67        
Core26: 14.76        Core27: 202.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 178.48
DDR read Latency(ns)
Socket0: 63616.65
Socket1: 263.47
irq_total: 139164.48930335
cpu_total: 45.25
cpu_0: 1.99
cpu_1: 100.00
cpu_2: 2.13
cpu_3: 100.00
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 1.80
cpu_7: 98.67
cpu_8: 1.66
cpu_9: 7.91
cpu_10: 1.06
cpu_11: 100.00
cpu_12: 0.73
cpu_13: 100.00
cpu_14: 0.47
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 86.70
cpu_18: 0.27
cpu_19: 92.55
cpu_20: 0.40
cpu_21: 90.89
cpu_22: 1.06
cpu_23: 96.81
cpu_24: 1.00
cpu_25: 76.46
cpu_26: 2.86
cpu_27: 100.00
enp130s0f0_tx_packets: 199146
enp130s0f1_tx_packets: 190060
enp4s0f0_tx_packets: 6157
enp4s0f1_tx_packets: 9810
Total_tx_packets: 405173
enp130s0f0_rx_packets: 99224
enp130s0f1_rx_packets: 96203
enp4s0f0_rx_packets: 99844
enp4s0f1_rx_packets: 152499
Total_rx_packets: 447770
enp130s0f0_tx_packets_phy: 202892
enp130s0f1_tx_packets_phy: 193955
enp4s0f0_tx_packets_phy: 12055
enp4s0f1_tx_packets_phy: 21848
Total_tx_packets_phy: 430750
enp130s0f0_tx_bytes: 1756443547
enp130s0f1_tx_bytes: 1679263408
enp4s0f0_tx_bytes: 406388
enp4s0f1_tx_bytes: 647480
Total_tx_bytes: 3436760823
enp130s0f0_rx_bytes_phy: 636834163
enp130s0f1_rx_bytes_phy: 613094394
enp4s0f0_rx_bytes_phy: 888012569
enp4s0f1_rx_bytes_phy: 1356446458
Total_rx_bytes_phy: 3494387584
enp130s0f0_tx_bytes_phy: 1757440559
enp130s0f1_tx_bytes_phy: 1680224146
enp4s0f0_tx_bytes_phy: 808486
enp4s0f1_tx_bytes_phy: 1457148
Total_tx_bytes_phy: 3439930339
enp130s0f0_rx_packets_phy: 99220
enp130s0f1_rx_packets_phy: 96180
enp4s0f0_rx_packets_phy: 99846
enp4s0f1_rx_packets_phy: 152504
Total_rx_packets_phy: 447750
enp130s0f0_rx_bytes: 632506044
enp130s0f1_rx_bytes: 609129073
enp4s0f0_rx_bytes: 882223516
enp4s0f1_rx_bytes: 1347583366
Total_rx_bytes: 3471441999


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.99        Core1: 177.90        
Core2: 35.03        Core3: 182.29        
Core4: 29.32        Core5: 184.14        
Core6: 24.95        Core7: 145.76        
Core8: 32.20        Core9: 105.07        
Core10: 32.78        Core11: 209.51        
Core12: 27.59        Core13: 208.53        
Core14: 23.61        Core15: 210.38        
Core16: 26.38        Core17: 152.84        
Core18: 35.10        Core19: 149.25        
Core20: 32.36        Core21: 146.87        
Core22: 26.57        Core23: 145.56        
Core24: 31.55        Core25: 156.17        
Core26: 15.25        Core27: 200.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.39
Socket1: 178.03
DDR read Latency(ns)
Socket0: 58443.57
Socket1: 262.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 179.51        
Core2: 32.12        Core3: 186.30        
Core4: 28.36        Core5: 183.49        
Core6: 28.94        Core7: 142.12        
Core8: 32.25        Core9: 108.37        
Core10: 27.55        Core11: 210.98        
Core12: 23.78        Core13: 209.52        
Core14: 38.66        Core15: 211.54        
Core16: 29.81        Core17: 156.17        
Core18: 32.64        Core19: 148.07        
Core20: 33.61        Core21: 148.81        
Core22: 35.37        Core23: 144.44        
Core24: 34.74        Core25: 153.69        
Core26: 26.66        Core27: 202.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.55
Socket1: 178.66
DDR read Latency(ns)
Socket0: 68437.79
Socket1: 264.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.76        Core1: 174.94        
Core2: 38.58        Core3: 182.66        
Core4: 31.03        Core5: 182.59        
Core6: 29.72        Core7: 140.07        
Core8: 31.47        Core9: 107.87        
Core10: 30.35        Core11: 209.58        
Core12: 28.47        Core13: 208.01        
Core14: 14.28        Core15: 209.87        
Core16: 25.51        Core17: 158.18        
Core18: 30.05        Core19: 145.96        
Core20: 32.15        Core21: 151.11        
Core22: 33.43        Core23: 143.37        
Core24: 29.13        Core25: 156.90        
Core26: 23.07        Core27: 202.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.63
Socket1: 177.65
DDR read Latency(ns)
Socket0: 63253.58
Socket1: 264.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.12        Core1: 182.91        
Core2: 25.81        Core3: 183.91        
Core4: 23.03        Core5: 184.14        
Core6: 29.00        Core7: 141.54        
Core8: 32.94        Core9: 116.92        
Core10: 32.50        Core11: 210.47        
Core12: 36.47        Core13: 209.54        
Core14: 20.72        Core15: 211.27        
Core16: 27.37        Core17: 153.78        
Core18: 30.75        Core19: 154.49        
Core20: 32.26        Core21: 150.63        
Core22: 31.62        Core23: 146.57        
Core24: 36.33        Core25: 157.51        
Core26: 38.41        Core27: 202.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 179.44
DDR read Latency(ns)
Socket0: 63228.46
Socket1: 264.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28747
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419324486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419337810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209670114; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209670114; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209767586; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209767586; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008066046; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4223923; Consumed Joules: 257.81; Watts: 42.92; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 683492; Consumed DRAM Joules: 10.46; DRAM Watts: 1.74
S1P0; QPIClocks: 14419144438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419148526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209675131; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209675131; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209582096; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209582096; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011826692; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7218154; Consumed Joules: 440.56; Watts: 73.34; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1736753; Consumed DRAM Joules: 26.57; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7181
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.34   0.01    0.60     125 K    934 K    0.87    0.10    0.00    0.02     2240        4        1     70
   1    1     0.06   0.05   1.20    1.20      29 M     35 M    0.17    0.27    0.05    0.06     1344     4131        7     55
   2    0     0.03   1.29   0.02    0.91      79 K    697 K    0.89    0.42    0.00    0.00     7000       11        1     69
   3    1     0.04   0.03   1.20    1.20      31 M     37 M    0.16    0.23    0.09    0.10     3248     4888       41     55
   4    0     0.03   1.05   0.03    1.03      46 K    472 K    0.90    0.53    0.00    0.00     3920        7        1     70
   5    1     0.04   0.03   1.20    1.20      31 M     37 M    0.16    0.22    0.09    0.11     3808     5182       38     55
   6    0     0.00   0.59   0.01    0.60      31 K    279 K    0.89    0.33    0.00    0.01      952       16        1     69
   7    1     0.08   0.07   1.19    1.20      25 M     32 M    0.21    0.28    0.03    0.04     4760     5326      118     55
   8    0     0.03   1.40   0.02    0.92      47 K    451 K    0.89    0.53    0.00    0.00     3528       10        1     69
   9    1     0.02   0.28   0.08    0.61     663 K   1293 K    0.49    0.21    0.00    0.01        0      118        2     56
  10    0     0.00   0.58   0.01    0.60      22 K    244 K    0.91    0.34    0.00    0.01      616        5        0     67
  11    1     0.02   0.02   1.20    1.20      35 M     41 M    0.14    0.20    0.14    0.17     1344     2242        0     54
  12    0     0.00   0.59   0.01    0.60      36 K    284 K    0.87    0.33    0.00    0.01      616        2        0     69
  13    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.22    0.09    0.11     2072     4060       25     54
  14    0     0.00   0.52   0.00    0.60      18 K    204 K    0.91    0.33    0.00    0.01      448        3        0     69
  15    1     0.03   0.02   1.20    1.20      34 M     40 M    0.14    0.21    0.13    0.15     1624     3324        0     54
  16    0     0.00   0.58   0.00    0.60      23 K    179 K    0.87    0.24    0.00    0.01     1400        3        0     70
  17    1     0.05   0.05   1.05    1.20      23 M     29 M    0.20    0.24    0.05    0.06     2576     5260       63     55
  18    0     0.00   0.29   0.00    0.60    9957      133 K    0.93    0.13    0.00    0.02      336        0        0     70
  19    1     0.05   0.05   1.10    1.20      24 M     29 M    0.19    0.26    0.05    0.06     3192     4658        9     56
  20    0     0.00   0.43   0.00    0.60      18 K    223 K    0.92    0.25    0.00    0.01      728        1        0     70
  21    1     0.06   0.05   1.09    1.20      23 M     29 M    0.21    0.26    0.04    0.05     1848     4315        5     55
  22    0     0.00   0.39   0.01    0.60      84 K    799 K    0.89    0.09    0.00    0.02      896        2        1     71
  23    1     0.06   0.05   1.17    1.20      25 M     32 M    0.22    0.26    0.04    0.06     4088     5583        9     56
  24    0     0.00   0.40   0.01    0.60     114 K   1102 K    0.90    0.07    0.00    0.02      448        3        0     71
  25    1     0.03   0.04   0.94    1.20      21 M     25 M    0.18    0.23    0.06    0.08     1848     4333       19     55
  26    0     0.03   1.22   0.03    0.91     100 K   1047 K    0.90    0.31    0.00    0.00     5152       11        2     70
  27    1     0.06   0.05   1.20    1.20      31 M     37 M    0.17    0.25    0.05    0.06     1904     2621        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.92   0.01    0.77     761 K   7052 K    0.89    0.29    0.00    0.00    28280       78        8     61
 SKT    1     0.05   0.04   1.07    1.19     370 M    449 M    0.18    0.24    0.06    0.07    33656    56041      343     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     371 M    456 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7895 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.69 %

 C1 core residency: 7.31 %; C3 core residency: 0.35 %; C6 core residency: 46.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   12%    12%   
 SKT    1     5726 M   5724 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   35 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.11     215.32       8.71         200.83
 SKT   1    49.02    32.51     369.17      22.12         522.72
---------------------------------------------------------------------------------------------------------------
       *    49.26    32.62     584.49      30.83         522.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7358
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9797.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6493.29 --|
|-- Mem Ch  2: Reads (MB/s):    48.68 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    23.69 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    48.68 --||-- NODE 1 Mem Read (MB/s) :  9797.90 --|
|-- NODE 0 Mem Write(MB/s) :    23.69 --||-- NODE 1 Mem Write(MB/s) :  6493.29 --|
|-- NODE 0 P. Write (T/s):      31141 --||-- NODE 1 P. Write (T/s):     163602 --|
|-- NODE 0 Memory (MB/s):       72.36 --||-- NODE 1 Memory (MB/s):    16291.19 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9846.58                --|
            |--                System Write Throughput(MB/s):       6516.98                --|
            |--               System Memory Throughput(MB/s):      16363.56                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 748e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      84 K      5088    2752 K  1600 K     36 M    12    1428  
 1      52 M      1596      16 M   128 M     19 M     0     585 K
-----------------------------------------------------------------------
 *      52 M      6684      19 M   130 M     56 M    12     586 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.84        Core1: 187.12        
Core2: 22.13        Core3: 185.11        
Core4: 29.68        Core5: 183.71        
Core6: 31.70        Core7: 145.66        
Core8: 27.51        Core9: 104.72        
Core10: 36.65        Core11: 215.03        
Core12: 34.26        Core13: 208.78        
Core14: 32.16        Core15: 214.09        
Core16: 30.37        Core17: 156.83        
Core18: 32.05        Core19: 145.77        
Core20: 32.48        Core21: 154.15        
Core22: 32.08        Core23: 149.08        
Core24: 35.63        Core25: 158.06        
Core26: 37.90        Core27: 206.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 181.13
DDR read Latency(ns)
Socket0: 57786.98
Socket1: 259.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.98        Core1: 186.59        
Core2: 38.34        Core3: 185.43        
Core4: 28.88        Core5: 184.65        
Core6: 37.49        Core7: 148.15        
Core8: 26.63        Core9: 104.96        
Core10: 29.27        Core11: 215.33        
Core12: 30.56        Core13: 207.95        
Core14: 30.92        Core15: 213.87        
Core16: 30.32        Core17: 156.31        
Core18: 31.62        Core19: 140.45        
Core20: 29.89        Core21: 153.61        
Core22: 28.96        Core23: 156.02        
Core24: 32.24        Core25: 161.50        
Core26: 32.68        Core27: 207.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.18
Socket1: 181.68
DDR read Latency(ns)
Socket0: 60380.35
Socket1: 259.99
irq_total: 130756.764568974
cpu_total: 45.23
cpu_0: 4.06
cpu_1: 100.00
cpu_2: 2.13
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 93.02
cpu_8: 0.93
cpu_9: 8.05
cpu_10: 0.66
cpu_11: 100.00
cpu_12: 0.66
cpu_13: 100.00
cpu_14: 0.93
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 96.48
cpu_18: 0.66
cpu_19: 93.75
cpu_20: 0.47
cpu_21: 84.97
cpu_22: 0.53
cpu_23: 91.69
cpu_24: 0.86
cpu_25: 81.45
cpu_26: 2.33
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 613611459
enp130s0f1_rx_bytes_phy: 613215171
enp4s0f0_rx_bytes_phy: 901579210
enp4s0f1_rx_bytes_phy: 1333908524
Total_rx_bytes_phy: 3462314364
enp130s0f0_tx_bytes: 1729685619
enp130s0f1_tx_bytes: 1655019111
enp4s0f0_tx_bytes: 399043
enp4s0f1_tx_bytes: 429697
Total_tx_bytes: 3385533470
enp130s0f0_tx_packets_phy: 198815
enp130s0f1_tx_packets_phy: 190761
enp4s0f0_tx_packets_phy: 12194
enp4s0f1_tx_packets_phy: 19771
Total_tx_packets_phy: 421541
enp130s0f0_tx_bytes_phy: 1730681312
enp130s0f1_tx_bytes_phy: 1655992941
enp4s0f0_tx_bytes_phy: 816698
enp4s0f1_tx_bytes_phy: 1304435
Total_tx_bytes_phy: 3388795386
enp130s0f0_rx_bytes: 609463566
enp130s0f1_rx_bytes: 609123404
enp4s0f0_rx_bytes: 895725737
enp4s0f1_rx_bytes: 1325271206
Total_rx_bytes: 3439583913
enp130s0f0_tx_packets: 194787
enp130s0f1_tx_packets: 186980
enp4s0f0_tx_packets: 6046
enp4s0f1_tx_packets: 6510
Total_tx_packets: 394323
enp130s0f0_rx_packets_phy: 93040
enp130s0f1_rx_packets_phy: 93012
enp4s0f0_rx_packets_phy: 101371
enp4s0f1_rx_packets_phy: 149634
Total_rx_packets_phy: 437057
enp130s0f0_rx_packets: 93048
enp130s0f1_rx_packets: 93020
enp4s0f0_rx_packets: 101371
enp4s0f1_rx_packets: 149639
Total_rx_packets: 437078


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.10        Core1: 186.46        
Core2: 33.53        Core3: 188.42        
Core4: 31.67        Core5: 182.79        
Core6: 32.52        Core7: 142.95        
Core8: 28.98        Core9: 107.76        
Core10: 15.42        Core11: 215.69        
Core12: 22.52        Core13: 207.56        
Core14: 27.66        Core15: 213.14        
Core16: 30.84        Core17: 153.83        
Core18: 32.46        Core19: 149.75        
Core20: 31.02        Core21: 152.39        
Core22: 32.31        Core23: 150.12        
Core24: 32.38        Core25: 159.05        
Core26: 38.23        Core27: 206.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.58
Socket1: 181.05
DDR read Latency(ns)
Socket0: 54775.26
Socket1: 262.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.75        Core1: 185.62        
Core2: 16.26        Core3: 186.02        
Core4: 36.60        Core5: 181.09        
Core6: 28.43        Core7: 145.78        
Core8: 32.63        Core9: 108.38        
Core10: 20.34        Core11: 214.48        
Core12: 29.31        Core13: 203.32        
Core14: 28.00        Core15: 212.38        
Core16: 28.87        Core17: 153.10        
Core18: 32.73        Core19: 145.49        
Core20: 33.68        Core21: 155.62        
Core22: 32.84        Core23: 147.36        
Core24: 33.53        Core25: 156.81        
Core26: 33.65        Core27: 206.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.13
Socket1: 179.94
DDR read Latency(ns)
Socket0: 58208.55
Socket1: 262.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.27        Core1: 187.40        
Core2: 24.64        Core3: 184.20        
Core4: 27.04        Core5: 182.77        
Core6: 14.22        Core7: 147.61        
Core8: 34.58        Core9: 103.26        
Core10: 27.02        Core11: 214.64        
Core12: 26.58        Core13: 205.96        
Core14: 31.34        Core15: 212.76        
Core16: 27.89        Core17: 157.46        
Core18: 31.67        Core19: 143.65        
Core20: 35.28        Core21: 153.87        
Core22: 30.13        Core23: 151.16        
Core24: 32.87        Core25: 157.47        
Core26: 30.51        Core27: 204.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 180.61
DDR read Latency(ns)
Socket0: 58046.83
Socket1: 263.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.61        Core1: 184.17        
Core2: 35.08        Core3: 185.17        
Core4: 14.62        Core5: 182.53        
Core6: 17.50        Core7: 148.11        
Core8: 25.36        Core9: 105.92        
Core10: 26.84        Core11: 212.82        
Core12: 23.63        Core13: 200.86        
Core14: 27.82        Core15: 211.67        
Core16: 27.52        Core17: 151.91        
Core18: 31.80        Core19: 143.19        
Core20: 32.17        Core21: 149.01        
Core22: 33.18        Core23: 147.28        
Core24: 32.55        Core25: 160.69        
Core26: 34.20        Core27: 199.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.54
Socket1: 178.60
DDR read Latency(ns)
Socket0: 55713.50
Socket1: 264.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30476
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14428411154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14428425314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214216328; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214216328; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214301938; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214301938; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011949267; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4227520; Consumed Joules: 258.03; Watts: 42.93; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 688939; Consumed DRAM Joules: 10.54; DRAM Watts: 1.75
S1P0; QPIClocks: 14428534562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14428539138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214372500; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214372500; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214280850; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214280850; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6024079200; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7219185; Consumed Joules: 440.62; Watts: 73.30; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1739963; Consumed DRAM Joules: 26.62; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7842
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.33   0.01    0.60     117 K    839 K    0.86    0.10    0.00    0.02     1232        2        2     70
   1    1     0.04   0.04   1.20    1.20      30 M     36 M    0.17    0.24    0.07    0.08     2352     4182        1     55
   2    0     0.03   1.21   0.03    0.86     103 K    998 K    0.90    0.33    0.00    0.00     5992       11        1     69
   3    1     0.04   0.03   1.20    1.20      30 M     37 M    0.17    0.23    0.08    0.10     3696     4171       21     55
   4    0     0.06   1.51   0.04    0.99      57 K    704 K    0.92    0.56    0.00    0.00     7448       12        3     70
   5    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.25    0.06    0.08     3528     4311        9     55
   6    0     0.02   1.42   0.01    0.69      42 K    326 K    0.87    0.36    0.00    0.00     1680       24        1     69
   7    1     0.05   0.05   1.12    1.20      24 M     31 M    0.21    0.26    0.05    0.06     1848     4877        3     55
   8    0     0.00   0.68   0.01    0.60      32 K    292 K    0.89    0.34    0.00    0.01      504        1        1     68
   9    1     0.02   0.29   0.08    0.60     667 K   1331 K    0.50    0.24    0.00    0.01       56      125        3     56
  10    0     0.00   0.57   0.01    0.60      21 K    227 K    0.90    0.30    0.00    0.01      616        4        1     68
  11    1     0.02   0.02   1.20    1.20      35 M     41 M    0.13    0.18    0.16    0.18     1792     3242        1     54
  12    0     0.00   0.61   0.00    0.60      22 K    194 K    0.88    0.32    0.00    0.01      392        3        0     69
  13    1     0.04   0.04   1.20    1.20      32 M     38 M    0.15    0.25    0.07    0.09     2632     3216       59     54
  14    0     0.00   0.48   0.00    0.60      15 K    176 K    0.91    0.26    0.00    0.01      448        0        1     69
  15    1     0.02   0.02   1.20    1.20      34 M     40 M    0.14    0.20    0.14    0.16     1288     3176        0     54
  16    0     0.00   0.61   0.00    0.60      16 K    130 K    0.87    0.21    0.00    0.01     1456        1        0     70
  17    1     0.08   0.07   1.15    1.20      24 M     30 M    0.20    0.26    0.03    0.04     4424     4748        8     55
  18    0     0.00   0.38   0.00    0.60      31 K    146 K    0.79    0.28    0.00    0.02     1232        4        0     70
  19    1     0.05   0.04   1.12    1.20      24 M     30 M    0.21    0.25    0.05    0.07     3360     4426        4     56
  20    0     0.00   0.35   0.01    0.60      60 K    619 K    0.90    0.10    0.00    0.02      448        1        2     70
  21    1     0.04   0.04   1.02    1.20      23 M     28 M    0.20    0.23    0.06    0.08     1456     4094        2     56
  22    0     0.02   0.96   0.02    0.88      90 K    917 K    0.90    0.31    0.00    0.00     4984        7        2     71
  23    1     0.05   0.05   1.11    1.20      23 M     30 M    0.21    0.26    0.04    0.06     3696     4635        3     55
  24    0     0.00   0.40   0.01    0.60     106 K    964 K    0.89    0.07    0.00    0.02     1176        3        2     71
  25    1     0.04   0.04   0.98    1.20      21 M     26 M    0.19    0.24    0.05    0.06     2744     4225        1     55
  26    0     0.00   0.40   0.01    0.60      27 K    311 K    0.91    0.16    0.00    0.02      672        1        0     70
  27    1     0.05   0.04   1.20    1.20      31 M     37 M    0.15    0.26    0.06    0.08     1680     2799       59     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.75     745 K   6847 K    0.89    0.29    0.00    0.00    28280       74       16     61
 SKT    1     0.04   0.04   1.07    1.19     369 M    447 M    0.17    0.24    0.06    0.07    34552    52227      174     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     370 M    454 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7641 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.59 %

 C1 core residency: 7.19 %; C3 core residency: 0.36 %; C6 core residency: 46.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   12%    12%   
 SKT    1     5739 M   5745 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   35 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.24     0.11     215.55       8.74         203.41
 SKT   1    49.10    32.48     368.32      22.15         524.12
---------------------------------------------------------------------------------------------------------------
       *    49.34    32.59     583.87      30.89         523.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a1a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9815.80 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6487.53 --|
|-- Mem Ch  2: Reads (MB/s):    60.40 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.67 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    60.40 --||-- NODE 1 Mem Read (MB/s) :  9815.80 --|
|-- NODE 0 Mem Write(MB/s) :    27.67 --||-- NODE 1 Mem Write(MB/s) :  6487.53 --|
|-- NODE 0 P. Write (T/s):      31147 --||-- NODE 1 P. Write (T/s):     163978 --|
|-- NODE 0 Memory (MB/s):       88.07 --||-- NODE 1 Memory (MB/s):    16303.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9876.20                --|
            |--                System Write Throughput(MB/s):       6515.19                --|
            |--               System Memory Throughput(MB/s):      16391.39                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b4f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     101 K      6720    2439 K  1578 K     36 M   156     600  
 1      53 M      1116      16 M   133 M     21 M     0     635 K
-----------------------------------------------------------------------
 *      53 M      7836      18 M   134 M     58 M   156     635 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information

 Zeroed PMU registers
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.88        Core1: 184.78        
Core2: 28.70        Core3: 185.96        
Core4: 30.12        Core5: 183.57        
Core6: 15.23        Core7: 144.24        
Core8: 31.60        Core9: 96.95        
Core10: 29.43        Core11: 213.42        
Core12: 30.53        Core13: 206.37        
Core14: 28.31        Core15: 208.04        
Core16: 27.90        Core17: 158.40        
Core18: 32.72        Core19: 152.28        
Core20: 24.10        Core21: 145.61        
Core22: 33.23        Core23: 148.97        
Core24: 21.08        Core25: 151.62        
Core26: 29.60        Core27: 207.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.08
Socket1: 178.99
DDR read Latency(ns)
Socket0: 44216.28
Socket1: 258.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.71        Core1: 185.25        
Core2: 33.39        Core3: 186.98        
Core4: 13.40        Core5: 184.75        
Core6: 25.50        Core7: 143.95        
Core8: 29.69        Core9: 91.79        
Core10: 28.31        Core11: 214.36        
Core12: 29.82        Core13: 208.35        
Core14: 29.65        Core15: 209.57        
Core16: 27.14        Core17: 158.64        
Core18: 26.62        Core19: 154.95        
Core20: 19.37        Core21: 154.22        
Core22: 27.07        Core23: 151.55        
Core24: 33.13        Core25: 153.67        
Core26: 31.84        Core27: 209.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 180.74
DDR read Latency(ns)
Socket0: 45371.72
Socket1: 258.63
irq_total: 146031.271036372
cpu_total: 45.98
cpu_0: 1.93
cpu_1: 100.00
cpu_2: 2.33
cpu_3: 100.00
cpu_4: 2.73
cpu_5: 100.00
cpu_6: 1.66
cpu_7: 95.81
cpu_8: 0.93
cpu_9: 25.07
cpu_10: 0.93
cpu_11: 100.00
cpu_12: 0.93
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.73
cpu_17: 78.46
cpu_18: 0.47
cpu_19: 88.03
cpu_20: 0.66
cpu_21: 99.34
cpu_22: 0.93
cpu_23: 86.84
cpu_24: 1.20
cpu_25: 96.74
cpu_26: 0.86
cpu_27: 100.00
enp130s0f0_tx_packets: 199185
enp130s0f1_tx_packets: 191147
enp4s0f0_tx_packets: 6557
enp4s0f1_tx_packets: 8772
Total_tx_packets: 405661
enp130s0f0_tx_bytes: 1758669769
enp130s0f1_tx_bytes: 1685556636
enp4s0f0_tx_bytes: 432819
enp4s0f1_tx_bytes: 578995
Total_tx_bytes: 3445238219
enp130s0f0_tx_packets_phy: 202961
enp130s0f1_tx_packets_phy: 195166
enp4s0f0_tx_packets_phy: 12786
enp4s0f1_tx_packets_phy: 20527
Total_tx_packets_phy: 431440
enp130s0f0_rx_packets_phy: 97958
enp130s0f1_rx_packets_phy: 99758
enp4s0f0_rx_packets_phy: 106939
enp4s0f1_rx_packets_phy: 146764
Total_rx_packets_phy: 451419
enp130s0f0_rx_packets: 97956
enp130s0f1_rx_packets: 99775
enp4s0f0_rx_packets: 106943
enp4s0f1_rx_packets: 146760
Total_rx_packets: 451434
enp130s0f0_rx_bytes_phy: 631203168
enp130s0f1_rx_bytes_phy: 650114254
enp4s0f0_rx_bytes_phy: 951574278
enp4s0f1_rx_bytes_phy: 1305558197
Total_rx_bytes_phy: 3538449897
enp130s0f0_tx_bytes_phy: 1759648604
enp130s0f1_tx_bytes_phy: 1686632008
enp4s0f0_tx_bytes_phy: 857658
enp4s0f1_tx_bytes_phy: 1366418
Total_tx_bytes_phy: 3448504688
enp130s0f0_rx_bytes: 626883952
enp130s0f1_rx_bytes: 645842338
enp4s0f0_rx_bytes: 945376690
enp4s0f1_rx_bytes: 1297027937
Total_rx_bytes: 3515130917


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.45        Core1: 184.97        
Core2: 39.21        Core3: 187.43        
Core4: 18.18        Core5: 184.88        
Core6: 28.37        Core7: 148.96        
Core8: 26.77        Core9: 96.42        
Core10: 29.14        Core11: 214.78        
Core12: 22.56        Core13: 208.80        
Core14: 30.92        Core15: 210.76        
Core16: 26.03        Core17: 154.44        
Core18: 30.00        Core19: 153.94        
Core20: 32.85        Core21: 153.82        
Core22: 38.59        Core23: 148.64        
Core24: 34.11        Core25: 152.15        
Core26: 28.99        Core27: 209.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.51
Socket1: 180.71
DDR read Latency(ns)
Socket0: 44843.97
Socket1: 260.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.28        Core1: 184.94        
Core2: 41.08        Core3: 189.22        
Core4: 37.88        Core5: 185.25        
Core6: 30.39        Core7: 146.85        
Core8: 27.56        Core9: 89.87        
Core10: 31.99        Core11: 214.70        
Core12: 29.90        Core13: 209.10        
Core14: 24.04        Core15: 210.95        
Core16: 30.69        Core17: 156.88        
Core18: 30.86        Core19: 153.07        
Core20: 38.31        Core21: 149.75        
Core22: 37.46        Core23: 149.06        
Core24: 28.71        Core25: 152.92        
Core26: 29.07        Core27: 209.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 180.52
DDR read Latency(ns)
Socket0: 47052.43
Socket1: 260.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 187.28        
Core2: 30.78        Core3: 188.03        
Core4: 31.62        Core5: 185.42        
Core6: 32.03        Core7: 146.32        
Core8: 15.35        Core9: 90.15        
Core10: 28.59        Core11: 214.73        
Core12: 28.99        Core13: 209.89        
Core14: 19.84        Core15: 209.90        
Core16: 29.03        Core17: 158.98        
Core18: 33.08        Core19: 154.73        
Core20: 29.64        Core21: 149.06        
Core22: 28.52        Core23: 151.11        
Core24: 29.97        Core25: 153.35        
Core26: 26.89        Core27: 208.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 180.95
DDR read Latency(ns)
Socket0: 47449.28
Socket1: 262.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.51        Core1: 185.96        
Core2: 40.31        Core3: 187.00        
Core4: 33.10        Core5: 183.74        
Core6: 32.83        Core7: 144.42        
Core8: 17.71        Core9: 92.52        
Core10: 29.98        Core11: 213.42        
Core12: 15.69        Core13: 207.54        
Core14: 26.48        Core15: 209.05        
Core16: 30.49        Core17: 159.50        
Core18: 28.59        Core19: 150.11        
Core20: 26.86        Core21: 145.49        
Core22: 30.57        Core23: 154.15        
Core24: 29.39        Core25: 151.29        
Core26: 27.56        Core27: 207.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 179.48
DDR read Latency(ns)
Socket0: 45864.42
Socket1: 261.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32183
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14435104542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14435136798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217579031; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217579031; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217733681; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217733681; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014752264; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4229754; Consumed Joules: 258.16; Watts: 42.95; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 685873; Consumed DRAM Joules: 10.49; DRAM Watts: 1.75
S1P0; QPIClocks: 14435244474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435256234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217754445; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217754445; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217653448; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217653448; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011851431; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7228430; Consumed Joules: 441.19; Watts: 73.40; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1738914; Consumed DRAM Joules: 26.61; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7eec
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.39   0.02    0.60     166 K   1101 K    0.85    0.11    0.00    0.02     2296        5        2     69
   1    1     0.04   0.04   1.20    1.20      30 M     36 M    0.16    0.24    0.07    0.09     3304     4341       52     55
   2    0     0.00   0.44   0.01    0.60      56 K    438 K    0.87    0.14    0.00    0.02      504        0        0     69
   3    1     0.04   0.03   1.20    1.20      31 M     36 M    0.16    0.23    0.08    0.10     1848     4267       13     55
   4    0     0.00   0.38   0.00    0.60      13 K    153 K    0.91    0.21    0.00    0.01     1232        1        0     70
   5    1     0.03   0.03   1.20    1.20      31 M     37 M    0.17    0.22    0.09    0.11     2408     4784        0     55
   6    0     0.00   0.36   0.00    0.60      10 K    135 K    0.93    0.23    0.00    0.01      840        4        0     70
   7    1     0.06   0.05   1.15    1.20      24 M     31 M    0.22    0.25    0.04    0.06     3136     5368        1     55
   8    0     0.03   1.44   0.02    1.08      38 K    417 K    0.91    0.53    0.00    0.00     4144        6        1     69
   9    1     0.08   0.33   0.24    0.68    2156 K   3750 K    0.43    0.44    0.00    0.00      224      129       11     56
  10    0     0.03   1.43   0.02    0.90      45 K    472 K    0.90    0.53    0.00    0.00     6832       13        2     68
  11    1     0.02   0.02   1.20    1.20      35 M     40 M    0.13    0.19    0.14    0.16     2072     3048        1     54
  12    0     0.03   1.39   0.02    0.99      62 K    505 K    0.88    0.51    0.00    0.00     5376       11        1     70
  13    1     0.04   0.03   1.20    1.20      33 M     38 M    0.15    0.23    0.08    0.10     1736     2985       30     54
  14    0     0.00   0.64   0.00    0.60      24 K    205 K    0.88    0.30    0.00    0.01      448        1        1     69
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.22    0.09    0.11     1960     2779        2     54
  16    0     0.01   0.93   0.01    0.92      37 K    364 K    0.90    0.52    0.00    0.00     4368        9        0     70
  17    1     0.04   0.04   0.96    1.20      21 M     26 M    0.19    0.23    0.06    0.07     4256     4916       24     55
  18    0     0.00   0.45   0.01    0.60     108 K   1032 K    0.90    0.09    0.00    0.02      112        0        4     70
  19    1     0.04   0.03   1.06    1.20      23 M     29 M    0.20    0.23    0.07    0.08     2520     4456        5     56
  20    0     0.00   0.46   0.01    0.60      70 K    651 K    0.89    0.12    0.00    0.02      392        1        0     71
  21    1     0.08   0.06   1.19    1.20      25 M     32 M    0.21    0.29    0.03    0.04     2912     4317       21     55
  22    0     0.01   0.44   0.01    0.60     114 K   1173 K    0.90    0.09    0.00    0.02      392        1        1     70
  23    1     0.04   0.03   1.04    1.20      23 M     29 M    0.20    0.23    0.07    0.08     1624     5022        5     56
  24    0     0.02   1.62   0.01    0.78      37 K    446 K    0.92    0.26    0.00    0.00     1008        2        1     71
  25    1     0.08   0.07   1.16    1.20      23 M     30 M    0.20    0.29    0.03    0.04     3528     4561        6     55
  26    0     0.00   0.66   0.00    0.60      25 K    215 K    0.88    0.22    0.00    0.01     1064        1        0     70
  27    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.23    0.09    0.11     1400     2861        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.76     811 K   7314 K    0.89    0.28    0.00    0.00    29008       55       13     62
 SKT    1     0.05   0.04   1.09    1.19     373 M    452 M    0.18    0.24    0.06    0.07    32928    53834      173     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.18     374 M    459 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8015 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.52 %

 C1 core residency: 6.22 %; C3 core residency: 0.53 %; C6 core residency: 46.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       12 G     12 G   |   12%    12%   
 SKT    1     5757 M   5758 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   35 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.30     0.14     215.91       8.80         199.12
 SKT   1    49.21    32.53     370.51      22.16         523.66
---------------------------------------------------------------------------------------------------------------
       *    49.52    32.67     586.42      30.95         523.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9798.57 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6500.68 --|
|-- Mem Ch  2: Reads (MB/s):    60.55 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    26.72 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    60.55 --||-- NODE 1 Mem Read (MB/s) :  9798.57 --|
|-- NODE 0 Mem Write(MB/s) :    26.72 --||-- NODE 1 Mem Write(MB/s) :  6500.68 --|
|-- NODE 0 P. Write (T/s):      31157 --||-- NODE 1 P. Write (T/s):     163332 --|
|-- NODE 0 Memory (MB/s):       87.27 --||-- NODE 1 Memory (MB/s):    16299.25 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9859.12                --|
            |--                System Write Throughput(MB/s):       6527.40                --|
            |--               System Memory Throughput(MB/s):      16386.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 333
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      96 K      8280      10 M  1806 K     34 M    12     780  
 1      54 M      1380      18 M   129 M     21 M     0     688 K
-----------------------------------------------------------------------
 *      54 M      9660      28 M   131 M     55 M    12     689 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.81        Core1: 180.13        
Core2: 29.65        Core3: 178.31        
Core4: 14.80        Core5: 181.45        
Core6: 24.91        Core7: 144.41        
Core8: 33.94        Core9: 97.66        
Core10: 26.73        Core11: 207.68        
Core12: 31.52        Core13: 201.30        
Core14: 30.78        Core15: 200.48        
Core16: 32.09        Core17: 157.27        
Core18: 31.81        Core19: 139.53        
Core20: 37.91        Core21: 157.19        
Core22: 24.47        Core23: 139.84        
Core24: 39.41        Core25: 154.22        
Core26: 36.96        Core27: 200.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 175.55
DDR read Latency(ns)
Socket0: 44327.21
Socket1: 256.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 181.48        
Core2: 38.33        Core3: 178.95        
Core4: 20.09        Core5: 183.93        
Core6: 26.55        Core7: 145.09        
Core8: 25.03        Core9: 97.32        
Core10: 15.47        Core11: 208.73        
Core12: 30.47        Core13: 204.58        
Core14: 29.31        Core15: 204.00        
Core16: 31.29        Core17: 158.00        
Core18: 30.11        Core19: 137.50        
Core20: 28.31        Core21: 159.44        
Core22: 30.72        Core23: 147.39        
Core24: 26.45        Core25: 154.47        
Core26: 30.18        Core27: 202.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 177.38
DDR read Latency(ns)
Socket0: 47251.98
Socket1: 262.82
irq_total: 144100.167386334
cpu_total: 44.65
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 0.47
cpu_3: 100.00
cpu_4: 1.33
cpu_5: 100.00
cpu_6: 0.60
cpu_7: 96.14
cpu_8: 1.66
cpu_9: 14.30
cpu_10: 1.53
cpu_11: 100.00
cpu_12: 2.06
cpu_13: 100.00
cpu_14: 1.66
cpu_15: 100.00
cpu_16: 1.60
cpu_17: 81.30
cpu_18: 1.13
cpu_19: 95.08
cpu_20: 0.53
cpu_21: 73.19
cpu_22: 1.13
cpu_23: 95.08
cpu_24: 0.53
cpu_25: 78.91
cpu_26: 0.47
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 630344530
enp130s0f1_rx_bytes_phy: 650527309
enp4s0f0_rx_bytes_phy: 882210673
enp4s0f1_rx_bytes_phy: 1274771598
Total_rx_bytes_phy: 3437854110
enp130s0f0_rx_bytes: 626076252
enp130s0f1_rx_bytes: 646091367
enp4s0f0_rx_bytes: 876423000
enp4s0f1_rx_bytes: 1266406960
Total_rx_bytes: 3414997579
enp130s0f0_tx_packets_phy: 199573
enp130s0f1_tx_packets_phy: 194379
enp4s0f0_tx_packets_phy: 11711
enp4s0f1_tx_packets_phy: 20112
Total_tx_packets_phy: 425775
enp130s0f0_rx_packets: 97450
enp130s0f1_rx_packets: 98229
enp4s0f0_rx_packets: 99180
enp4s0f1_rx_packets: 143300
Total_rx_packets: 438159
enp130s0f0_rx_packets_phy: 97450
enp130s0f1_rx_packets_phy: 98233
enp4s0f0_rx_packets_phy: 99185
enp4s0f1_rx_packets_phy: 143308
Total_rx_packets_phy: 438176
enp130s0f0_tx_bytes_phy: 1728765901
enp130s0f1_tx_bytes_phy: 1677454384
enp4s0f0_tx_bytes_phy: 786100
enp4s0f1_tx_bytes_phy: 1339047
Total_tx_bytes_phy: 3408345432
enp130s0f0_tx_packets: 195868
enp130s0f1_tx_packets: 190211
enp4s0f0_tx_packets: 6091
enp4s0f1_tx_packets: 8641
Total_tx_packets: 400811
enp130s0f0_tx_bytes: 1727705415
enp130s0f1_tx_bytes: 1676472673
enp4s0f0_tx_bytes: 402047
enp4s0f1_tx_bytes: 570341
Total_tx_bytes: 3405150476


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.43        Core1: 181.16        
Core2: 35.03        Core3: 175.57        
Core4: 30.50        Core5: 182.05        
Core6: 30.31        Core7: 145.37        
Core8: 26.71        Core9: 90.17        
Core10: 19.13        Core11: 207.90        
Core12: 29.85        Core13: 203.17        
Core14: 29.66        Core15: 203.33        
Core16: 29.63        Core17: 155.21        
Core18: 16.23        Core19: 138.43        
Core20: 23.58        Core21: 161.80        
Core22: 33.26        Core23: 142.70        
Core24: 30.95        Core25: 151.24        
Core26: 27.35        Core27: 201.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.71
Socket1: 176.03
DDR read Latency(ns)
Socket0: 43464.53
Socket1: 261.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.58        Core1: 179.03        
Core2: 32.57        Core3: 177.77        
Core4: 33.30        Core5: 181.51        
Core6: 29.69        Core7: 143.27        
Core8: 24.87        Core9: 90.46        
Core10: 13.84        Core11: 206.62        
Core12: 29.44        Core13: 202.28        
Core14: 21.11        Core15: 200.06        
Core16: 31.08        Core17: 155.09        
Core18: 20.94        Core19: 140.66        
Core20: 31.74        Core21: 158.46        
Core22: 29.67        Core23: 142.06        
Core24: 25.49        Core25: 152.15        
Core26: 25.99        Core27: 200.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 175.39
DDR read Latency(ns)
Socket0: 46558.65
Socket1: 263.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.18        Core1: 181.70        
Core2: 36.49        Core3: 176.54        
Core4: 36.04        Core5: 182.04        
Core6: 37.93        Core7: 144.10        
Core8: 35.87        Core9: 81.83        
Core10: 39.93        Core11: 208.58        
Core12: 33.74        Core13: 203.52        
Core14: 20.67        Core15: 201.70        
Core16: 28.34        Core17: 159.93        
Core18: 29.98        Core19: 138.17        
Core20: 30.14        Core21: 158.13        
Core22: 31.62        Core23: 148.23        
Core24: 35.73        Core25: 154.47        
Core26: 36.13        Core27: 201.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 176.55
DDR read Latency(ns)
Socket0: 47690.67
Socket1: 263.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.20        Core1: 180.45        
Core2: 39.51        Core3: 174.65        
Core4: 33.47        Core5: 181.49        
Core6: 29.36        Core7: 145.35        
Core8: 26.33        Core9: 91.88        
Core10: 27.80        Core11: 207.32        
Core12: 30.20        Core13: 203.26        
Core14: 15.38        Core15: 202.39        
Core16: 30.45        Core17: 154.38        
Core18: 39.34        Core19: 136.60        
Core20: 31.27        Core21: 158.61        
Core22: 33.30        Core23: 146.12        
Core24: 30.27        Core25: 152.61        
Core26: 37.67        Core27: 200.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 175.71
DDR read Latency(ns)
Socket0: 47652.06
Socket1: 263.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1473
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421767466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421789882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210901704; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210901704; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211004189; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211004189; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009126161; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4218381; Consumed Joules: 257.47; Watts: 42.88; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 684790; Consumed DRAM Joules: 10.48; DRAM Watts: 1.74
S1P0; QPIClocks: 14421755878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421761334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210991423; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210991423; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210895128; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210895128; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007304633; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7183551; Consumed Joules: 438.45; Watts: 73.01; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1733293; Consumed DRAM Joules: 26.52; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ff
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.45   0.02    0.60     187 K   1318 K    0.86    0.09    0.00    0.02     2856        5        2     70
   1    1     0.03   0.03   1.20    1.20      32 M     38 M    0.16    0.23    0.09    0.11     2464     4715        0     55
   2    0     0.00   0.40   0.01    0.60     124 K   1116 K    0.89    0.08    0.00    0.02      392        2        2     69
   3    1     0.06   0.05   1.20    1.20      29 M     36 M    0.20    0.28    0.05    0.06     1624     4090       79     55
   4    0     0.03   1.23   0.02    0.93      99 K    956 K    0.90    0.34    0.00    0.00     3920        9        2     70
   5    1     0.04   0.04   1.20    1.20      31 M     37 M    0.17    0.23    0.07    0.08     2520     4999        1     55
   6    0     0.00   0.53   0.00    0.60      31 K    311 K    0.90    0.21    0.00    0.01      728        9        1     69
   7    1     0.06   0.05   1.16    1.20      25 M     32 M    0.20    0.27    0.04    0.05     3136     5458       84     55
   8    0     0.00   0.58   0.00    0.60      16 K    172 K    0.90    0.29    0.00    0.01      560        1        0     69
   9    1     0.04   0.33   0.13    0.61    1246 K   2202 K    0.43    0.39    0.00    0.01      224      149       40     56
  10    0     0.03   1.43   0.02    0.96      38 K    411 K    0.91    0.54    0.00    0.00     5320       11        2     68
  11    1     0.03   0.03   1.20    1.20      34 M     40 M    0.15    0.20    0.10    0.12     2296     2838        2     55
  12    0     0.05   1.26   0.04    1.08      64 K    737 K    0.91    0.60    0.00    0.00     9408       13        1     66
  13    1     0.04   0.04   1.20    1.20      33 M     39 M    0.15    0.23    0.08    0.09     2520     4050        3     54
  14    0     0.02   1.68   0.01    0.75      40 K    339 K    0.88    0.40    0.00    0.00     2184        5        0     69
  15    1     0.04   0.04   1.20    1.20      33 M     40 M    0.16    0.23    0.08    0.09     1904     2596        6     54
  16    0     0.00   0.60   0.00    0.60      21 K    217 K    0.90    0.29    0.00    0.01      336        3        0     69
  17    1     0.04   0.04   0.98    1.20      22 M     28 M    0.19    0.22    0.06    0.07     4200     5347       28     55
  18    0     0.00   0.65   0.00    0.60      20 K    195 K    0.90    0.32    0.00    0.01     1736        3        0     70
  19    1     0.05   0.05   1.15    1.20      25 M     32 M    0.22    0.25    0.05    0.06     4200     5008        5     56
  20    0     0.00   0.61   0.00    0.60      15 K    182 K    0.91    0.31    0.00    0.01      224        0        0     70
  21    1     0.03   0.03   0.89    1.20      20 M     25 M    0.19    0.21    0.07    0.08     1904     4071        2     56
  22    0     0.00   0.56   0.00    0.60      14 K    155 K    0.91    0.31    0.00    0.01      392        0        1     70
  23    1     0.06   0.05   1.14    1.20      25 M     31 M    0.21    0.26    0.04    0.06     2968     5351       88     56
  24    0     0.00   0.69   0.00    0.60      24 K    163 K    0.85    0.33    0.00    0.01     1008        2        1     70
  25    1     0.04   0.04   0.96    1.20      22 M     27 M    0.18    0.23    0.06    0.07     2128     4705        1     55
  26    0     0.00   0.38   0.01    0.60      98 K    961 K    0.90    0.07    0.00    0.03      896        3        0     70
  27    1     0.05   0.04   1.20    1.20      32 M     39 M    0.16    0.25    0.06    0.08     1512     2795        6     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.00   0.01    0.78     799 K   7237 K    0.89    0.31    0.00    0.00    29960       66       12     61
 SKT    1     0.05   0.04   1.06    1.19     371 M    452 M    0.18    0.24    0.06    0.07    33600    56172      345     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.53    1.18     372 M    459 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8011 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.14 %

 C1 core residency: 7.30 %; C3 core residency: 0.40 %; C6 core residency: 47.16 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1     5791 M   5787 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   35 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.31     0.14     218.15       8.90         201.91
 SKT   1    49.71    32.93     372.75      22.44         516.90
---------------------------------------------------------------------------------------------------------------
       *    50.02    33.07     590.90      31.34         516.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8e5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9795.94 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6486.88 --|
|-- Mem Ch  2: Reads (MB/s):    52.93 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    24.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    52.93 --||-- NODE 1 Mem Read (MB/s) :  9795.94 --|
|-- NODE 0 Mem Write(MB/s) :    24.26 --||-- NODE 1 Mem Write(MB/s) :  6486.88 --|
|-- NODE 0 P. Write (T/s):      31134 --||-- NODE 1 P. Write (T/s):     163320 --|
|-- NODE 0 Memory (MB/s):       77.19 --||-- NODE 1 Memory (MB/s):    16282.81 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9848.87                --|
            |--                System Write Throughput(MB/s):       6511.14                --|
            |--               System Memory Throughput(MB/s):      16360.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a22
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     113 K      5448    1220 K  1420 K     33 M     0    2148  
 1      54 M      1860      17 M   132 M     19 M     0     635 K
-----------------------------------------------------------------------
 *      54 M      7308      18 M   133 M     53 M     0     637 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.58        Core1: 184.29        
Core2: 14.13        Core3: 181.34        
Core4: 20.00        Core5: 184.99        
Core6: 22.60        Core7: 149.92        
Core8: 21.95        Core9: 121.20        
Core10: 26.88        Core11: 209.03        
Core12: 23.36        Core13: 212.38        
Core14: 31.66        Core15: 211.20        
Core16: 33.24        Core17: 155.80        
Core18: 29.82        Core19: 141.89        
Core20: 32.23        Core21: 153.78        
Core22: 31.78        Core23: 140.04        
Core24: 28.76        Core25: 152.75        
Core26: 31.77        Core27: 201.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.39
Socket1: 178.91
DDR read Latency(ns)
Socket0: 53077.18
Socket1: 252.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 179.90        
Core2: 17.17        Core3: 177.54        
Core4: 28.98        Core5: 182.48        
Core6: 24.00        Core7: 144.46        
Core8: 28.79        Core9: 118.11        
Core10: 35.98        Core11: 206.74        
Core12: 34.06        Core13: 211.07        
Core14: 31.03        Core15: 210.52        
Core16: 31.01        Core17: 159.34        
Core18: 30.14        Core19: 137.22        
Core20: 33.49        Core21: 153.98        
Core22: 37.01        Core23: 149.65        
Core24: 40.65        Core25: 153.18        
Core26: 37.69        Core27: 200.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 177.79
DDR read Latency(ns)
Socket0: 54655.44
Socket1: 261.31
irq_total: 138821.286220658
cpu_total: 45.34
cpu_0: 2.33
cpu_1: 100.00
cpu_2: 3.72
cpu_3: 100.00
cpu_4: 2.13
cpu_5: 100.00
cpu_6: 1.06
cpu_7: 88.16
cpu_8: 1.13
cpu_9: 19.22
cpu_10: 1.40
cpu_11: 100.00
cpu_12: 1.06
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.73
cpu_17: 80.92
cpu_18: 0.66
cpu_19: 96.01
cpu_20: 0.80
cpu_21: 95.15
cpu_22: 0.40
cpu_23: 87.57
cpu_24: 0.33
cpu_25: 84.84
cpu_26: 1.06
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 199979
enp130s0f1_tx_packets_phy: 190108
enp4s0f0_tx_packets_phy: 11097
enp4s0f1_tx_packets_phy: 20213
Total_tx_packets_phy: 421397
enp130s0f0_rx_bytes_phy: 665923709
enp130s0f1_rx_bytes_phy: 644788029
enp4s0f0_rx_bytes_phy: 836595712
enp4s0f1_rx_bytes_phy: 1282933552
Total_rx_bytes_phy: 3430241002
enp130s0f0_tx_bytes_phy: 1728003677
enp130s0f1_tx_bytes_phy: 1652642308
enp4s0f0_tx_bytes_phy: 744717
enp4s0f1_tx_bytes_phy: 1346753
Total_tx_bytes_phy: 3382737455
enp130s0f0_rx_packets: 102476
enp130s0f1_rx_packets: 95899
enp4s0f0_rx_packets: 94078
enp4s0f1_rx_packets: 144267
Total_rx_packets: 436720
enp130s0f0_tx_bytes: 1726972835
enp130s0f1_tx_bytes: 1651614588
enp4s0f0_tx_bytes: 378987
enp4s0f1_tx_bytes: 584023
Total_tx_bytes: 3379550433
enp130s0f0_tx_packets: 196028
enp130s0f1_tx_packets: 186169
enp4s0f0_tx_packets: 5742
enp4s0f1_tx_packets: 8848
Total_tx_packets: 396787
enp130s0f0_rx_packets_phy: 102482
enp130s0f1_rx_packets_phy: 95883
enp4s0f0_rx_packets_phy: 94075
enp4s0f1_rx_packets_phy: 144278
Total_rx_packets_phy: 436718
enp130s0f0_rx_bytes: 661397477
enp130s0f1_rx_bytes: 640578781
enp4s0f0_rx_bytes: 831174972
enp4s0f1_rx_bytes: 1274496822
Total_rx_bytes: 3407648052


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.48        Core1: 183.50        
Core2: 29.09        Core3: 177.25        
Core4: 29.04        Core5: 182.35        
Core6: 34.51        Core7: 149.83        
Core8: 32.08        Core9: 116.49        
Core10: 15.86        Core11: 206.86        
Core12: 29.93        Core13: 209.78        
Core14: 31.55        Core15: 209.65        
Core16: 28.39        Core17: 155.46        
Core18: 23.28        Core19: 137.66        
Core20: 33.85        Core21: 154.30        
Core22: 27.09        Core23: 144.01        
Core24: 31.83        Core25: 153.29        
Core26: 26.86        Core27: 199.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 177.62
DDR read Latency(ns)
Socket0: 51220.65
Socket1: 260.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.02        Core1: 181.12        
Core2: 14.59        Core3: 179.10        
Core4: 42.08        Core5: 182.64        
Core6: 24.24        Core7: 140.65        
Core8: 25.07        Core9: 118.76        
Core10: 20.29        Core11: 207.21        
Core12: 25.36        Core13: 209.19        
Core14: 30.71        Core15: 209.80        
Core16: 30.93        Core17: 154.14        
Core18: 28.67        Core19: 139.73        
Core20: 30.85        Core21: 153.34        
Core22: 23.74        Core23: 146.79        
Core24: 32.21        Core25: 151.93        
Core26: 31.61        Core27: 199.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.69
Socket1: 177.03
DDR read Latency(ns)
Socket0: 53008.20
Socket1: 258.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.08        Core1: 180.37        
Core2: 19.66        Core3: 178.00        
Core4: 15.14        Core5: 184.86        
Core6: 22.36        Core7: 144.20        
Core8: 25.80        Core9: 116.77        
Core10: 25.21        Core11: 208.29        
Core12: 27.50        Core13: 211.36        
Core14: 33.74        Core15: 210.07        
Core16: 31.09        Core17: 155.93        
Core18: 31.57        Core19: 139.23        
Core20: 33.39        Core21: 151.23        
Core22: 39.50        Core23: 151.86        
Core24: 34.13        Core25: 151.60        
Core26: 32.49        Core27: 200.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 177.88
DDR read Latency(ns)
Socket0: 53456.27
Socket1: 259.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 179.94        
Core2: 31.75        Core3: 180.73        
Core4: 15.50        Core5: 184.37        
Core6: 24.45        Core7: 144.73        
Core8: 24.81        Core9: 111.85        
Core10: 28.53        Core11: 207.08        
Core12: 35.07        Core13: 211.24        
Core14: 35.79        Core15: 210.09        
Core16: 31.26        Core17: 160.29        
Core18: 33.25        Core19: 140.10        
Core20: 33.97        Core21: 151.96        
Core22: 31.44        Core23: 149.01        
Core24: 32.19        Core25: 151.15        
Core26: 36.60        Core27: 198.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 177.89
DDR read Latency(ns)
Socket0: 52362.61
Socket1: 258.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3220
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14457581946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14457614610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228819988; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228819988; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228942866; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228942866; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024091173; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4240550; Consumed Joules: 258.82; Watts: 43.07; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 689135; Consumed DRAM Joules: 10.54; DRAM Watts: 1.75
S1P0; QPIClocks: 14457668778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14457685502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228973880; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228973880; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228868024; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228868024; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011436289; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7198033; Consumed Joules: 439.33; Watts: 73.10; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1735499; Consumed DRAM Joules: 26.55; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: dcb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.06   0.03    0.86     153 K   1200 K    0.87    0.30    0.00    0.00     8400        8        2     70
   1    1     0.04   0.04   1.20    1.20      30 M     36 M    0.16    0.24    0.07    0.09     3528     4200        1     55
   2    0     0.08   1.37   0.06    0.98     137 K   1435 K    0.90    0.48    0.00    0.00     8512       12        3     68
   3    1     0.05   0.04   1.20    1.20      28 M     34 M    0.18    0.26    0.05    0.07     3192     3828       20     55
   4    0     0.02   1.01   0.02    0.67     120 K   1096 K    0.89    0.16    0.00    0.01     3360        3        2     70
   5    1     0.03   0.03   1.20    1.20      31 M     37 M    0.16    0.22    0.09    0.11     1848     4705        1     55
   6    0     0.01   0.54   0.01    0.60      94 K    804 K    0.88    0.14    0.00    0.01     1008       26        1     69
   7    1     0.05   0.05   1.08    1.20      23 M     29 M    0.19    0.24    0.05    0.06     1904     4783        1     55
   8    0     0.00   0.52   0.01    0.60      46 K    428 K    0.89    0.20    0.00    0.01     2128        3        0     69
   9    1     0.06   0.34   0.17    0.61    1632 K   2608 K    0.37    0.36    0.00    0.00      616      145       11     56
  10    0     0.00   0.52   0.01    0.60      23 K    218 K    0.89    0.27    0.00    0.01      672        4        0     68
  11    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.22    0.08    0.10     1792     2841       22     55
  12    0     0.00   0.50   0.01    0.60      20 K    205 K    0.90    0.28    0.00    0.01      392        0        1     70
  13    1     0.03   0.02   1.20    1.20      34 M     40 M    0.14    0.20    0.13    0.15     2128     3023        7     54
  14    0     0.00   0.46   0.00    0.60      14 K    162 K    0.91    0.28    0.00    0.01      336        0        0     69
  15    1     0.03   0.02   1.20    1.20      34 M     40 M    0.14    0.21    0.12    0.14     1456     2639        1     54
  16    0     0.00   0.40   0.00    0.60      11 K    144 K    0.92    0.25    0.00    0.01      560        0        0     70
  17    1     0.04   0.04   0.98    1.20      21 M     27 M    0.19    0.23    0.06    0.07     2464     4585       34     55
  18    0     0.00   0.56   0.00    0.60      15 K    132 K    0.89    0.23    0.00    0.01      896        1        0     70
  19    1     0.05   0.04   1.15    1.20      24 M     31 M    0.22    0.25    0.05    0.06     3472     4468        4     55
  20    0     0.00   0.24   0.00    0.60      10 K    100 K    0.89    0.14    0.00    0.02      280        0        0     70
  21    1     0.07   0.06   1.14    1.20      24 M     30 M    0.21    0.27    0.03    0.04     2968     3864       21     55
  22    0     0.00   0.28   0.00    0.60      11 K    143 K    0.92    0.19    0.00    0.01      728        1        0     71
  23    1     0.04   0.03   1.06    1.20      23 M     29 M    0.20    0.23    0.06    0.08     2128     4769        6     56
  24    0     0.00   0.40   0.00    0.60      10 K    132 K    0.92    0.26    0.00    0.01      672        0        1     71
  25    1     0.05   0.05   1.02    1.20      22 M     27 M    0.20    0.26    0.05    0.06     2912     4389        2     55
  26    0     0.00   0.38   0.01    0.60      87 K    850 K    0.90    0.08    0.00    0.02      112        1        1     70
  27    1     0.06   0.05   1.20    1.20      31 M     37 M    0.16    0.26    0.06    0.07     2632     3896        6     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.75     757 K   7055 K    0.89    0.28    0.00    0.00    28056       59       10     61
 SKT    1     0.05   0.04   1.07    1.19     366 M    444 M    0.18    0.24    0.06    0.07    33040    52135      137     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.18     366 M    451 M    0.19    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7882 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.85 %

 C1 core residency: 7.14 %; C3 core residency: 0.47 %; C6 core residency: 46.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1     5683 M   5678 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   34 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.27     0.12     215.18       8.77         203.58
 SKT   1    49.06    32.50     368.68      22.19         515.27
---------------------------------------------------------------------------------------------------------------
       *    49.33    32.62     583.85      30.96         514.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
