// Seed: 1376323777
module module_0;
  logic [7:0] id_1 = id_1;
  assign id_1[-1'd0]   = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wand id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_2 (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2
);
  localparam id_4 = 1 == 1;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
