
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022f0 <.init>:
  4022f0:	stp	x29, x30, [sp, #-16]!
  4022f4:	mov	x29, sp
  4022f8:	bl	402ab0 <ferror@plt+0x60>
  4022fc:	ldp	x29, x30, [sp], #16
  402300:	ret

Disassembly of section .plt:

0000000000402310 <memcpy@plt-0x20>:
  402310:	stp	x16, x30, [sp, #-16]!
  402314:	adrp	x16, 428000 <ferror@plt+0x255b0>
  402318:	ldr	x17, [x16, #4088]
  40231c:	add	x16, x16, #0xff8
  402320:	br	x17
  402324:	nop
  402328:	nop
  40232c:	nop

0000000000402330 <memcpy@plt>:
  402330:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16]
  402338:	add	x16, x16, #0x0
  40233c:	br	x17

0000000000402340 <recvmsg@plt>:
  402340:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #8]
  402348:	add	x16, x16, #0x8
  40234c:	br	x17

0000000000402350 <strtoul@plt>:
  402350:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #16]
  402358:	add	x16, x16, #0x10
  40235c:	br	x17

0000000000402360 <strlen@plt>:
  402360:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #24]
  402368:	add	x16, x16, #0x18
  40236c:	br	x17

0000000000402370 <fputs@plt>:
  402370:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #32]
  402378:	add	x16, x16, #0x20
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #40]
  402388:	add	x16, x16, #0x28
  40238c:	br	x17

0000000000402390 <mount@plt>:
  402390:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #48]
  402398:	add	x16, x16, #0x30
  40239c:	br	x17

00000000004023a0 <perror@plt>:
  4023a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #56]
  4023a8:	add	x16, x16, #0x38
  4023ac:	br	x17

00000000004023b0 <__cmsg_nxthdr@plt>:
  4023b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #64]
  4023b8:	add	x16, x16, #0x40
  4023bc:	br	x17

00000000004023c0 <strtoll@plt>:
  4023c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #72]
  4023c8:	add	x16, x16, #0x48
  4023cc:	br	x17

00000000004023d0 <strnlen@plt>:
  4023d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #80]
  4023d8:	add	x16, x16, #0x50
  4023dc:	br	x17

00000000004023e0 <strtod@plt>:
  4023e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #88]
  4023e8:	add	x16, x16, #0x58
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #96]
  4023f8:	add	x16, x16, #0x60
  4023fc:	br	x17

0000000000402400 <sethostent@plt>:
  402400:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #104]
  402408:	add	x16, x16, #0x68
  40240c:	br	x17

0000000000402410 <bind@plt>:
  402410:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #112]
  402418:	add	x16, x16, #0x70
  40241c:	br	x17

0000000000402420 <setbuffer@plt>:
  402420:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #120]
  402428:	add	x16, x16, #0x78
  40242c:	br	x17

0000000000402430 <readlink@plt>:
  402430:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #128]
  402438:	add	x16, x16, #0x80
  40243c:	br	x17

0000000000402440 <ftell@plt>:
  402440:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #136]
  402448:	add	x16, x16, #0x88
  40244c:	br	x17

0000000000402450 <sprintf@plt>:
  402450:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #144]
  402458:	add	x16, x16, #0x90
  40245c:	br	x17

0000000000402460 <getuid@plt>:
  402460:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #152]
  402468:	add	x16, x16, #0x98
  40246c:	br	x17

0000000000402470 <putc@plt>:
  402470:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #160]
  402478:	add	x16, x16, #0xa0
  40247c:	br	x17

0000000000402480 <opendir@plt>:
  402480:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #168]
  402488:	add	x16, x16, #0xa8
  40248c:	br	x17

0000000000402490 <strftime@plt>:
  402490:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #176]
  402498:	add	x16, x16, #0xb0
  40249c:	br	x17

00000000004024a0 <getprotobyname@plt>:
  4024a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #184]
  4024a8:	add	x16, x16, #0xb8
  4024ac:	br	x17

00000000004024b0 <unshare@plt>:
  4024b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #192]
  4024b8:	add	x16, x16, #0xc0
  4024bc:	br	x17

00000000004024c0 <snprintf@plt>:
  4024c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #200]
  4024c8:	add	x16, x16, #0xc8
  4024cc:	br	x17

00000000004024d0 <umount2@plt>:
  4024d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #208]
  4024d8:	add	x16, x16, #0xd0
  4024dc:	br	x17

00000000004024e0 <fileno@plt>:
  4024e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #216]
  4024e8:	add	x16, x16, #0xd8
  4024ec:	br	x17

00000000004024f0 <localtime@plt>:
  4024f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #224]
  4024f8:	add	x16, x16, #0xe0
  4024fc:	br	x17

0000000000402500 <fclose@plt>:
  402500:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #232]
  402508:	add	x16, x16, #0xe8
  40250c:	br	x17

0000000000402510 <atoi@plt>:
  402510:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #240]
  402518:	add	x16, x16, #0xf0
  40251c:	br	x17

0000000000402520 <time@plt>:
  402520:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #248]
  402528:	add	x16, x16, #0xf8
  40252c:	br	x17

0000000000402530 <malloc@plt>:
  402530:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #256]
  402538:	add	x16, x16, #0x100
  40253c:	br	x17

0000000000402540 <setsockopt@plt>:
  402540:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #264]
  402548:	add	x16, x16, #0x108
  40254c:	br	x17

0000000000402550 <popen@plt>:
  402550:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #272]
  402558:	add	x16, x16, #0x110
  40255c:	br	x17

0000000000402560 <__isoc99_fscanf@plt>:
  402560:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #280]
  402568:	add	x16, x16, #0x118
  40256c:	br	x17

0000000000402570 <strncmp@plt>:
  402570:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #288]
  402578:	add	x16, x16, #0x120
  40257c:	br	x17

0000000000402580 <__libc_start_main@plt>:
  402580:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #296]
  402588:	add	x16, x16, #0x128
  40258c:	br	x17

0000000000402590 <strcat@plt>:
  402590:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #304]
  402598:	add	x16, x16, #0x130
  40259c:	br	x17

00000000004025a0 <if_indextoname@plt>:
  4025a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #312]
  4025a8:	add	x16, x16, #0x138
  4025ac:	br	x17

00000000004025b0 <memset@plt>:
  4025b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #320]
  4025b8:	add	x16, x16, #0x140
  4025bc:	br	x17

00000000004025c0 <gettimeofday@plt>:
  4025c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #328]
  4025c8:	add	x16, x16, #0x148
  4025cc:	br	x17

00000000004025d0 <sendmsg@plt>:
  4025d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #336]
  4025d8:	add	x16, x16, #0x150
  4025dc:	br	x17

00000000004025e0 <calloc@plt>:
  4025e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #344]
  4025e8:	add	x16, x16, #0x158
  4025ec:	br	x17

00000000004025f0 <cap_get_flag@plt>:
  4025f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #352]
  4025f8:	add	x16, x16, #0x160
  4025fc:	br	x17

0000000000402600 <bcmp@plt>:
  402600:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #360]
  402608:	add	x16, x16, #0x168
  40260c:	br	x17

0000000000402610 <strcasecmp@plt>:
  402610:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #368]
  402618:	add	x16, x16, #0x170
  40261c:	br	x17

0000000000402620 <realloc@plt>:
  402620:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #376]
  402628:	add	x16, x16, #0x178
  40262c:	br	x17

0000000000402630 <cap_set_proc@plt>:
  402630:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #384]
  402638:	add	x16, x16, #0x180
  40263c:	br	x17

0000000000402640 <strdup@plt>:
  402640:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #392]
  402648:	add	x16, x16, #0x188
  40264c:	br	x17

0000000000402650 <closedir@plt>:
  402650:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #400]
  402658:	add	x16, x16, #0x190
  40265c:	br	x17

0000000000402660 <strerror@plt>:
  402660:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #408]
  402668:	add	x16, x16, #0x198
  40266c:	br	x17

0000000000402670 <close@plt>:
  402670:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #416]
  402678:	add	x16, x16, #0x1a0
  40267c:	br	x17

0000000000402680 <strrchr@plt>:
  402680:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #424]
  402688:	add	x16, x16, #0x1a8
  40268c:	br	x17

0000000000402690 <recv@plt>:
  402690:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #432]
  402698:	add	x16, x16, #0x1b0
  40269c:	br	x17

00000000004026a0 <__gmon_start__@plt>:
  4026a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #440]
  4026a8:	add	x16, x16, #0x1b8
  4026ac:	br	x17

00000000004026b0 <abort@plt>:
  4026b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #448]
  4026b8:	add	x16, x16, #0x1c0
  4026bc:	br	x17

00000000004026c0 <getservbyport@plt>:
  4026c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #456]
  4026c8:	add	x16, x16, #0x1c8
  4026cc:	br	x17

00000000004026d0 <gnu_dev_major@plt>:
  4026d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #464]
  4026d8:	add	x16, x16, #0x1d0
  4026dc:	br	x17

00000000004026e0 <feof@plt>:
  4026e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #472]
  4026e8:	add	x16, x16, #0x1d8
  4026ec:	br	x17

00000000004026f0 <puts@plt>:
  4026f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #480]
  4026f8:	add	x16, x16, #0x1e0
  4026fc:	br	x17

0000000000402700 <gethostbyname2@plt>:
  402700:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #488]
  402708:	add	x16, x16, #0x1e8
  40270c:	br	x17

0000000000402710 <getopt_long@plt>:
  402710:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #496]
  402718:	add	x16, x16, #0x1f0
  40271c:	br	x17

0000000000402720 <strcmp@plt>:
  402720:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #504]
  402728:	add	x16, x16, #0x1f8
  40272c:	br	x17

0000000000402730 <__ctype_b_loc@plt>:
  402730:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #512]
  402738:	add	x16, x16, #0x200
  40273c:	br	x17

0000000000402740 <strtol@plt>:
  402740:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #520]
  402748:	add	x16, x16, #0x208
  40274c:	br	x17

0000000000402750 <cap_get_proc@plt>:
  402750:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #528]
  402758:	add	x16, x16, #0x210
  40275c:	br	x17

0000000000402760 <fread@plt>:
  402760:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #536]
  402768:	add	x16, x16, #0x218
  40276c:	br	x17

0000000000402770 <getline@plt>:
  402770:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #544]
  402778:	add	x16, x16, #0x220
  40277c:	br	x17

0000000000402780 <gethostbyaddr@plt>:
  402780:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #552]
  402788:	add	x16, x16, #0x228
  40278c:	br	x17

0000000000402790 <statvfs64@plt>:
  402790:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #560]
  402798:	add	x16, x16, #0x230
  40279c:	br	x17

00000000004027a0 <free@plt>:
  4027a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #568]
  4027a8:	add	x16, x16, #0x238
  4027ac:	br	x17

00000000004027b0 <inet_pton@plt>:
  4027b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #576]
  4027b8:	add	x16, x16, #0x240
  4027bc:	br	x17

00000000004027c0 <readdir64@plt>:
  4027c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #584]
  4027c8:	add	x16, x16, #0x248
  4027cc:	br	x17

00000000004027d0 <send@plt>:
  4027d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #592]
  4027d8:	add	x16, x16, #0x250
  4027dc:	br	x17

00000000004027e0 <strspn@plt>:
  4027e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #600]
  4027e8:	add	x16, x16, #0x258
  4027ec:	br	x17

00000000004027f0 <strchr@plt>:
  4027f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #608]
  4027f8:	add	x16, x16, #0x260
  4027fc:	br	x17

0000000000402800 <strtoull@plt>:
  402800:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #616]
  402808:	add	x16, x16, #0x268
  40280c:	br	x17

0000000000402810 <fwrite@plt>:
  402810:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #624]
  402818:	add	x16, x16, #0x270
  40281c:	br	x17

0000000000402820 <fnmatch@plt>:
  402820:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #632]
  402828:	add	x16, x16, #0x278
  40282c:	br	x17

0000000000402830 <socket@plt>:
  402830:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #640]
  402838:	add	x16, x16, #0x280
  40283c:	br	x17

0000000000402840 <fflush@plt>:
  402840:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #648]
  402848:	add	x16, x16, #0x288
  40284c:	br	x17

0000000000402850 <gnu_dev_minor@plt>:
  402850:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #656]
  402858:	add	x16, x16, #0x290
  40285c:	br	x17

0000000000402860 <strcpy@plt>:
  402860:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #664]
  402868:	add	x16, x16, #0x298
  40286c:	br	x17

0000000000402870 <getprotobynumber@plt>:
  402870:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #672]
  402878:	add	x16, x16, #0x2a0
  40287c:	br	x17

0000000000402880 <fopen64@plt>:
  402880:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #680]
  402888:	add	x16, x16, #0x2a8
  40288c:	br	x17

0000000000402890 <setns@plt>:
  402890:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #688]
  402898:	add	x16, x16, #0x2b0
  40289c:	br	x17

00000000004028a0 <cap_clear@plt>:
  4028a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #696]
  4028a8:	add	x16, x16, #0x2b8
  4028ac:	br	x17

00000000004028b0 <isatty@plt>:
  4028b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #704]
  4028b8:	add	x16, x16, #0x2c0
  4028bc:	br	x17

00000000004028c0 <sysconf@plt>:
  4028c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #712]
  4028c8:	add	x16, x16, #0x2c8
  4028cc:	br	x17

00000000004028d0 <open64@plt>:
  4028d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #720]
  4028d8:	add	x16, x16, #0x2d0
  4028dc:	br	x17

00000000004028e0 <asctime@plt>:
  4028e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #728]
  4028e8:	add	x16, x16, #0x2d8
  4028ec:	br	x17

00000000004028f0 <cap_free@plt>:
  4028f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #736]
  4028f8:	add	x16, x16, #0x2e0
  4028fc:	br	x17

0000000000402900 <setservent@plt>:
  402900:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #744]
  402908:	add	x16, x16, #0x2e8
  40290c:	br	x17

0000000000402910 <if_nametoindex@plt>:
  402910:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #752]
  402918:	add	x16, x16, #0x2f0
  40291c:	br	x17

0000000000402920 <strchrnul@plt>:
  402920:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #760]
  402928:	add	x16, x16, #0x2f8
  40292c:	br	x17

0000000000402930 <strstr@plt>:
  402930:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #768]
  402938:	add	x16, x16, #0x300
  40293c:	br	x17

0000000000402940 <__isoc99_sscanf@plt>:
  402940:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #776]
  402948:	add	x16, x16, #0x308
  40294c:	br	x17

0000000000402950 <vsnprintf@plt>:
  402950:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #784]
  402958:	add	x16, x16, #0x310
  40295c:	br	x17

0000000000402960 <strncpy@plt>:
  402960:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #792]
  402968:	add	x16, x16, #0x318
  40296c:	br	x17

0000000000402970 <pclose@plt>:
  402970:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402974:	ldr	x17, [x16, #800]
  402978:	add	x16, x16, #0x320
  40297c:	br	x17

0000000000402980 <strcspn@plt>:
  402980:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402984:	ldr	x17, [x16, #808]
  402988:	add	x16, x16, #0x328
  40298c:	br	x17

0000000000402990 <vfprintf@plt>:
  402990:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402994:	ldr	x17, [x16, #816]
  402998:	add	x16, x16, #0x330
  40299c:	br	x17

00000000004029a0 <printf@plt>:
  4029a0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4029a4:	ldr	x17, [x16, #824]
  4029a8:	add	x16, x16, #0x338
  4029ac:	br	x17

00000000004029b0 <__assert_fail@plt>:
  4029b0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4029b4:	ldr	x17, [x16, #832]
  4029b8:	add	x16, x16, #0x340
  4029bc:	br	x17

00000000004029c0 <__errno_location@plt>:
  4029c0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4029c4:	ldr	x17, [x16, #840]
  4029c8:	add	x16, x16, #0x348
  4029cc:	br	x17

00000000004029d0 <getenv@plt>:
  4029d0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4029d4:	ldr	x17, [x16, #848]
  4029d8:	add	x16, x16, #0x350
  4029dc:	br	x17

00000000004029e0 <putchar@plt>:
  4029e0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4029e4:	ldr	x17, [x16, #856]
  4029e8:	add	x16, x16, #0x358
  4029ec:	br	x17

00000000004029f0 <getsockname@plt>:
  4029f0:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  4029f4:	ldr	x17, [x16, #864]
  4029f8:	add	x16, x16, #0x360
  4029fc:	br	x17

0000000000402a00 <getservbyname@plt>:
  402a00:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402a04:	ldr	x17, [x16, #872]
  402a08:	add	x16, x16, #0x368
  402a0c:	br	x17

0000000000402a10 <fprintf@plt>:
  402a10:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402a14:	ldr	x17, [x16, #880]
  402a18:	add	x16, x16, #0x370
  402a1c:	br	x17

0000000000402a20 <fgets@plt>:
  402a20:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402a24:	ldr	x17, [x16, #888]
  402a28:	add	x16, x16, #0x378
  402a2c:	br	x17

0000000000402a30 <inet_ntop@plt>:
  402a30:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402a34:	ldr	x17, [x16, #896]
  402a38:	add	x16, x16, #0x380
  402a3c:	br	x17

0000000000402a40 <ioctl@plt>:
  402a40:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402a44:	ldr	x17, [x16, #904]
  402a48:	add	x16, x16, #0x388
  402a4c:	br	x17

0000000000402a50 <ferror@plt>:
  402a50:	adrp	x16, 429000 <memcpy@GLIBC_2.17>
  402a54:	ldr	x17, [x16, #912]
  402a58:	add	x16, x16, #0x390
  402a5c:	br	x17

Disassembly of section .text:

0000000000402a60 <.text>:
  402a60:	mov	x29, #0x0                   	// #0
  402a64:	mov	x30, #0x0                   	// #0
  402a68:	mov	x5, x0
  402a6c:	ldr	x1, [sp]
  402a70:	add	x2, sp, #0x8
  402a74:	mov	x6, sp
  402a78:	movz	x0, #0x0, lsl #48
  402a7c:	movk	x0, #0x0, lsl #32
  402a80:	movk	x0, #0x40, lsl #16
  402a84:	movk	x0, #0x345c
  402a88:	movz	x3, #0x0, lsl #48
  402a8c:	movk	x3, #0x0, lsl #32
  402a90:	movk	x3, #0x41, lsl #16
  402a94:	movk	x3, #0x3af8
  402a98:	movz	x4, #0x0, lsl #48
  402a9c:	movk	x4, #0x0, lsl #32
  402aa0:	movk	x4, #0x41, lsl #16
  402aa4:	movk	x4, #0x3b78
  402aa8:	bl	402580 <__libc_start_main@plt>
  402aac:	bl	4026b0 <abort@plt>
  402ab0:	adrp	x0, 428000 <ferror@plt+0x255b0>
  402ab4:	ldr	x0, [x0, #4040]
  402ab8:	cbz	x0, 402ac0 <ferror@plt+0x70>
  402abc:	b	4026a0 <__gmon_start__@plt>
  402ac0:	ret
  402ac4:	nop
  402ac8:	adrp	x0, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402acc:	add	x0, x0, #0xdc8
  402ad0:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402ad4:	add	x1, x1, #0xdc8
  402ad8:	cmp	x1, x0
  402adc:	b.eq	402af4 <ferror@plt+0xa4>  // b.none
  402ae0:	adrp	x1, 413000 <ferror@plt+0x105b0>
  402ae4:	ldr	x1, [x1, #2968]
  402ae8:	cbz	x1, 402af4 <ferror@plt+0xa4>
  402aec:	mov	x16, x1
  402af0:	br	x16
  402af4:	ret
  402af8:	adrp	x0, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402afc:	add	x0, x0, #0xdc8
  402b00:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b04:	add	x1, x1, #0xdc8
  402b08:	sub	x1, x1, x0
  402b0c:	lsr	x2, x1, #63
  402b10:	add	x1, x2, x1, asr #3
  402b14:	cmp	xzr, x1, asr #1
  402b18:	asr	x1, x1, #1
  402b1c:	b.eq	402b34 <ferror@plt+0xe4>  // b.none
  402b20:	adrp	x2, 413000 <ferror@plt+0x105b0>
  402b24:	ldr	x2, [x2, #2976]
  402b28:	cbz	x2, 402b34 <ferror@plt+0xe4>
  402b2c:	mov	x16, x2
  402b30:	br	x16
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	mov	x29, sp
  402b40:	str	x19, [sp, #16]
  402b44:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b48:	ldrb	w0, [x19, #3568]
  402b4c:	cbnz	w0, 402b5c <ferror@plt+0x10c>
  402b50:	bl	402ac8 <ferror@plt+0x78>
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	strb	w0, [x19, #3568]
  402b5c:	ldr	x19, [sp, #16]
  402b60:	ldp	x29, x30, [sp], #32
  402b64:	ret
  402b68:	b	402af8 <ferror@plt+0xa8>
  402b6c:	sub	sp, sp, #0x150
  402b70:	stp	x20, x19, [sp, #320]
  402b74:	mov	x19, x0
  402b78:	add	x0, sp, #0x10
  402b7c:	mov	w2, #0x10c                 	// #268
  402b80:	mov	w1, wzr
  402b84:	stp	x29, x30, [sp, #288]
  402b88:	str	x28, [sp, #304]
  402b8c:	add	x29, sp, #0x120
  402b90:	bl	4025b0 <memset@plt>
  402b94:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b98:	ldrb	w8, [x8, #3676]
  402b9c:	stp	xzr, xzr, [sp]
  402ba0:	tbnz	w8, #0, 402ba8 <ferror@plt+0x158>
  402ba4:	bl	405f38 <ferror@plt+0x34e8>
  402ba8:	mov	x0, x19
  402bac:	bl	40f6a8 <ferror@plt+0xcc58>
  402bb0:	mov	w20, w0
  402bb4:	cbz	w0, 402bf4 <ferror@plt+0x1a4>
  402bb8:	mov	w0, #0x120                 	// #288
  402bbc:	bl	402530 <malloc@plt>
  402bc0:	add	x1, sp, #0x10
  402bc4:	mov	w2, #0x10c                 	// #268
  402bc8:	mov	x19, x0
  402bcc:	bl	402330 <memcpy@plt>
  402bd0:	ldr	q0, [sp]
  402bd4:	str	w20, [x19, #268]
  402bd8:	str	q0, [x19, #272]
  402bdc:	mov	x0, x19
  402be0:	ldp	x20, x19, [sp, #320]
  402be4:	ldr	x28, [sp, #304]
  402be8:	ldp	x29, x30, [sp, #288]
  402bec:	add	sp, sp, #0x150
  402bf0:	ret
  402bf4:	add	x1, x29, #0x18
  402bf8:	mov	x0, x19
  402bfc:	mov	w2, wzr
  402c00:	bl	402350 <strtoul@plt>
  402c04:	ldr	x8, [x29, #24]
  402c08:	cbz	x8, 402c30 <ferror@plt+0x1e0>
  402c0c:	cmp	x8, x19
  402c10:	b.eq	402c30 <ferror@plt+0x1e0>  // b.none
  402c14:	mov	x20, x0
  402c18:	lsr	x9, x0, #32
  402c1c:	mov	x19, xzr
  402c20:	cbnz	x9, 402bdc <ferror@plt+0x18c>
  402c24:	ldrb	w8, [x8]
  402c28:	cbz	w8, 402bb8 <ferror@plt+0x168>
  402c2c:	b	402bdc <ferror@plt+0x18c>
  402c30:	mov	x19, xzr
  402c34:	b	402bdc <ferror@plt+0x18c>
  402c38:	sub	sp, sp, #0x190
  402c3c:	stp	x22, x21, [sp, #368]
  402c40:	stp	x20, x19, [sp, #384]
  402c44:	mov	w21, w1
  402c48:	mov	x19, x0
  402c4c:	add	x0, sp, #0x10
  402c50:	mov	w2, #0x120                 	// #288
  402c54:	mov	w1, wzr
  402c58:	stp	x29, x30, [sp, #304]
  402c5c:	stp	x28, x27, [sp, #320]
  402c60:	stp	x26, x25, [sp, #336]
  402c64:	stp	x24, x23, [sp, #352]
  402c68:	add	x29, sp, #0x130
  402c6c:	add	x22, sp, #0x10
  402c70:	bl	4025b0 <memset@plt>
  402c74:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402c78:	ldr	w20, [x24, #3576]
  402c7c:	mov	w8, #0xffffffff            	// #-1
  402c80:	str	w8, [sp, #280]
  402c84:	cmp	w20, #0x1
  402c88:	b.eq	402d70 <ferror@plt+0x320>  // b.none
  402c8c:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402c90:	add	x1, x1, #0x420
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, x19
  402c9c:	bl	402570 <strncmp@plt>
  402ca0:	cbz	w0, 402d70 <ferror@plt+0x320>
  402ca4:	cmp	w20, #0x11
  402ca8:	add	x22, x22, #0x108
  402cac:	b.eq	402e40 <ferror@plt+0x3f0>  // b.none
  402cb0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402cb4:	add	x1, x1, #0x42b
  402cb8:	mov	w2, #0x5                   	// #5
  402cbc:	mov	x0, x19
  402cc0:	bl	402570 <strncmp@plt>
  402cc4:	cbz	w0, 402e40 <ferror@plt+0x3f0>
  402cc8:	cmp	w20, #0x10
  402ccc:	b.eq	402f18 <ferror@plt+0x4c8>  // b.none
  402cd0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402cd4:	add	x1, x1, #0x428
  402cd8:	mov	w2, #0x8                   	// #8
  402cdc:	mov	x0, x19
  402ce0:	bl	402570 <strncmp@plt>
  402ce4:	cbz	w0, 402f18 <ferror@plt+0x4c8>
  402ce8:	cmp	w20, #0x28
  402cec:	b.eq	403004 <ferror@plt+0x5b4>  // b.none
  402cf0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402cf4:	add	x1, x1, #0x438
  402cf8:	mov	w2, #0x6                   	// #6
  402cfc:	mov	x0, x19
  402d00:	bl	402570 <strncmp@plt>
  402d04:	cbz	w0, 403004 <ferror@plt+0x5b4>
  402d08:	cmp	w20, #0x2
  402d0c:	b.eq	4030f4 <ferror@plt+0x6a4>  // b.none
  402d10:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402d14:	add	x1, x1, #0x43f
  402d18:	mov	w2, #0x5                   	// #5
  402d1c:	mov	x0, x19
  402d20:	bl	402570 <strncmp@plt>
  402d24:	cbz	w0, 4030f4 <ferror@plt+0x6a4>
  402d28:	cmp	w20, #0xa
  402d2c:	b.eq	402d48 <ferror@plt+0x2f8>  // b.none
  402d30:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402d34:	add	x1, x1, #0x445
  402d38:	mov	w2, #0x6                   	// #6
  402d3c:	mov	x0, x19
  402d40:	bl	402570 <strncmp@plt>
  402d44:	cbnz	w0, 403118 <ferror@plt+0x6c8>
  402d48:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402d4c:	add	x1, x1, #0x445
  402d50:	mov	w2, #0x6                   	// #6
  402d54:	mov	x0, x19
  402d58:	bl	402570 <strncmp@plt>
  402d5c:	add	x8, x19, #0x6
  402d60:	cmp	w0, #0x0
  402d64:	csel	x19, x8, x19, eq  // eq = none
  402d68:	mov	w20, #0xa                   	// #10
  402d6c:	b	403118 <ferror@plt+0x6c8>
  402d70:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402d74:	mov	w20, #0x1                   	// #1
  402d78:	add	x1, x1, #0x420
  402d7c:	mov	w2, #0x5                   	// #5
  402d80:	mov	x0, x19
  402d84:	strh	w20, [sp, #22]
  402d88:	bl	402570 <strncmp@plt>
  402d8c:	add	x8, x19, #0x5
  402d90:	cmp	w0, #0x0
  402d94:	csel	x0, x8, x19, eq  // eq = none
  402d98:	bl	402640 <strdup@plt>
  402d9c:	mov	x19, x0
  402da0:	bl	402360 <strlen@plt>
  402da4:	lsl	w8, w0, #3
  402da8:	strh	w8, [sp, #20]
  402dac:	str	x19, [sp, #24]
  402db0:	adrp	x10, 414000 <ferror@plt+0x115b0>
  402db4:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402db8:	add	x10, x10, #0x1c0
  402dbc:	mov	w11, #0x28                  	// #40
  402dc0:	add	x9, x9, #0xe04
  402dc4:	smaddl	x10, w20, w11, x10
  402dc8:	ldr	w8, [x9]
  402dcc:	ldr	w10, [x10, #4]
  402dd0:	mov	w12, #0x1                   	// #1
  402dd4:	adrp	x13, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402dd8:	lsl	x11, x12, x20
  402ddc:	orr	w10, w10, w8
  402de0:	strb	w12, [x13, #3656]
  402de4:	stur	x11, [x9, #4]
  402de8:	str	w10, [x9]
  402dec:	str	w20, [x24, #3576]
  402df0:	cbz	w8, 402dfc <ferror@plt+0x3ac>
  402df4:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402df8:	str	w8, [x9, #3588]
  402dfc:	mov	w0, #0x120                 	// #288
  402e00:	bl	402530 <malloc@plt>
  402e04:	mov	x19, x0
  402e08:	cbz	x0, 402e1c <ferror@plt+0x3cc>
  402e0c:	add	x1, sp, #0x10
  402e10:	mov	w2, #0x120                 	// #288
  402e14:	mov	x0, x19
  402e18:	bl	402330 <memcpy@plt>
  402e1c:	mov	x0, x19
  402e20:	ldp	x20, x19, [sp, #384]
  402e24:	ldp	x22, x21, [sp, #368]
  402e28:	ldp	x24, x23, [sp, #352]
  402e2c:	ldp	x26, x25, [sp, #336]
  402e30:	ldp	x28, x27, [sp, #320]
  402e34:	ldp	x29, x30, [sp, #304]
  402e38:	add	sp, sp, #0x190
  402e3c:	ret
  402e40:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402e44:	mov	w8, #0x110000              	// #1114112
  402e48:	add	x1, x1, #0x42b
  402e4c:	mov	w2, #0x5                   	// #5
  402e50:	mov	x0, x19
  402e54:	str	w8, [sp, #20]
  402e58:	mov	w20, #0x5                   	// #5
  402e5c:	bl	402570 <strncmp@plt>
  402e60:	add	x8, x19, #0x5
  402e64:	cmp	w0, #0x0
  402e68:	csel	x23, x20, xzr, eq  // eq = none
  402e6c:	csel	x20, x8, x19, eq  // eq = none
  402e70:	mov	w1, #0x3a                  	// #58
  402e74:	mov	x0, x20
  402e78:	bl	4027f0 <strchr@plt>
  402e7c:	cbz	x0, 402edc <ferror@plt+0x48c>
  402e80:	mov	x21, x0
  402e84:	strb	wzr, [x0]
  402e88:	ldrb	w8, [x21, #1]!
  402e8c:	cbz	w8, 402edc <ferror@plt+0x48c>
  402e90:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402e94:	add	x1, x1, #0x426
  402e98:	mov	x0, x21
  402e9c:	bl	402720 <strcmp@plt>
  402ea0:	cbz	w0, 402edc <ferror@plt+0x48c>
  402ea4:	mov	x0, x22
  402ea8:	mov	x1, x21
  402eac:	mov	w2, wzr
  402eb0:	bl	40b708 <ferror@plt+0x8cb8>
  402eb4:	cbz	w0, 402edc <ferror@plt+0x48c>
  402eb8:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  402ebc:	ldrb	w8, [x8, #3676]
  402ec0:	tbnz	w8, #0, 402ec8 <ferror@plt+0x478>
  402ec4:	bl	405f38 <ferror@plt+0x34e8>
  402ec8:	mov	x0, x21
  402ecc:	bl	40f6a8 <ferror@plt+0xcc58>
  402ed0:	cmp	w0, #0x1
  402ed4:	str	w0, [sp, #280]
  402ed8:	b.lt	402f10 <ferror@plt+0x4c0>  // b.tstop
  402edc:	ldrb	w8, [x19, x23]
  402ee0:	cbz	w8, 402ffc <ferror@plt+0x5ac>
  402ee4:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402ee8:	add	x1, x1, #0x426
  402eec:	mov	x0, x20
  402ef0:	bl	402720 <strcmp@plt>
  402ef4:	cbz	w0, 402ffc <ferror@plt+0x5ac>
  402ef8:	mov	w8, #0x20                  	// #32
  402efc:	add	x0, sp, #0xc
  402f00:	mov	x1, x20
  402f04:	strh	w8, [sp, #20]
  402f08:	bl	40fa70 <ferror@plt+0xd020>
  402f0c:	cbz	w0, 402fec <ferror@plt+0x59c>
  402f10:	mov	x19, xzr
  402f14:	b	402e1c <ferror@plt+0x3cc>
  402f18:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402f1c:	mov	w8, #0x100000              	// #1048576
  402f20:	add	x1, x1, #0x428
  402f24:	mov	w2, #0x8                   	// #8
  402f28:	mov	x0, x19
  402f2c:	str	w8, [sp, #20]
  402f30:	bl	402570 <strncmp@plt>
  402f34:	cmp	w0, #0x0
  402f38:	add	x8, x19, #0x8
  402f3c:	csel	x20, x8, x19, eq  // eq = none
  402f40:	mov	w1, #0x3a                  	// #58
  402f44:	mov	x0, x20
  402f48:	cset	w23, eq  // eq = none
  402f4c:	bl	4027f0 <strchr@plt>
  402f50:	cbz	x0, 402fa4 <ferror@plt+0x554>
  402f54:	mov	x21, x0
  402f58:	strb	wzr, [x0]
  402f5c:	ldrb	w8, [x21, #1]!
  402f60:	cbz	w8, 402fa4 <ferror@plt+0x554>
  402f64:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402f68:	add	x1, x1, #0x426
  402f6c:	mov	x0, x21
  402f70:	bl	402720 <strcmp@plt>
  402f74:	cbz	w0, 402fa4 <ferror@plt+0x554>
  402f78:	mov	x0, x22
  402f7c:	mov	x1, x21
  402f80:	mov	w2, wzr
  402f84:	bl	40b708 <ferror@plt+0x8cb8>
  402f88:	cbz	w0, 402fa4 <ferror@plt+0x554>
  402f8c:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402f90:	add	x1, x1, #0x431
  402f94:	mov	x0, x21
  402f98:	bl	402720 <strcmp@plt>
  402f9c:	cbnz	w0, 402f10 <ferror@plt+0x4c0>
  402fa0:	str	wzr, [sp, #280]
  402fa4:	lsl	x8, x23, #3
  402fa8:	ldrb	w8, [x19, x8]
  402fac:	cbz	w8, 402fe4 <ferror@plt+0x594>
  402fb0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  402fb4:	add	x1, x1, #0x426
  402fb8:	mov	x0, x20
  402fbc:	bl	402720 <strcmp@plt>
  402fc0:	cbz	w0, 402fe4 <ferror@plt+0x594>
  402fc4:	add	x9, sp, #0x10
  402fc8:	mov	w8, #0x20                  	// #32
  402fcc:	add	x0, x9, #0x8
  402fd0:	mov	x1, x20
  402fd4:	strh	w8, [sp, #20]
  402fd8:	bl	40ed04 <ferror@plt+0xc2b4>
  402fdc:	cmn	w0, #0x1
  402fe0:	b.eq	402f10 <ferror@plt+0x4c0>  // b.none
  402fe4:	mov	w20, #0x10                  	// #16
  402fe8:	b	402db0 <ferror@plt+0x360>
  402fec:	ldrh	w8, [sp, #12]
  402ff0:	rev	w8, w8
  402ff4:	lsr	w8, w8, #16
  402ff8:	str	w8, [sp, #24]
  402ffc:	mov	w20, #0x11                  	// #17
  403000:	b	402db0 <ferror@plt+0x360>
  403004:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403008:	mov	w8, #0xffffffff            	// #-1
  40300c:	mov	w9, #0x28                  	// #40
  403010:	add	x1, x1, #0x438
  403014:	mov	w2, #0x6                   	// #6
  403018:	mov	x0, x19
  40301c:	str	w8, [sp, #12]
  403020:	strh	w9, [sp, #22]
  403024:	mov	w20, #0x6                   	// #6
  403028:	bl	402570 <strncmp@plt>
  40302c:	add	x8, x19, #0x6
  403030:	cmp	w0, #0x0
  403034:	csel	x23, x20, xzr, eq  // eq = none
  403038:	csel	x20, x8, x19, eq  // eq = none
  40303c:	tbz	w21, #0, 40304c <ferror@plt+0x5fc>
  403040:	mov	x21, x20
  403044:	cbnz	x20, 403064 <ferror@plt+0x614>
  403048:	b	40308c <ferror@plt+0x63c>
  40304c:	mov	w1, #0x3a                  	// #58
  403050:	mov	x0, x20
  403054:	bl	4027f0 <strchr@plt>
  403058:	cbz	x0, 40308c <ferror@plt+0x63c>
  40305c:	mov	x21, x0
  403060:	strb	wzr, [x21], #1
  403064:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403068:	add	x1, x1, #0x426
  40306c:	mov	x0, x21
  403070:	bl	402720 <strcmp@plt>
  403074:	cbz	w0, 40308c <ferror@plt+0x63c>
  403078:	mov	x0, x22
  40307c:	mov	x1, x21
  403080:	mov	w2, wzr
  403084:	bl	40ba80 <ferror@plt+0x9030>
  403088:	cbnz	w0, 402f10 <ferror@plt+0x4c0>
  40308c:	ldrb	w8, [x19, x23]
  403090:	cbz	w8, 4030c4 <ferror@plt+0x674>
  403094:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403098:	add	x1, x1, #0x426
  40309c:	mov	x0, x20
  4030a0:	bl	402720 <strcmp@plt>
  4030a4:	cbz	w0, 4030c4 <ferror@plt+0x674>
  4030a8:	mov	w8, #0x20                  	// #32
  4030ac:	add	x0, sp, #0xc
  4030b0:	mov	x1, x20
  4030b4:	mov	w2, wzr
  4030b8:	strh	w8, [sp, #20]
  4030bc:	bl	40ba80 <ferror@plt+0x9030>
  4030c0:	cbnz	w0, 402f10 <ferror@plt+0x4c0>
  4030c4:	adrp	x8, 413000 <ferror@plt+0x105b0>
  4030c8:	ldr	d0, [x8, #2984]
  4030cc:	ldr	w19, [sp, #12]
  4030d0:	add	x8, sp, #0x10
  4030d4:	add	x0, x8, #0xc
  4030d8:	mov	w2, #0xfc                  	// #252
  4030dc:	mov	w1, wzr
  4030e0:	str	d0, [sp, #16]
  4030e4:	bl	4025b0 <memset@plt>
  4030e8:	str	w19, [sp, #24]
  4030ec:	mov	w20, #0x28                  	// #40
  4030f0:	b	402db0 <ferror@plt+0x360>
  4030f4:	adrp	x1, 415000 <ferror@plt+0x125b0>
  4030f8:	add	x1, x1, #0x43f
  4030fc:	mov	w2, #0x5                   	// #5
  403100:	mov	x0, x19
  403104:	bl	402570 <strncmp@plt>
  403108:	add	x8, x19, #0x5
  40310c:	cmp	w0, #0x0
  403110:	csel	x19, x8, x19, eq  // eq = none
  403114:	mov	w20, #0x2                   	// #2
  403118:	ldrb	w8, [x19]
  40311c:	cmp	w8, #0x2a
  403120:	b.eq	403148 <ferror@plt+0x6f8>  // b.none
  403124:	cmp	w8, #0x5b
  403128:	b.ne	403150 <ferror@plt+0x700>  // b.any
  40312c:	add	x19, x19, #0x1
  403130:	mov	w1, #0x5d                  	// #93
  403134:	mov	x0, x19
  403138:	bl	4027f0 <strchr@plt>
  40313c:	cbz	x0, 402f10 <ferror@plt+0x4c0>
  403140:	strb	wzr, [x0], #1
  403144:	b	40316c <ferror@plt+0x71c>
  403148:	add	x0, x19, #0x1
  40314c:	b	40316c <ferror@plt+0x71c>
  403150:	mov	w1, #0x2f                  	// #47
  403154:	mov	x0, x19
  403158:	bl	4027f0 <strchr@plt>
  40315c:	cmp	x0, #0x0
  403160:	csel	x0, x19, x0, eq  // eq = none
  403164:	mov	w1, #0x3a                  	// #58
  403168:	bl	402680 <strrchr@plt>
  40316c:	tst	w21, #0x1
  403170:	csel	x23, x19, x0, ne  // ne = any
  403174:	cbz	x23, 4032d8 <ferror@plt+0x888>
  403178:	ldrb	w8, [x23]
  40317c:	cbz	w8, 4032d8 <ferror@plt+0x888>
  403180:	cmp	w8, #0x3a
  403184:	b.ne	403198 <ferror@plt+0x748>  // b.any
  403188:	mov	x9, x23
  40318c:	ldrb	w8, [x9, #1]!
  403190:	strb	wzr, [x23]
  403194:	mov	x23, x9
  403198:	cbz	w8, 4032d8 <ferror@plt+0x888>
  40319c:	cmp	w8, #0x2a
  4031a0:	b.eq	4032d8 <ferror@plt+0x888>  // b.none
  4031a4:	mov	x0, x22
  4031a8:	mov	x1, x23
  4031ac:	mov	w2, wzr
  4031b0:	bl	40b708 <ferror@plt+0x8cb8>
  4031b4:	cbz	w0, 4032d8 <ferror@plt+0x888>
  4031b8:	adrp	x25, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4031bc:	ldr	w8, [x25, #3584]
  4031c0:	tbnz	w8, #2, 4031cc <ferror@plt+0x77c>
  4031c4:	mov	x22, xzr
  4031c8:	b	4031e4 <ferror@plt+0x794>
  4031cc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4031d0:	add	x1, x1, #0x179
  4031d4:	mov	x0, x23
  4031d8:	bl	402a00 <getservbyname@plt>
  4031dc:	ldr	w8, [x25, #3584]
  4031e0:	mov	x22, x0
  4031e4:	tbnz	w8, #0, 4031f0 <ferror@plt+0x7a0>
  4031e8:	cbnz	x22, 403230 <ferror@plt+0x7e0>
  4031ec:	b	40324c <ferror@plt+0x7fc>
  4031f0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4031f4:	add	x1, x1, #0x1a5
  4031f8:	mov	x0, x23
  4031fc:	bl	402a00 <getservbyname@plt>
  403200:	cbz	x22, 40322c <ferror@plt+0x7dc>
  403204:	cbz	x0, 40322c <ferror@plt+0x7dc>
  403208:	ldr	w8, [x22, #16]
  40320c:	ldr	w9, [x0, #16]
  403210:	cmp	w8, w9
  403214:	b.eq	403230 <ferror@plt+0x7e0>  // b.none
  403218:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40321c:	ldr	x0, [x8, #3528]
  403220:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403224:	add	x1, x1, #0x44c
  403228:	b	4033a8 <ferror@plt+0x958>
  40322c:	cbz	x22, 403234 <ferror@plt+0x7e4>
  403230:	mov	x0, x22
  403234:	cbz	x0, 40324c <ferror@plt+0x7fc>
  403238:	ldrh	w8, [x0, #16]
  40323c:	rev	w8, w8
  403240:	lsr	w8, w8, #16
  403244:	str	w8, [sp, #280]
  403248:	b	4032d8 <ferror@plt+0x888>
  40324c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403250:	ldr	x22, [x8, #3624]
  403254:	cbz	x22, 4032cc <ferror@plt+0x87c>
  403258:	ldr	w25, [x25, #3584]
  40325c:	adrp	x26, 417000 <ferror@plt+0x145b0>
  403260:	adrp	x27, 417000 <ferror@plt+0x145b0>
  403264:	add	x26, x26, #0x179
  403268:	add	x27, x27, #0x1a5
  40326c:	ldr	x8, [x22, #24]
  403270:	cmp	x8, x26
  403274:	b.eq	403288 <ferror@plt+0x838>  // b.none
  403278:	cmp	x8, x27
  40327c:	b.ne	4032c4 <ferror@plt+0x874>  // b.any
  403280:	tbnz	w25, #0, 40328c <ferror@plt+0x83c>
  403284:	b	4032c4 <ferror@plt+0x874>
  403288:	tbz	w25, #2, 4032c4 <ferror@plt+0x874>
  40328c:	ldr	x0, [x22, #16]
  403290:	cbz	x0, 4032c4 <ferror@plt+0x874>
  403294:	mov	x1, x23
  403298:	bl	402720 <strcmp@plt>
  40329c:	cbnz	w0, 4032c4 <ferror@plt+0x874>
  4032a0:	ldr	w8, [sp, #280]
  4032a4:	ldr	w9, [x22, #8]
  4032a8:	cmp	w8, #0x1
  4032ac:	b.lt	4032bc <ferror@plt+0x86c>  // b.tstop
  4032b0:	cmp	w8, w9
  4032b4:	b.eq	4032c0 <ferror@plt+0x870>  // b.none
  4032b8:	b	403218 <ferror@plt+0x7c8>
  4032bc:	mov	w8, w9
  4032c0:	str	w8, [sp, #280]
  4032c4:	ldr	x22, [x22]
  4032c8:	cbnz	x22, 40326c <ferror@plt+0x81c>
  4032cc:	ldr	w8, [sp, #280]
  4032d0:	cmp	w8, #0x0
  4032d4:	b.le	403398 <ferror@plt+0x948>
  4032d8:	tbnz	w21, #0, 403378 <ferror@plt+0x928>
  4032dc:	ldrb	w8, [x19]
  4032e0:	cbz	w8, 403378 <ferror@plt+0x928>
  4032e4:	cmp	w8, #0x2a
  4032e8:	b.eq	403378 <ferror@plt+0x928>  // b.none
  4032ec:	add	x0, sp, #0x10
  4032f0:	mov	x1, x19
  4032f4:	mov	w2, w20
  4032f8:	bl	40c220 <ferror@plt+0x97d0>
  4032fc:	cbz	w0, 403378 <ferror@plt+0x928>
  403300:	adrp	x21, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403304:	ldrb	w8, [x21, #3680]
  403308:	strh	wzr, [sp, #20]
  40330c:	tbnz	w8, #0, 403320 <ferror@plt+0x8d0>
  403310:	mov	w0, #0x1                   	// #1
  403314:	mov	w22, #0x1                   	// #1
  403318:	bl	402400 <sethostent@plt>
  40331c:	strb	w22, [x21, #3680]
  403320:	cmp	w20, #0x0
  403324:	mov	w8, #0x2                   	// #2
  403328:	csel	w1, w8, w20, eq  // eq = none
  40332c:	mov	x0, x19
  403330:	bl	402700 <gethostbyname2@plt>
  403334:	cbz	x0, 40334c <ferror@plt+0x8fc>
  403338:	mov	x1, x0
  40333c:	add	x0, sp, #0x10
  403340:	bl	405f84 <ferror@plt+0x3534>
  403344:	mov	w21, w0
  403348:	b	403350 <ferror@plt+0x900>
  40334c:	mov	w21, wzr
  403350:	cbnz	w20, 403374 <ferror@plt+0x924>
  403354:	mov	w1, #0xa                   	// #10
  403358:	mov	x0, x19
  40335c:	bl	402700 <gethostbyname2@plt>
  403360:	cbz	x0, 403374 <ferror@plt+0x924>
  403364:	mov	x1, x0
  403368:	add	x0, sp, #0x10
  40336c:	bl	405f84 <ferror@plt+0x3534>
  403370:	add	w21, w0, w21
  403374:	cbz	w21, 403380 <ferror@plt+0x930>
  403378:	cbnz	w20, 402db0 <ferror@plt+0x360>
  40337c:	b	402dfc <ferror@plt+0x3ac>
  403380:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403384:	ldr	x0, [x8, #3528]
  403388:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40338c:	add	x1, x1, #0x491
  403390:	mov	x2, x19
  403394:	b	4033ac <ferror@plt+0x95c>
  403398:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40339c:	ldr	x0, [x8, #3528]
  4033a0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  4033a4:	add	x1, x1, #0x469
  4033a8:	mov	x2, x23
  4033ac:	bl	402a10 <fprintf@plt>
  4033b0:	b	402f10 <ferror@plt+0x4c0>
  4033b4:	sub	sp, sp, #0x140
  4033b8:	mov	w1, #0x2f                  	// #47
  4033bc:	stp	x29, x30, [sp, #288]
  4033c0:	stp	x28, x19, [sp, #304]
  4033c4:	add	x29, sp, #0x120
  4033c8:	mov	x19, x0
  4033cc:	bl	4027f0 <strchr@plt>
  4033d0:	cbz	x0, 40341c <ferror@plt+0x9cc>
  4033d4:	mov	x8, sp
  4033d8:	adrp	x1, 415000 <ferror@plt+0x125b0>
  4033dc:	add	x2, x8, #0x110
  4033e0:	add	x3, x8, #0x114
  4033e4:	add	x1, x1, #0x4c6
  4033e8:	mov	x0, x19
  4033ec:	bl	402940 <__isoc99_sscanf@plt>
  4033f0:	cmp	w0, #0x2
  4033f4:	b.ne	403444 <ferror@plt+0x9f4>  // b.any
  4033f8:	mov	w0, #0x120                 	// #288
  4033fc:	bl	402530 <malloc@plt>
  403400:	mov	x19, x0
  403404:	cbz	x0, 403448 <ferror@plt+0x9f8>
  403408:	mov	x1, sp
  40340c:	mov	w2, #0x120                 	// #288
  403410:	mov	x0, x19
  403414:	bl	402330 <memcpy@plt>
  403418:	b	403448 <ferror@plt+0x9f8>
  40341c:	mov	x9, sp
  403420:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403424:	mov	w8, #0xffffffff            	// #-1
  403428:	add	x2, x9, #0x110
  40342c:	add	x1, x1, #0x4c9
  403430:	mov	x0, x19
  403434:	str	w8, [sp, #276]
  403438:	bl	402940 <__isoc99_sscanf@plt>
  40343c:	cmp	w0, #0x1
  403440:	b.eq	4033f8 <ferror@plt+0x9a8>  // b.none
  403444:	mov	x19, xzr
  403448:	mov	x0, x19
  40344c:	ldp	x28, x19, [sp, #304]
  403450:	ldp	x29, x30, [sp, #288]
  403454:	add	sp, sp, #0x140
  403458:	ret
  40345c:	stp	x29, x30, [sp, #-96]!
  403460:	stp	x28, x27, [sp, #16]
  403464:	stp	x26, x25, [sp, #32]
  403468:	stp	x24, x23, [sp, #48]
  40346c:	stp	x22, x21, [sp, #64]
  403470:	stp	x20, x19, [sp, #80]
  403474:	mov	x29, sp
  403478:	sub	sp, sp, #0x4, lsl #12
  40347c:	sub	sp, sp, #0x520
  403480:	adrp	x24, 415000 <ferror@plt+0x125b0>
  403484:	adrp	x26, 413000 <ferror@plt+0x105b0>
  403488:	adrp	x27, 413000 <ferror@plt+0x105b0>
  40348c:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403490:	mov	x21, x1
  403494:	mov	w22, w0
  403498:	mov	w23, wzr
  40349c:	add	x24, x24, #0x4cc
  4034a0:	add	x26, x26, #0xcb8
  4034a4:	add	x27, x27, #0xc86
  4034a8:	add	x19, x19, #0xe04
  4034ac:	adrp	x28, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4034b0:	stp	xzr, xzr, [sp, #40]
  4034b4:	str	xzr, [sp, #80]
  4034b8:	adrp	x20, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4034bc:	mov	w0, w22
  4034c0:	mov	x1, x21
  4034c4:	mov	x2, x24
  4034c8:	mov	x3, x26
  4034cc:	mov	x4, xzr
  4034d0:	mov	w25, w23
  4034d4:	bl	402710 <getopt_long@plt>
  4034d8:	sub	w8, w0, #0x30
  4034dc:	cmp	w8, #0x4a
  4034e0:	b.hi	403520 <ferror@plt+0xad0>  // b.pmore
  4034e4:	adrp	x11, 413000 <ferror@plt+0x105b0>
  4034e8:	add	x11, x11, #0xbf0
  4034ec:	adr	x9, 4034bc <ferror@plt+0xa6c>
  4034f0:	ldrh	w10, [x11, x8, lsl #1]
  4034f4:	add	x9, x9, x10, lsl #2
  4034f8:	mov	w23, #0xfff                 	// #4095
  4034fc:	br	x9
  403500:	ldr	w8, [x19]
  403504:	ldur	x9, [x19, #4]
  403508:	mov	w10, #0x1                   	// #1
  40350c:	mov	w11, #0x11                  	// #17
  403510:	strb	w10, [x28, #3656]
  403514:	orr	w8, w8, #0x80
  403518:	orr	x9, x9, #0x20000
  40351c:	b	403c90 <ferror@plt+0x1240>
  403520:	sub	w8, w0, #0x100
  403524:	cmp	w8, #0x4
  403528:	b.hi	403d98 <ferror@plt+0x1348>  // b.pmore
  40352c:	adr	x9, 40353c <ferror@plt+0xaec>
  403530:	ldrh	w10, [x27, x8, lsl #1]
  403534:	add	x9, x9, x10, lsl #2
  403538:	br	x9
  40353c:	ldr	w8, [x19]
  403540:	ldur	x9, [x19, #4]
  403544:	mov	w10, #0x1                   	// #1
  403548:	strb	w10, [x28, #3656]
  40354c:	mov	w10, #0xb37                 	// #2871
  403550:	orr	w8, w8, w10
  403554:	orr	x9, x9, #0x10000000000
  403558:	str	w8, [x19]
  40355c:	stur	x9, [x19, #4]
  403560:	mov	w8, #0x28                  	// #40
  403564:	b	403a04 <ferror@plt+0xfb4>
  403568:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40356c:	adrp	x9, 413000 <ferror@plt+0x105b0>
  403570:	ldr	d0, [x8, #3584]
  403574:	ldr	d1, [x9, #3016]
  403578:	b	403bc4 <ferror@plt+0x1174>
  40357c:	mov	w8, #0x1                   	// #1
  403580:	str	w8, [sp, #44]
  403584:	mov	w23, w25
  403588:	b	4034bc <ferror@plt+0xa6c>
  40358c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403590:	mov	w9, #0x1                   	// #1
  403594:	strb	w9, [x8, #3640]
  403598:	mov	w23, w25
  40359c:	b	4034bc <ferror@plt+0xa6c>
  4035a0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4035a4:	mov	w9, #0x1                   	// #1
  4035a8:	str	w9, [x8, #1720]
  4035ac:	mov	w23, w25
  4035b0:	b	4034bc <ferror@plt+0xa6c>
  4035b4:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035b8:	adrp	x9, 413000 <ferror@plt+0x105b0>
  4035bc:	ldr	d0, [x8, #3584]
  4035c0:	ldr	d1, [x9, #3024]
  4035c4:	b	403bc4 <ferror@plt+0x1174>
  4035c8:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035cc:	mov	w9, #0x1                   	// #1
  4035d0:	strb	w9, [x8, #3632]
  4035d4:	mov	w23, w25
  4035d8:	b	4034bc <ferror@plt+0xa6c>
  4035dc:	mov	w23, #0x480                 	// #1152
  4035e0:	b	4034bc <ferror@plt+0xa6c>
  4035e4:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035e8:	ldr	x0, [x8, #3536]
  4035ec:	bl	40feac <ferror@plt+0xd45c>
  4035f0:	mov	w23, w25
  4035f4:	cbz	w0, 4034bc <ferror@plt+0xa6c>
  4035f8:	b	4052a0 <ferror@plt+0x2850>
  4035fc:	ldr	w8, [x19]
  403600:	ldur	x9, [x19, #4]
  403604:	mov	w10, #0x1                   	// #1
  403608:	strb	w10, [x28, #3656]
  40360c:	orr	w8, w8, #0x80
  403610:	orr	x9, x9, #0x100000000000
  403614:	str	w8, [x19]
  403618:	mov	w8, #0x2c                  	// #44
  40361c:	stur	x9, [x19, #4]
  403620:	b	403a04 <ferror@plt+0xfb4>
  403624:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403628:	mov	w9, #0x1                   	// #1
  40362c:	strb	w9, [x8, #3672]
  403630:	mov	w23, w25
  403634:	b	4034bc <ferror@plt+0xa6c>
  403638:	mov	w8, #0x1                   	// #1
  40363c:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403640:	strb	w8, [x9, #3664]
  403644:	mov	w23, w25
  403648:	b	4034bc <ferror@plt+0xa6c>
  40364c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403650:	ldr	w9, [x8, #3644]
  403654:	adrp	x0, 415000 <ferror@plt+0x125b0>
  403658:	add	x0, x0, #0x73d
  40365c:	add	w9, w9, #0x1
  403660:	str	w9, [x8, #3644]
  403664:	bl	4029d0 <getenv@plt>
  403668:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40366c:	ldrb	w9, [x8, #3684]
  403670:	adrp	x10, 415000 <ferror@plt+0x125b0>
  403674:	add	x10, x10, #0x747
  403678:	cmp	x0, #0x0
  40367c:	csel	x10, x10, x0, eq  // eq = none
  403680:	str	x10, [sp, #88]
  403684:	tbnz	w9, #0, 40397c <ferror@plt+0xf2c>
  403688:	ldr	x1, [sp, #88]
  40368c:	mov	w9, #0x1                   	// #1
  403690:	add	x0, sp, #0x510
  403694:	mov	w2, #0x400                 	// #1024
  403698:	strb	w9, [x8, #3684]
  40369c:	add	x19, sp, #0x510
  4036a0:	bl	40da90 <ferror@plt+0xb040>
  4036a4:	add	x0, sp, #0x510
  4036a8:	bl	402360 <strlen@plt>
  4036ac:	cbz	x0, 4036c0 <ferror@plt+0xc70>
  4036b0:	add	x8, x0, x19
  4036b4:	ldurb	w8, [x8, #-1]
  4036b8:	cmp	w8, #0x2f
  4036bc:	b.eq	4036d0 <ferror@plt+0xc80>  // b.none
  4036c0:	add	x0, sp, #0x510
  4036c4:	bl	402360 <strlen@plt>
  4036c8:	mov	w8, #0x2f                  	// #47
  4036cc:	strh	w8, [x19, x0]
  4036d0:	add	x0, sp, #0x510
  4036d4:	bl	402360 <strlen@plt>
  4036d8:	mov	x19, x0
  4036dc:	add	x0, sp, #0x510
  4036e0:	bl	402480 <opendir@plt>
  4036e4:	cbz	x0, 40397c <ferror@plt+0xf2c>
  4036e8:	mov	x23, x0
  4036ec:	bl	4027c0 <readdir64@plt>
  4036f0:	cbz	x0, 403974 <ferror@plt+0xf24>
  4036f4:	add	x8, sp, #0x510
  4036f8:	mov	w9, #0x400                 	// #1024
  4036fc:	add	x8, x8, w19, sxtw
  403700:	stp	x8, x23, [sp, #64]
  403704:	sub	x8, x9, w19, sxtw
  403708:	str	x8, [sp, #56]
  40370c:	str	x21, [sp, #32]
  403710:	str	w22, [sp, #28]
  403714:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403718:	add	x0, x0, #0x13
  40371c:	add	x1, x1, #0x75a
  403720:	add	x2, sp, #0x50c
  403724:	add	x3, sp, #0x500
  403728:	bl	402940 <__isoc99_sscanf@plt>
  40372c:	cmp	w0, #0x1
  403730:	b.ne	403968 <ferror@plt+0xf18>  // b.any
  403734:	adrp	x0, 415000 <ferror@plt+0x125b0>
  403738:	add	x0, x0, #0x74e
  40373c:	bl	402640 <strdup@plt>
  403740:	ldr	w3, [sp, #1292]
  403744:	mov	x19, x0
  403748:	ldp	x1, x0, [sp, #56]
  40374c:	adrp	x2, 415000 <ferror@plt+0x125b0>
  403750:	add	x2, x2, #0x75f
  403754:	bl	4024c0 <snprintf@plt>
  403758:	add	x0, sp, #0x510
  40375c:	bl	402360 <strlen@plt>
  403760:	mov	x23, x0
  403764:	add	x0, sp, #0x510
  403768:	bl	402480 <opendir@plt>
  40376c:	cbz	x0, 403958 <ferror@plt+0xf08>
  403770:	mov	x20, x0
  403774:	strb	wzr, [sp, #1120]
  403778:	bl	4027c0 <readdir64@plt>
  40377c:	cbz	x0, 403920 <ferror@plt+0xed0>
  403780:	add	x8, sp, #0x510
  403784:	mov	w9, #0x400                 	// #1024
  403788:	add	x27, x8, w23, sxtw
  40378c:	sub	x28, x9, w23, sxtw
  403790:	add	x23, x0, #0x13
  403794:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403798:	add	x1, x1, #0x75a
  40379c:	add	x2, sp, #0x504
  4037a0:	add	x3, sp, #0x500
  4037a4:	mov	x0, x23
  4037a8:	bl	402940 <__isoc99_sscanf@plt>
  4037ac:	cmp	w0, #0x1
  4037b0:	b.ne	403914 <ferror@plt+0xec4>  // b.any
  4037b4:	ldr	w3, [sp, #1284]
  4037b8:	adrp	x2, 416000 <ferror@plt+0x135b0>
  4037bc:	add	x2, x2, #0x651
  4037c0:	mov	x0, x27
  4037c4:	mov	x1, x28
  4037c8:	bl	4024c0 <snprintf@plt>
  4037cc:	add	x0, sp, #0x510
  4037d0:	add	x1, sp, #0x470
  4037d4:	mov	w2, #0x3f                  	// #63
  4037d8:	add	x21, sp, #0x470
  4037dc:	bl	402430 <readlink@plt>
  4037e0:	cmn	x0, #0x1
  4037e4:	b.eq	403914 <ferror@plt+0xec4>  // b.none
  4037e8:	strb	wzr, [x21, x0]
  4037ec:	ldr	x8, [sp, #1136]
  4037f0:	mov	x9, #0x6f73                	// #28531
  4037f4:	movk	x9, #0x6b63, lsl #16
  4037f8:	movk	x9, #0x7465, lsl #32
  4037fc:	movk	x9, #0x5b3a, lsl #48
  403800:	cmp	x8, x9
  403804:	b.ne	403914 <ferror@plt+0xec4>  // b.any
  403808:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40380c:	add	x1, x1, #0x76f
  403810:	add	x0, sp, #0x470
  403814:	add	x2, sp, #0x508
  403818:	bl	402940 <__isoc99_sscanf@plt>
  40381c:	ldr	w4, [sp, #1292]
  403820:	ldr	x3, [sp, #88]
  403824:	adrp	x2, 415000 <ferror@plt+0x125b0>
  403828:	add	x2, x2, #0x77b
  40382c:	add	x0, sp, #0x60
  403830:	mov	w1, #0x400                 	// #1024
  403834:	mov	x5, x23
  403838:	bl	4024c0 <snprintf@plt>
  40383c:	adrp	x0, 415000 <ferror@plt+0x125b0>
  403840:	add	x0, x0, #0x74e
  403844:	bl	402640 <strdup@plt>
  403848:	ldrb	w8, [sp, #1120]
  40384c:	mov	x23, x0
  403850:	cbnz	w8, 4038a0 <ferror@plt+0xe50>
  403854:	ldr	w4, [sp, #1292]
  403858:	ldr	x3, [sp, #88]
  40385c:	adrp	x2, 415000 <ferror@plt+0x125b0>
  403860:	add	x2, x2, #0x787
  403864:	add	x0, sp, #0x60
  403868:	mov	w1, #0x400                 	// #1024
  40386c:	bl	4024c0 <snprintf@plt>
  403870:	adrp	x1, 418000 <ferror@plt+0x155b0>
  403874:	add	x1, x1, #0x1c4
  403878:	add	x0, sp, #0x60
  40387c:	bl	402880 <fopen64@plt>
  403880:	cbz	x0, 4038a0 <ferror@plt+0xe50>
  403884:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403888:	add	x1, x1, #0x792
  40388c:	add	x2, sp, #0x460
  403890:	mov	x24, x0
  403894:	bl	402560 <__isoc99_fscanf@plt>
  403898:	mov	x0, x24
  40389c:	bl	402500 <fclose@plt>
  4038a0:	ldr	w21, [sp, #1288]
  4038a4:	ldr	w26, [sp, #1292]
  4038a8:	ldr	w22, [sp, #1284]
  4038ac:	mov	w0, #0x30                  	// #48
  4038b0:	bl	402530 <malloc@plt>
  4038b4:	cbz	x0, 4052ac <ferror@plt+0x285c>
  4038b8:	mov	x24, x0
  4038bc:	stp	w21, w26, [x0, #8]
  4038c0:	str	w22, [x0, #16]
  4038c4:	add	x0, sp, #0x460
  4038c8:	bl	402640 <strdup@plt>
  4038cc:	str	x0, [x24, #24]
  4038d0:	mov	x0, x19
  4038d4:	bl	402640 <strdup@plt>
  4038d8:	str	x0, [x24, #32]
  4038dc:	mov	x0, x23
  4038e0:	bl	402640 <strdup@plt>
  4038e4:	eor	w8, w21, w21, lsr #16
  4038e8:	eor	w8, w8, w21, lsr #24
  4038ec:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038f0:	eor	w8, w8, w21, lsr #8
  4038f4:	add	x9, x9, #0xe68
  4038f8:	and	w8, w8, #0xff
  4038fc:	ldr	x10, [x9, w8, uxtw #3]
  403900:	str	x0, [x24, #40]
  403904:	mov	x0, x23
  403908:	str	x24, [x9, w8, uxtw #3]
  40390c:	str	x10, [x24]
  403910:	bl	4027a0 <free@plt>
  403914:	mov	x0, x20
  403918:	bl	4027c0 <readdir64@plt>
  40391c:	cbnz	x0, 403790 <ferror@plt+0xd40>
  403920:	mov	x0, x19
  403924:	bl	4027a0 <free@plt>
  403928:	mov	x0, x20
  40392c:	bl	402650 <closedir@plt>
  403930:	ldr	x21, [sp, #32]
  403934:	ldr	w22, [sp, #28]
  403938:	adrp	x24, 415000 <ferror@plt+0x125b0>
  40393c:	adrp	x26, 413000 <ferror@plt+0x105b0>
  403940:	adrp	x27, 413000 <ferror@plt+0x105b0>
  403944:	adrp	x28, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403948:	add	x24, x24, #0x4cc
  40394c:	add	x26, x26, #0xcb8
  403950:	add	x27, x27, #0xc86
  403954:	b	403960 <ferror@plt+0xf10>
  403958:	mov	x0, x19
  40395c:	bl	4027a0 <free@plt>
  403960:	ldr	x23, [sp, #72]
  403964:	adrp	x20, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403968:	mov	x0, x23
  40396c:	bl	4027c0 <readdir64@plt>
  403970:	cbnz	x0, 403714 <ferror@plt+0xcc4>
  403974:	mov	x0, x23
  403978:	bl	402650 <closedir@plt>
  40397c:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403980:	mov	w23, w25
  403984:	add	x19, x19, #0xe04
  403988:	b	4034bc <ferror@plt+0xa6c>
  40398c:	mov	w8, #0x1                   	// #1
  403990:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403994:	strb	w8, [x9, #3668]
  403998:	mov	w23, w25
  40399c:	b	4034bc <ferror@plt+0xa6c>
  4039a0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039a4:	mov	w9, #0x1                   	// #1
  4039a8:	strb	w9, [x8, #3652]
  4039ac:	mov	w23, w25
  4039b0:	b	4034bc <ferror@plt+0xa6c>
  4039b4:	ldr	x8, [sp, #80]
  4039b8:	cbnz	x8, 4052cc <ferror@plt+0x287c>
  4039bc:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039c0:	ldr	x0, [x8, #3536]
  4039c4:	ldrb	w8, [x0]
  4039c8:	cmp	w8, #0x2d
  4039cc:	b.ne	403bdc <ferror@plt+0x118c>  // b.any
  4039d0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039d4:	ldr	x0, [x8, #3560]
  4039d8:	b	403be8 <ferror@plt+0x1198>
  4039dc:	ldr	w8, [x19]
  4039e0:	ldur	x9, [x19, #4]
  4039e4:	mov	w10, #0x1                   	// #1
  4039e8:	strb	w10, [x28, #3656]
  4039ec:	mov	w10, #0x482                 	// #1154
  4039f0:	orr	w8, w8, w10
  4039f4:	orr	x9, x9, #0x40000000
  4039f8:	str	w8, [x19]
  4039fc:	stur	x9, [x19, #4]
  403a00:	mov	w8, #0x1e                  	// #30
  403a04:	str	w8, [x20, #3576]
  403a08:	mov	w23, w25
  403a0c:	b	4034bc <ferror@plt+0xa6c>
  403a10:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  403a14:	mov	w9, #0x1                   	// #1
  403a18:	str	w9, [x8, #1676]
  403a1c:	mov	w23, w25
  403a20:	b	4034bc <ferror@plt+0xa6c>
  403a24:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a28:	mov	w9, #0x1                   	// #1
  403a2c:	strb	w9, [x8, #3608]
  403a30:	mov	w23, w25
  403a34:	b	4034bc <ferror@plt+0xa6c>
  403a38:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a3c:	mov	w9, #0x1                   	// #1
  403a40:	strb	w9, [x8, #3636]
  403a44:	mov	w23, w25
  403a48:	b	4034bc <ferror@plt+0xa6c>
  403a4c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a50:	ldr	x19, [x8, #3536]
  403a54:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403a58:	add	x1, x1, #0x4f4
  403a5c:	mov	x0, x19
  403a60:	bl	402720 <strcmp@plt>
  403a64:	cbz	w0, 403bf8 <ferror@plt+0x11a8>
  403a68:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403a6c:	add	x1, x1, #0x4f9
  403a70:	mov	x0, x19
  403a74:	bl	402720 <strcmp@plt>
  403a78:	cbz	w0, 403c24 <ferror@plt+0x11d4>
  403a7c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  403a80:	add	x1, x1, #0x5b
  403a84:	mov	x0, x19
  403a88:	bl	402720 <strcmp@plt>
  403a8c:	cbz	w0, 403c60 <ferror@plt+0x1210>
  403a90:	adrp	x1, 417000 <ferror@plt+0x145b0>
  403a94:	add	x1, x1, #0xc7
  403a98:	mov	x0, x19
  403a9c:	bl	402720 <strcmp@plt>
  403aa0:	cbz	w0, 403c6c <ferror@plt+0x121c>
  403aa4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  403aa8:	add	x1, x1, #0x58
  403aac:	mov	x0, x19
  403ab0:	bl	402720 <strcmp@plt>
  403ab4:	cbz	w0, 403ca4 <ferror@plt+0x1254>
  403ab8:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403abc:	add	x1, x1, #0x4ff
  403ac0:	mov	x0, x19
  403ac4:	bl	402720 <strcmp@plt>
  403ac8:	cbz	w0, 403ccc <ferror@plt+0x127c>
  403acc:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403ad0:	add	x1, x1, #0x504
  403ad4:	mov	x0, x19
  403ad8:	bl	402720 <strcmp@plt>
  403adc:	cbz	w0, 403cf8 <ferror@plt+0x12a8>
  403ae0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403ae4:	add	x1, x1, #0x50a
  403ae8:	mov	x0, x19
  403aec:	bl	402720 <strcmp@plt>
  403af0:	cbnz	w0, 4052ec <ferror@plt+0x289c>
  403af4:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403af8:	add	x19, x19, #0xe04
  403afc:	ldr	w8, [x19]
  403b00:	ldur	x9, [x19, #4]
  403b04:	mov	w10, #0x1                   	// #1
  403b08:	mov	w11, #0x2c                  	// #44
  403b0c:	strb	w10, [x28, #3656]
  403b10:	orr	w8, w8, #0x80
  403b14:	orr	x9, x9, #0x100000000000
  403b18:	b	403c90 <ferror@plt+0x1240>
  403b1c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  403b20:	ldr	w9, [x8, #1672]
  403b24:	adrp	x10, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b28:	mov	w11, #0x1                   	// #1
  403b2c:	strb	w11, [x10, #3632]
  403b30:	add	w9, w9, #0x1
  403b34:	str	w9, [x8, #1672]
  403b38:	mov	w23, w25
  403b3c:	b	4034bc <ferror@plt+0xa6c>
  403b40:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  403b44:	mov	w9, #0x1                   	// #1
  403b48:	str	w9, [x8, #1712]
  403b4c:	mov	w23, w25
  403b50:	b	4034bc <ferror@plt+0xa6c>
  403b54:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b58:	ldr	w9, [x8, #3648]
  403b5c:	adrp	x10, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b60:	mov	w11, #0x1                   	// #1
  403b64:	strb	w11, [x10, #3632]
  403b68:	add	w9, w9, #0x1
  403b6c:	str	w9, [x8, #3648]
  403b70:	mov	w23, w25
  403b74:	b	4034bc <ferror@plt+0xa6c>
  403b78:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b7c:	adrp	x9, 413000 <ferror@plt+0x105b0>
  403b80:	ldr	d0, [x8, #3584]
  403b84:	ldr	d1, [x9, #3000]
  403b88:	b	403bc4 <ferror@plt+0x1174>
  403b8c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b90:	ldr	x8, [x8, #3536]
  403b94:	mov	w23, w25
  403b98:	str	x8, [sp, #48]
  403b9c:	b	4034bc <ferror@plt+0xa6c>
  403ba0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ba4:	adrp	x9, 413000 <ferror@plt+0x105b0>
  403ba8:	ldr	d0, [x8, #3584]
  403bac:	ldr	d1, [x9, #3008]
  403bb0:	b	403bc4 <ferror@plt+0x1174>
  403bb4:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bb8:	adrp	x9, 413000 <ferror@plt+0x105b0>
  403bbc:	ldr	d0, [x8, #3584]
  403bc0:	ldr	d1, [x9, #2992]
  403bc4:	mov	w9, #0x1                   	// #1
  403bc8:	orr	v0.8b, v0.8b, v1.8b
  403bcc:	str	d0, [x8, #3584]
  403bd0:	strb	w9, [x28, #3656]
  403bd4:	mov	w23, w25
  403bd8:	b	4034bc <ferror@plt+0xa6c>
  403bdc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  403be0:	add	x1, x1, #0x1c4
  403be4:	bl	402880 <fopen64@plt>
  403be8:	mov	w23, w25
  403bec:	str	x0, [sp, #80]
  403bf0:	cbnz	x0, 4034bc <ferror@plt+0xa6c>
  403bf4:	b	405304 <ferror@plt+0x28b4>
  403bf8:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bfc:	add	x19, x19, #0xe04
  403c00:	ldr	w8, [x19]
  403c04:	ldur	x10, [x19, #4]
  403c08:	mov	w9, #0xb37                 	// #2871
  403c0c:	mov	w11, #0x1                   	// #1
  403c10:	mov	w12, #0x2                   	// #2
  403c14:	orr	w8, w8, w9
  403c18:	orr	x9, x10, #0x4
  403c1c:	strb	w11, [x28, #3656]
  403c20:	b	403c4c <ferror@plt+0x11fc>
  403c24:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c28:	add	x19, x19, #0xe04
  403c2c:	ldr	w8, [x19]
  403c30:	ldur	x10, [x19, #4]
  403c34:	mov	w9, #0xb37                 	// #2871
  403c38:	mov	w11, #0x1                   	// #1
  403c3c:	mov	w12, #0xa                   	// #10
  403c40:	strb	w11, [x28, #3656]
  403c44:	orr	w8, w8, w9
  403c48:	orr	x9, x10, #0x400
  403c4c:	str	w8, [x19]
  403c50:	stur	x9, [x19, #4]
  403c54:	str	w12, [x20, #3576]
  403c58:	mov	w23, w25
  403c5c:	b	4034bc <ferror@plt+0xa6c>
  403c60:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c64:	add	x19, x19, #0xe04
  403c68:	b	403500 <ferror@plt+0xab0>
  403c6c:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c70:	add	x19, x19, #0xe04
  403c74:	ldr	w8, [x19]
  403c78:	ldur	x10, [x19, #4]
  403c7c:	mov	w9, #0xb37                 	// #2871
  403c80:	mov	w11, #0x1                   	// #1
  403c84:	orr	w8, w8, w9
  403c88:	orr	x9, x10, #0x2
  403c8c:	strb	w11, [x28, #3656]
  403c90:	str	w8, [x19]
  403c94:	stur	x9, [x19, #4]
  403c98:	str	w11, [x20, #3576]
  403c9c:	mov	w23, w25
  403ca0:	b	4034bc <ferror@plt+0xa6c>
  403ca4:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ca8:	add	x19, x19, #0xe04
  403cac:	ldr	w8, [x19]
  403cb0:	ldur	x9, [x19, #4]
  403cb4:	mov	w10, #0x1                   	// #1
  403cb8:	mov	w11, #0x10                  	// #16
  403cbc:	strb	w10, [x28, #3656]
  403cc0:	orr	w8, w8, #0x80
  403cc4:	orr	x9, x9, #0x10000
  403cc8:	b	403c90 <ferror@plt+0x1240>
  403ccc:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cd0:	add	x19, x19, #0xe04
  403cd4:	ldr	w8, [x19]
  403cd8:	ldur	x10, [x19, #4]
  403cdc:	mov	w9, #0x482                 	// #1154
  403ce0:	mov	w11, #0x1                   	// #1
  403ce4:	mov	w12, #0x1e                  	// #30
  403ce8:	strb	w11, [x28, #3656]
  403cec:	orr	w8, w8, w9
  403cf0:	orr	x9, x10, #0x40000000
  403cf4:	b	403c4c <ferror@plt+0x11fc>
  403cf8:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cfc:	add	x19, x19, #0xe04
  403d00:	ldr	w8, [x19]
  403d04:	ldur	x10, [x19, #4]
  403d08:	mov	w9, #0xb37                 	// #2871
  403d0c:	mov	w11, #0x1                   	// #1
  403d10:	mov	w12, #0x28                  	// #40
  403d14:	strb	w11, [x28, #3656]
  403d18:	orr	w8, w8, w9
  403d1c:	orr	x9, x10, #0x10000000000
  403d20:	b	403c4c <ferror@plt+0x11fc>
  403d24:	ldr	w8, [sp, #40]
  403d28:	cbz	w8, 403d34 <ferror@plt+0x12e4>
  403d2c:	mov	w23, w25
  403d30:	b	403d58 <ferror@plt+0x1308>
  403d34:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d38:	cmp	w25, #0x0
  403d3c:	mov	w9, #0xb37                 	// #2871
  403d40:	mov	w10, #0x1                   	// #1
  403d44:	str	wzr, [x8, #3584]
  403d48:	csel	w23, w9, w25, eq  // eq = none
  403d4c:	mov	w8, #0x1                   	// #1
  403d50:	str	w8, [sp, #40]
  403d54:	strb	w10, [x28, #3656]
  403d58:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d5c:	ldr	x19, [x8, #3536]
  403d60:	mov	w1, #0x2c                  	// #44
  403d64:	mov	x0, x19
  403d68:	bl	4027f0 <strchr@plt>
  403d6c:	mov	x20, x0
  403d70:	cbz	x0, 403d78 <ferror@plt+0x1328>
  403d74:	strb	wzr, [x20]
  403d78:	mov	x0, x19
  403d7c:	bl	40541c <ferror@plt+0x29cc>
  403d80:	cbnz	w0, 405258 <ferror@plt+0x2808>
  403d84:	add	x19, x20, #0x1
  403d88:	cbnz	x20, 403d60 <ferror@plt+0x1310>
  403d8c:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d90:	add	x19, x19, #0xe04
  403d94:	b	4034b8 <ferror@plt+0xa68>
  403d98:	cmn	w0, #0x1
  403d9c:	b.ne	405238 <ferror@plt+0x27e8>  // b.any
  403da0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  403da4:	ldrsw	x20, [x8, #3544]
  403da8:	ldr	w8, [sp, #44]
  403dac:	sub	w22, w22, w20
  403db0:	cbz	w8, 4040ac <ferror@plt+0x165c>
  403db4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403db8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403dbc:	movi	v0.2d, #0x0
  403dc0:	add	x8, sp, #0x470
  403dc4:	add	x0, x0, #0x44d
  403dc8:	add	x1, x1, #0x45f
  403dcc:	str	q0, [sp, #1136]
  403dd0:	str	q0, [sp, #1152]
  403dd4:	str	q0, [sp, #1168]
  403dd8:	stur	q0, [x8, #44]
  403ddc:	bl	406074 <ferror@plt+0x3624>
  403de0:	cbz	x0, 4045fc <ferror@plt+0x1bac>
  403de4:	mov	x19, x0
  403de8:	add	x0, sp, #0x60
  403dec:	mov	w1, #0x100                 	// #256
  403df0:	mov	x2, x19
  403df4:	bl	402a20 <fgets@plt>
  403df8:	cbz	x0, 403e0c <ferror@plt+0x13bc>
  403dfc:	add	x0, sp, #0x60
  403e00:	add	x1, sp, #0x470
  403e04:	bl	4060ec <ferror@plt+0x369c>
  403e08:	b	403de8 <ferror@plt+0x1398>
  403e0c:	mov	x0, x19
  403e10:	bl	402500 <fclose@plt>
  403e14:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403e18:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403e1c:	add	x0, x0, #0x46c
  403e20:	add	x1, x1, #0x47f
  403e24:	bl	406074 <ferror@plt+0x3624>
  403e28:	cbz	x0, 403e5c <ferror@plt+0x140c>
  403e2c:	mov	x19, x0
  403e30:	add	x0, sp, #0x60
  403e34:	mov	w1, #0x100                 	// #256
  403e38:	mov	x2, x19
  403e3c:	bl	402a20 <fgets@plt>
  403e40:	cbz	x0, 403e54 <ferror@plt+0x1404>
  403e44:	add	x0, sp, #0x60
  403e48:	add	x1, sp, #0x470
  403e4c:	bl	4060ec <ferror@plt+0x369c>
  403e50:	b	403e30 <ferror@plt+0x13e0>
  403e54:	mov	x0, x19
  403e58:	bl	402500 <fclose@plt>
  403e5c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403e60:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403e64:	add	x0, x0, #0x4f1
  403e68:	add	x1, x1, #0x4ff
  403e6c:	str	wzr, [sp, #96]
  403e70:	bl	406074 <ferror@plt+0x3624>
  403e74:	cbz	x0, 403fa0 <ferror@plt+0x1550>
  403e78:	mov	x19, x0
  403e7c:	add	x0, sp, #0x510
  403e80:	mov	w1, #0x400                 	// #1024
  403e84:	mov	x2, x19
  403e88:	bl	402a20 <fgets@plt>
  403e8c:	cbz	x0, 403f8c <ferror@plt+0x153c>
  403e90:	mov	x24, #0x7543                	// #30019
  403e94:	movk	x24, #0x7272, lsl #16
  403e98:	mov	w23, #0x6354                	// #25428
  403e9c:	movk	x24, #0x7345, lsl #32
  403ea0:	movk	w23, #0x3a70, lsl #16
  403ea4:	movk	x24, #0x6174, lsl #48
  403ea8:	mov	w26, #0x62                  	// #98
  403eac:	ldr	w8, [sp, #1296]
  403eb0:	cmp	w8, w23
  403eb4:	b.eq	403ed0 <ferror@plt+0x1480>  // b.none
  403eb8:	add	x0, sp, #0x510
  403ebc:	mov	w1, #0x400                 	// #1024
  403ec0:	mov	x2, x19
  403ec4:	bl	402a20 <fgets@plt>
  403ec8:	cbnz	x0, 403eac <ferror@plt+0x145c>
  403ecc:	b	403f8c <ferror@plt+0x153c>
  403ed0:	add	x0, sp, #0x510
  403ed4:	mov	w1, #0x20                  	// #32
  403ed8:	bl	4027f0 <strchr@plt>
  403edc:	cbz	x0, 403f30 <ferror@plt+0x14e0>
  403ee0:	mov	w9, #0x1                   	// #1
  403ee4:	mov	x8, x0
  403ee8:	ldr	x10, [x8, #1]!
  403eec:	mov	w27, w9
  403ef0:	ldrb	w11, [x8, #8]
  403ef4:	eor	x10, x10, x24
  403ef8:	eor	x11, x11, x26
  403efc:	orr	x10, x10, x11
  403f00:	cbnz	x10, 403f18 <ferror@plt+0x14c8>
  403f04:	ldrb	w9, [x0, #10]
  403f08:	cmp	w9, #0xa
  403f0c:	b.eq	403f34 <ferror@plt+0x14e4>  // b.none
  403f10:	cmp	w9, #0x20
  403f14:	b.eq	403f34 <ferror@plt+0x14e4>  // b.none
  403f18:	mov	w1, #0x20                  	// #32
  403f1c:	mov	x0, x8
  403f20:	bl	4027f0 <strchr@plt>
  403f24:	add	w9, w27, #0x1
  403f28:	cbnz	x0, 403ee4 <ferror@plt+0x1494>
  403f2c:	b	403f34 <ferror@plt+0x14e4>
  403f30:	mov	w27, wzr
  403f34:	add	x0, sp, #0x510
  403f38:	mov	w1, #0x400                 	// #1024
  403f3c:	mov	x2, x19
  403f40:	bl	402a20 <fgets@plt>
  403f44:	cbz	x0, 403f8c <ferror@plt+0x153c>
  403f48:	ldr	w8, [sp, #1296]
  403f4c:	cmp	w8, w23
  403f50:	b.ne	403f8c <ferror@plt+0x153c>  // b.any
  403f54:	add	x0, sp, #0x510
  403f58:	mov	w1, #0x20                  	// #32
  403f5c:	bl	4027f0 <strchr@plt>
  403f60:	cbz	x0, 403eb8 <ferror@plt+0x1468>
  403f64:	subs	w27, w27, #0x1
  403f68:	add	x0, x0, #0x1
  403f6c:	b.ne	403f58 <ferror@plt+0x1508>  // b.any
  403f70:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403f74:	add	x1, x1, #0x651
  403f78:	add	x2, sp, #0x60
  403f7c:	bl	402940 <__isoc99_sscanf@plt>
  403f80:	mov	x0, x19
  403f84:	bl	402500 <fclose@plt>
  403f88:	b	403fac <ferror@plt+0x155c>
  403f8c:	mov	x0, x19
  403f90:	bl	402500 <fclose@plt>
  403f94:	bl	4029c0 <__errno_location@plt>
  403f98:	mov	w8, #0x3                   	// #3
  403f9c:	str	w8, [x0]
  403fa0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403fa4:	add	x0, x0, #0x386
  403fa8:	bl	4023a0 <perror@plt>
  403fac:	ldr	w1, [sp, #1136]
  403fb0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403fb4:	add	x0, x0, #0x397
  403fb8:	bl	4029a0 <printf@plt>
  403fbc:	ldr	w8, [sp, #1144]
  403fc0:	ldr	w5, [sp, #1152]
  403fc4:	ldr	w9, [sp, #1156]
  403fc8:	ldr	w10, [sp, #1176]
  403fcc:	ldr	w2, [sp, #96]
  403fd0:	ldr	w4, [sp, #1148]
  403fd4:	add	w1, w5, w8
  403fd8:	sub	w8, w1, w9
  403fdc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403fe0:	sub	w3, w8, w10
  403fe4:	add	x0, x0, #0x3a2
  403fe8:	bl	4029a0 <printf@plt>
  403fec:	mov	w0, #0xa                   	// #10
  403ff0:	bl	4029e0 <putchar@plt>
  403ff4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  403ff8:	add	x0, x0, #0x301
  403ffc:	bl	4026f0 <puts@plt>
  404000:	ldr	w2, [sp, #1164]
  404004:	ldr	w3, [sp, #1184]
  404008:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40400c:	add	x0, x0, #0x3dd
  404010:	add	w1, w3, w2
  404014:	bl	4029a0 <printf@plt>
  404018:	ldr	w2, [sp, #1160]
  40401c:	ldr	w3, [sp, #1180]
  404020:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404024:	add	x0, x0, #0x3f3
  404028:	add	w1, w3, w2
  40402c:	bl	4029a0 <printf@plt>
  404030:	ldr	w2, [sp, #1156]
  404034:	ldr	w3, [sp, #1176]
  404038:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40403c:	add	x0, x0, #0x409
  404040:	add	w1, w3, w2
  404044:	bl	4029a0 <printf@plt>
  404048:	ldr	w8, [sp, #1164]
  40404c:	ldr	w9, [sp, #1160]
  404050:	ldr	w10, [sp, #1184]
  404054:	ldr	w11, [sp, #1180]
  404058:	ldr	w12, [sp, #1156]
  40405c:	ldr	w13, [sp, #1176]
  404060:	add	w8, w9, w8
  404064:	add	w9, w11, w10
  404068:	add	w2, w8, w12
  40406c:	add	w3, w13, w9
  404070:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404074:	add	w1, w3, w2
  404078:	add	x0, x0, #0x41f
  40407c:	bl	4029a0 <printf@plt>
  404080:	ldr	w2, [sp, #1168]
  404084:	ldr	w3, [sp, #1188]
  404088:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40408c:	add	x0, x0, #0x436
  404090:	add	w1, w3, w2
  404094:	bl	4029a0 <printf@plt>
  404098:	mov	w0, #0xa                   	// #10
  40409c:	bl	4029e0 <putchar@plt>
  4040a0:	cbnz	w22, 4040ac <ferror@plt+0x165c>
  4040a4:	ldrb	w8, [x28, #3656]
  4040a8:	cbz	w8, 405250 <ferror@plt+0x2800>
  4040ac:	cmp	w22, #0x1
  4040b0:	add	x21, x21, x20, lsl #3
  4040b4:	b.lt	404158 <ferror@plt+0x1708>  // b.tstop
  4040b8:	adrp	x19, 415000 <ferror@plt+0x125b0>
  4040bc:	adrp	x20, 415000 <ferror@plt+0x125b0>
  4040c0:	adrp	x23, 415000 <ferror@plt+0x125b0>
  4040c4:	mov	w27, wzr
  4040c8:	add	x19, x19, #0x5b9
  4040cc:	add	x20, x20, #0x5bf
  4040d0:	mov	w26, #0xfff                 	// #4095
  4040d4:	add	x23, x23, #0x5c7
  4040d8:	ldr	x24, [x21]
  4040dc:	mov	x1, x19
  4040e0:	mov	x0, x24
  4040e4:	bl	402720 <strcmp@plt>
  4040e8:	cbz	w0, 40412c <ferror@plt+0x16dc>
  4040ec:	mov	x0, x24
  4040f0:	mov	x1, x20
  4040f4:	bl	402720 <strcmp@plt>
  4040f8:	cbz	w0, 40410c <ferror@plt+0x16bc>
  4040fc:	mov	x0, x24
  404100:	mov	x1, x23
  404104:	bl	402720 <strcmp@plt>
  404108:	cbnz	w0, 404158 <ferror@plt+0x1708>
  40410c:	cmp	w22, #0x1
  404110:	b.le	4052a8 <ferror@plt+0x2858>
  404114:	ldr	x0, [x21, #8]
  404118:	cmp	w27, #0x0
  40411c:	csel	w24, w26, w25, eq  // eq = none
  404120:	bl	40552c <ferror@plt+0x2adc>
  404124:	bic	w25, w24, w0
  404128:	b	404148 <ferror@plt+0x16f8>
  40412c:	cmp	w22, #0x1
  404130:	b.le	4052a8 <ferror@plt+0x2858>
  404134:	ldr	x0, [x21, #8]
  404138:	cmp	w27, #0x0
  40413c:	csel	w24, wzr, w25, eq  // eq = none
  404140:	bl	40552c <ferror@plt+0x2adc>
  404144:	orr	w25, w0, w24
  404148:	subs	w22, w22, #0x2
  40414c:	add	x21, x21, #0x10
  404150:	mov	w27, #0x1                   	// #1
  404154:	b.gt	4040d8 <ferror@plt+0x1688>
  404158:	ldrb	w8, [x28, #3656]
  40415c:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404160:	tbz	w8, #0, 40416c <ferror@plt+0x171c>
  404164:	cbnz	w25, 404184 <ferror@plt+0x1734>
  404168:	b	404188 <ferror@plt+0x1738>
  40416c:	adrp	x0, 415000 <ferror@plt+0x125b0>
  404170:	add	x0, x0, #0x5cc
  404174:	bl	40541c <ferror@plt+0x29cc>
  404178:	cmp	w25, #0x0
  40417c:	mov	w8, #0xb37                 	// #2871
  404180:	csel	w25, w8, w25, eq  // eq = none
  404184:	str	w25, [x24, #3588]
  404188:	adrp	x25, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40418c:	ldr	w8, [x25, #3584]
  404190:	adrp	x10, 414000 <ferror@plt+0x115b0>
  404194:	mov	x9, xzr
  404198:	add	x10, x10, #0x8d0
  40419c:	adrp	x28, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4041a0:	lsr	w11, w8, w9
  4041a4:	tbz	w11, #0, 4041c0 <ferror@plt+0x1770>
  4041a8:	ldr	x11, [x10]
  4041ac:	ldr	x12, [x28, #3592]
  4041b0:	tst	x12, x11
  4041b4:	b.ne	4041c0 <ferror@plt+0x1770>  // b.any
  4041b8:	orr	x11, x12, x11
  4041bc:	str	x11, [x28, #3592]
  4041c0:	add	x9, x9, #0x1
  4041c4:	cmp	x9, #0xf
  4041c8:	add	x10, x10, #0x28
  4041cc:	b.ne	4041a0 <ferror@plt+0x1750>  // b.any
  4041d0:	ldr	x10, [x28, #3592]
  4041d4:	adrp	x11, 414000 <ferror@plt+0x115b0>
  4041d8:	mov	x9, xzr
  4041dc:	add	x11, x11, #0x1c0
  4041e0:	lsr	x12, x10, x9
  4041e4:	tbz	w12, #0, 4041fc <ferror@plt+0x17ac>
  4041e8:	ldr	w12, [x11]
  4041ec:	tst	w12, w8
  4041f0:	b.ne	4041fc <ferror@plt+0x17ac>  // b.any
  4041f4:	orr	w8, w12, w8
  4041f8:	str	w8, [x25, #3584]
  4041fc:	add	x9, x9, #0x1
  404200:	cmp	x9, #0x2d
  404204:	add	x11, x11, #0x28
  404208:	b.ne	4041e0 <ferror@plt+0x1790>  // b.any
  40420c:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x7218>
  404210:	ldr	w9, [x9, #1712]
  404214:	cbz	w9, 404394 <ferror@plt+0x1944>
  404218:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x7218>
  40421c:	ldr	w9, [x9, #1720]
  404220:	cbnz	w9, 404394 <ferror@plt+0x1944>
  404224:	mov	w9, #0x477                 	// #1143
  404228:	and	w9, w8, w9
  40422c:	cbz	w9, 404394 <ferror@plt+0x1944>
  404230:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404234:	adrp	x1, 418000 <ferror@plt+0x155b0>
  404238:	add	x0, x0, #0x5bd
  40423c:	add	x1, x1, #0x1c4
  404240:	bl	402550 <popen@plt>
  404244:	cbz	x0, 404390 <ferror@plt+0x1940>
  404248:	mov	x19, x0
  40424c:	add	x0, sp, #0x470
  404250:	mov	w1, #0x80                  	// #128
  404254:	mov	x2, x19
  404258:	bl	402a20 <fgets@plt>
  40425c:	cbz	x0, 404380 <ferror@plt+0x1930>
  404260:	add	x0, sp, #0x470
  404264:	mov	w1, #0x80                  	// #128
  404268:	mov	x2, x19
  40426c:	bl	402a20 <fgets@plt>
  404270:	cbz	x0, 404380 <ferror@plt+0x1930>
  404274:	mov	w25, #0x6374                	// #25460
  404278:	add	x8, sp, #0x60
  40427c:	mov	w26, #0x7072                	// #28786
  404280:	adrp	x20, 416000 <ferror@plt+0x135b0>
  404284:	movk	w25, #0x70, lsl #16
  404288:	movk	w26, #0x2e63, lsl #16
  40428c:	add	x20, x20, #0x5de
  404290:	adrp	x27, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404294:	add	x23, x8, #0x4
  404298:	movi	v0.2d, #0x0
  40429c:	add	x0, sp, #0x470
  4042a0:	add	x2, sp, #0x460
  4042a4:	add	x3, sp, #0x510
  4042a8:	add	x4, sp, #0x50c
  4042ac:	mov	x1, x20
  4042b0:	mov	x5, x23
  4042b4:	stur	q0, [x23, #108]
  4042b8:	stp	q0, q0, [x23, #80]
  4042bc:	stp	q0, q0, [x23, #48]
  4042c0:	stp	q0, q0, [x23, #16]
  4042c4:	str	q0, [x23]
  4042c8:	str	w26, [sp, #96]
  4042cc:	bl	402940 <__isoc99_sscanf@plt>
  4042d0:	cmp	w0, #0x4
  4042d4:	b.ne	40436c <ferror@plt+0x191c>  // b.any
  4042d8:	mov	w0, #0x20                  	// #32
  4042dc:	bl	402530 <malloc@plt>
  4042e0:	cbz	x0, 40436c <ferror@plt+0x191c>
  4042e4:	ldr	w8, [sp, #1292]
  4042e8:	mov	x24, x0
  4042ec:	str	w8, [x0, #8]
  4042f0:	add	x0, sp, #0x60
  4042f4:	bl	402640 <strdup@plt>
  4042f8:	ldr	w8, [sp, #1296]
  4042fc:	str	x0, [x24, #16]
  404300:	cmp	w8, w25
  404304:	b.eq	40433c <ferror@plt+0x18ec>  // b.none
  404308:	ldr	w8, [sp, #1296]
  40430c:	add	w9, w25, #0x101
  404310:	cmp	w8, w9
  404314:	b.eq	404348 <ferror@plt+0x18f8>  // b.none
  404318:	ldr	w8, [sp, #1296]
  40431c:	ldrb	w9, [sp, #1300]
  404320:	mov	w10, #0x6373                	// #25459
  404324:	movk	w10, #0x7074, lsl #16
  404328:	eor	w8, w8, w10
  40432c:	orr	w8, w8, w9
  404330:	cbz	w8, 404354 <ferror@plt+0x1904>
  404334:	str	xzr, [x24, #24]
  404338:	b	404360 <ferror@plt+0x1910>
  40433c:	adrp	x8, 417000 <ferror@plt+0x145b0>
  404340:	add	x8, x8, #0x1a5
  404344:	b	40435c <ferror@plt+0x190c>
  404348:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40434c:	add	x8, x8, #0x179
  404350:	b	40435c <ferror@plt+0x190c>
  404354:	adrp	x8, 415000 <ferror@plt+0x125b0>
  404358:	add	x8, x8, #0x6cf
  40435c:	str	x8, [x24, #24]
  404360:	ldr	x8, [x27, #3624]
  404364:	str	x24, [x27, #3624]
  404368:	str	x8, [x24]
  40436c:	add	x0, sp, #0x470
  404370:	mov	w1, #0x80                  	// #128
  404374:	mov	x2, x19
  404378:	bl	402a20 <fgets@plt>
  40437c:	cbnz	x0, 404298 <ferror@plt+0x1848>
  404380:	mov	x0, x19
  404384:	bl	402970 <pclose@plt>
  404388:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40438c:	adrp	x25, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404390:	ldr	w8, [x25, #3584]
  404394:	cbz	w8, 405318 <ferror@plt+0x28c8>
  404398:	ldr	x9, [x28, #3592]
  40439c:	cbz	x9, 40532c <ferror@plt+0x28dc>
  4043a0:	ldr	w9, [x24, #3588]
  4043a4:	cbz	w9, 405344 <ferror@plt+0x28f4>
  4043a8:	ldr	x9, [sp, #48]
  4043ac:	cbnz	x9, 405378 <ferror@plt+0x2928>
  4043b0:	ldr	x3, [sp, #80]
  4043b4:	adrp	x0, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4043b8:	add	x0, x0, #0xe10
  4043bc:	mov	w1, w22
  4043c0:	mov	x2, x21
  4043c4:	bl	40b470 <ferror@plt+0x8a20>
  4043c8:	cbnz	w0, 405238 <ferror@plt+0x27e8>
  4043cc:	ldr	w8, [x25, #3584]
  4043d0:	sub	w9, w8, #0x1
  4043d4:	tst	w8, w9
  4043d8:	b.ne	4043e8 <ferror@plt+0x1998>  // b.any
  4043dc:	adrp	x8, 429000 <memcpy@GLIBC_2.17>
  4043e0:	mov	w9, #0x1                   	// #1
  4043e4:	str	w9, [x8, #960]
  4043e8:	ldr	w8, [x24, #3588]
  4043ec:	sub	w9, w8, #0x1
  4043f0:	tst	w8, w9
  4043f4:	b.ne	404404 <ferror@plt+0x19b4>  // b.any
  4043f8:	adrp	x8, 429000 <memcpy@GLIBC_2.17>
  4043fc:	mov	w9, #0x1                   	// #1
  404400:	str	w9, [x8, #1000]
  404404:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404408:	ldrb	w8, [x8, #3672]
  40440c:	tbnz	w8, #0, 40445c <ferror@plt+0x1a0c>
  404410:	adrp	x20, 429000 <memcpy@GLIBC_2.17>
  404414:	ldr	x8, [x20, #1336]
  404418:	adrp	x21, 429000 <memcpy@GLIBC_2.17>
  40441c:	add	x21, x21, #0x3a8
  404420:	sub	x9, x8, x21
  404424:	cmp	x9, #0x168
  404428:	b.eq	40445c <ferror@plt+0x1a0c>  // b.none
  40442c:	adrp	x19, 416000 <ferror@plt+0x135b0>
  404430:	add	x19, x19, #0x6f9
  404434:	ldr	w9, [x8, #24]
  404438:	cbnz	w9, 404448 <ferror@plt+0x19f8>
  40443c:	ldr	x1, [x8, #8]
  404440:	mov	x0, x19
  404444:	bl	4070e4 <ferror@plt+0x4694>
  404448:	bl	4080cc <ferror@plt+0x567c>
  40444c:	ldr	x8, [x20, #1336]
  404450:	sub	x9, x8, x21
  404454:	cmp	x9, #0x168
  404458:	b.ne	404434 <ferror@plt+0x19e4>  // b.any
  40445c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404460:	ldr	x0, [x8, #3552]
  404464:	bl	402840 <fflush@plt>
  404468:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40446c:	ldrb	w8, [x8, #3652]
  404470:	cmp	w8, #0x1
  404474:	b.eq	405394 <ferror@plt+0x2944>  // b.none
  404478:	ldr	w8, [x25, #3584]
  40447c:	mov	w23, #0xe240                	// #57920
  404480:	movk	w23, #0x1, lsl #16
  404484:	adrp	x22, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404488:	tbz	w8, #9, 404618 <ferror@plt+0x1bc8>
  40448c:	ldrb	w8, [x22, #3594]
  404490:	tbz	w8, #0, 404614 <ferror@plt+0x1bc4>
  404494:	ldrb	w8, [x24, #3588]
  404498:	tbz	w8, #7, 404614 <ferror@plt+0x1bc4>
  40449c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4044a0:	add	x0, x0, #0x43
  4044a4:	bl	4029d0 <getenv@plt>
  4044a8:	cbnz	x0, 404508 <ferror@plt+0x1ab8>
  4044ac:	adrp	x0, 415000 <ferror@plt+0x125b0>
  4044b0:	add	x0, x0, #0x73d
  4044b4:	bl	4029d0 <getenv@plt>
  4044b8:	cbnz	x0, 404508 <ferror@plt+0x1ab8>
  4044bc:	add	x8, sp, #0x470
  4044c0:	stur	xzr, [x8, #172]
  4044c4:	stur	xzr, [x8, #180]
  4044c8:	stur	xzr, [x8, #188]
  4044cc:	mov	x8, #0x24                  	// #36
  4044d0:	movk	x8, #0x14, lsl #32
  4044d4:	adrp	x2, 409000 <ferror@plt+0x65b0>
  4044d8:	movk	x8, #0x301, lsl #48
  4044dc:	mov	w9, #0xff10                	// #65296
  4044e0:	mov	w10, #0x3                   	// #3
  4044e4:	add	x2, x2, #0x4d8
  4044e8:	add	x0, sp, #0x510
  4044ec:	mov	w1, #0x24                  	// #36
  4044f0:	str	w23, [sp, #1304]
  4044f4:	str	x8, [sp, #1296]
  4044f8:	strh	w9, [sp, #1312]
  4044fc:	str	w10, [sp, #1320]
  404500:	bl	409fc4 <ferror@plt+0x7574>
  404504:	cbz	w0, 404614 <ferror@plt+0x1bc4>
  404508:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40450c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404510:	add	x0, x0, #0x43
  404514:	add	x1, x1, #0x54
  404518:	bl	406074 <ferror@plt+0x3624>
  40451c:	cbz	x0, 404614 <ferror@plt+0x1bc4>
  404520:	mov	x19, x0
  404524:	add	x0, sp, #0x60
  404528:	mov	w1, #0x100                 	// #256
  40452c:	mov	x2, x19
  404530:	bl	402a20 <fgets@plt>
  404534:	cbz	x0, 40460c <ferror@plt+0x1bbc>
  404538:	add	x0, sp, #0x60
  40453c:	mov	w1, #0x100                 	// #256
  404540:	mov	x2, x19
  404544:	mov	x26, x25
  404548:	mov	x25, x24
  40454c:	bl	402a20 <fgets@plt>
  404550:	cbz	x0, 4045e0 <ferror@plt+0x1b90>
  404554:	adrp	x20, 417000 <ferror@plt+0x145b0>
  404558:	adrp	x21, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40455c:	add	x23, sp, #0x4fc
  404560:	add	x24, sp, #0x470
  404564:	add	x20, x20, #0x60
  404568:	add	x21, x21, #0xe00
  40456c:	add	x0, sp, #0x60
  404570:	add	x2, sp, #0x510
  404574:	add	x3, sp, #0x460
  404578:	add	x4, sp, #0x50c
  40457c:	add	x5, sp, #0x508
  404580:	add	x6, sp, #0x504
  404584:	add	x7, sp, #0x500
  404588:	mov	x1, x20
  40458c:	stp	x24, x23, [sp]
  404590:	bl	402940 <__isoc99_sscanf@plt>
  404594:	ldr	w1, [sp, #1120]
  404598:	ldr	w2, [sp, #1292]
  40459c:	ldr	w3, [sp, #1288]
  4045a0:	ldr	w7, [sp, #1284]
  4045a4:	ldr	w8, [sp, #1280]
  4045a8:	ldr	x9, [sp, #1296]
  4045ac:	ldr	x10, [sp, #1136]
  4045b0:	mov	x0, x21
  4045b4:	mov	w4, wzr
  4045b8:	mov	w5, wzr
  4045bc:	mov	w6, wzr
  4045c0:	stp	x9, x10, [sp, #8]
  4045c4:	str	w8, [sp]
  4045c8:	bl	409c5c <ferror@plt+0x720c>
  4045cc:	add	x0, sp, #0x60
  4045d0:	mov	w1, #0x100                 	// #256
  4045d4:	mov	x2, x19
  4045d8:	bl	402a20 <fgets@plt>
  4045dc:	cbnz	x0, 40456c <ferror@plt+0x1b1c>
  4045e0:	mov	x0, x19
  4045e4:	bl	402500 <fclose@plt>
  4045e8:	mov	w23, #0xe240                	// #57920
  4045ec:	mov	x24, x25
  4045f0:	mov	x25, x26
  4045f4:	movk	w23, #0x1, lsl #16
  4045f8:	b	404614 <ferror@plt+0x1bc4>
  4045fc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404600:	add	x0, x0, #0x366
  404604:	bl	4023a0 <perror@plt>
  404608:	b	403e5c <ferror@plt+0x140c>
  40460c:	mov	x0, x19
  404610:	bl	402500 <fclose@plt>
  404614:	ldr	w8, [x25, #3584]
  404618:	tst	w8, #0x180
  40461c:	b.eq	4046d0 <ferror@plt+0x1c80>  // b.none
  404620:	ldrb	w8, [x22, #3594]
  404624:	tbz	w8, #1, 4046d0 <ferror@plt+0x1c80>
  404628:	ldrb	w8, [x24, #3588]
  40462c:	tbz	w8, #7, 4046d0 <ferror@plt+0x1c80>
  404630:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404634:	add	x0, x0, #0x7c
  404638:	bl	4029d0 <getenv@plt>
  40463c:	cbnz	x0, 40469c <ferror@plt+0x1c4c>
  404640:	adrp	x0, 415000 <ferror@plt+0x125b0>
  404644:	add	x0, x0, #0x73d
  404648:	bl	4029d0 <getenv@plt>
  40464c:	cbnz	x0, 40469c <ferror@plt+0x1c4c>
  404650:	add	x8, sp, #0x470
  404654:	stur	xzr, [x8, #172]
  404658:	stur	xzr, [x8, #180]
  40465c:	stur	xzr, [x8, #188]
  404660:	mov	x8, #0x24                  	// #36
  404664:	movk	x8, #0x14, lsl #32
  404668:	adrp	x2, 409000 <ferror@plt+0x65b0>
  40466c:	movk	x8, #0x301, lsl #48
  404670:	mov	w9, #0x11                  	// #17
  404674:	mov	w10, #0x3d                  	// #61
  404678:	add	x2, x2, #0xf4
  40467c:	add	x0, sp, #0x510
  404680:	mov	w1, #0x24                  	// #36
  404684:	str	w23, [sp, #1304]
  404688:	str	x8, [sp, #1296]
  40468c:	strb	w9, [sp, #1312]
  404690:	str	w10, [sp, #1320]
  404694:	bl	409fc4 <ferror@plt+0x7574>
  404698:	cbz	w0, 4046d0 <ferror@plt+0x1c80>
  40469c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4046a0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4046a4:	add	x0, x0, #0x7c
  4046a8:	add	x1, x1, #0x8c
  4046ac:	bl	406074 <ferror@plt+0x3624>
  4046b0:	cbz	x0, 4046d0 <ferror@plt+0x1c80>
  4046b4:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  4046b8:	add	x1, x1, #0x13c
  4046bc:	mov	w2, #0x11                  	// #17
  4046c0:	mov	x19, x0
  4046c4:	bl	40a068 <ferror@plt+0x7618>
  4046c8:	mov	x0, x19
  4046cc:	bl	402500 <fclose@plt>
  4046d0:	ldr	w8, [x25, #3584]
  4046d4:	tst	w8, #0x70
  4046d8:	b.eq	404aec <ferror@plt+0x209c>  // b.none
  4046dc:	ldrb	w8, [x28, #3592]
  4046e0:	str	xzr, [sp, #1120]
  4046e4:	tbz	w8, #1, 404ae8 <ferror@plt+0x2098>
  4046e8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4046ec:	add	x0, x0, #0xb5
  4046f0:	bl	4029d0 <getenv@plt>
  4046f4:	cbnz	x0, 40478c <ferror@plt+0x1d3c>
  4046f8:	adrp	x0, 415000 <ferror@plt+0x125b0>
  4046fc:	add	x0, x0, #0x73d
  404700:	bl	4029d0 <getenv@plt>
  404704:	cbnz	x0, 40478c <ferror@plt+0x1d3c>
  404708:	add	x8, sp, #0x470
  40470c:	stur	xzr, [x8, #172]
  404710:	stur	xzr, [x8, #180]
  404714:	stur	xzr, [x8, #188]
  404718:	mov	x8, #0x28                  	// #40
  40471c:	movk	x8, #0x14, lsl #32
  404720:	movk	x8, #0x301, lsl #48
  404724:	adrp	x10, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404728:	str	x8, [sp, #1296]
  40472c:	ldrb	w8, [x10, #3636]
  404730:	mov	w9, #0x1                   	// #1
  404734:	strb	w9, [sp, #1312]
  404738:	mov	w9, #0x15                  	// #21
  40473c:	cmp	w8, #0x0
  404740:	mov	w8, #0x35                  	// #53
  404744:	csel	w8, w8, w9, ne  // ne = any
  404748:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x7218>
  40474c:	ldr	w10, [x24, #3588]
  404750:	ldr	w9, [x9, #1672]
  404754:	str	wzr, [sp, #1332]
  404758:	str	w23, [sp, #1304]
  40475c:	str	w10, [sp, #1316]
  404760:	str	w8, [sp, #1324]
  404764:	cbz	w9, 404774 <ferror@plt+0x1d24>
  404768:	mov	w9, #0xa                   	// #10
  40476c:	orr	w8, w8, w9
  404770:	str	w8, [sp, #1324]
  404774:	adrp	x2, 408000 <ferror@plt+0x55b0>
  404778:	add	x2, x2, #0xec4
  40477c:	add	x0, sp, #0x510
  404780:	mov	w1, #0x28                  	// #40
  404784:	bl	409fc4 <ferror@plt+0x7574>
  404788:	cbz	w0, 404ae8 <ferror@plt+0x2098>
  40478c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404790:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404794:	add	x0, x0, #0xb5
  404798:	add	x1, x1, #0xc3
  40479c:	bl	406074 <ferror@plt+0x3624>
  4047a0:	cbz	x0, 404ae8 <ferror@plt+0x2098>
  4047a4:	mov	x19, x0
  4047a8:	add	x0, sp, #0x60
  4047ac:	mov	w1, #0x100                 	// #256
  4047b0:	mov	x2, x19
  4047b4:	bl	402a20 <fgets@plt>
  4047b8:	cbz	x0, 404a8c <ferror@plt+0x203c>
  4047bc:	ldr	w8, [sp, #96]
  4047c0:	mov	w9, #0x6550                	// #25936
  4047c4:	movk	w9, #0x7265, lsl #16
  4047c8:	add	x0, sp, #0x60
  4047cc:	cmp	w8, w9
  4047d0:	cset	w8, ne  // ne = any
  4047d4:	mov	w1, #0x100                 	// #256
  4047d8:	mov	x2, x19
  4047dc:	str	w8, [sp, #80]
  4047e0:	bl	402a20 <fgets@plt>
  4047e4:	cbz	x0, 404aa0 <ferror@plt+0x2050>
  4047e8:	mov	w22, #0x1                   	// #1
  4047ec:	str	wzr, [sp, #88]
  4047f0:	mov	w0, #0x1                   	// #1
  4047f4:	mov	w1, #0x268                 	// #616
  4047f8:	bl	4025e0 <calloc@plt>
  4047fc:	cbz	x0, 404aa0 <ferror@plt+0x2050>
  404800:	add	x25, x0, #0x224
  404804:	add	x26, x0, #0x22c
  404808:	add	x24, x0, #0x8
  40480c:	add	x27, x0, #0x228
  404810:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404814:	mov	x23, x0
  404818:	add	x4, x0, #0x230
  40481c:	add	x21, x0, #0x234
  404820:	add	x0, sp, #0x60
  404824:	add	x5, sp, #0x50c
  404828:	add	x8, sp, #0x470
  40482c:	add	x1, x1, #0xd1
  404830:	mov	x2, x25
  404834:	mov	x3, x26
  404838:	mov	x6, x24
  40483c:	mov	x7, x27
  404840:	stp	x21, x8, [sp]
  404844:	bl	402940 <__isoc99_sscanf@plt>
  404848:	cmp	w0, #0x7
  40484c:	b.gt	404854 <ferror@plt+0x1e04>
  404850:	strb	wzr, [sp, #1136]
  404854:	ldr	w8, [x23, #564]
  404858:	ldrb	w9, [sp, #1294]
  40485c:	strh	w22, [x23, #286]
  404860:	strh	w22, [x23, #22]
  404864:	str	w8, [x23, #544]
  404868:	tbnz	w9, #0, 4048b4 <ferror@plt+0x1e64>
  40486c:	ldr	w20, [x27]
  404870:	cmp	w20, #0x1
  404874:	b.lt	4048bc <ferror@plt+0x1e6c>  // b.tstop
  404878:	cmp	w20, #0x4
  40487c:	b.hi	4048bc <ferror@plt+0x1e6c>  // b.pmore
  404880:	adrp	x9, 417000 <ferror@plt+0x145b0>
  404884:	subs	w8, w20, #0x1
  404888:	add	x9, x9, #0x324
  40488c:	ldr	w20, [x9, w8, sxtw #2]
  404890:	str	w20, [x27]
  404894:	b.ne	4048bc <ferror@plt+0x1e6c>  // b.any
  404898:	ldr	w8, [x24]
  40489c:	cmp	w8, #0x2
  4048a0:	b.ne	4048bc <ferror@plt+0x1e6c>  // b.any
  4048a4:	ldr	w8, [x25]
  4048a8:	cbz	w8, 4048bc <ferror@plt+0x1e6c>
  4048ac:	mov	w20, #0x1                   	// #1
  4048b0:	b	4048b8 <ferror@plt+0x1e68>
  4048b4:	mov	w20, #0xa                   	// #10
  4048b8:	str	w20, [x27]
  4048bc:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4048c0:	mov	x0, x23
  4048c4:	add	x1, x1, #0xe00
  4048c8:	bl	4099e0 <ferror@plt+0x6f90>
  4048cc:	tbnz	w0, #0, 404a64 <ferror@plt+0x2014>
  4048d0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4048d4:	ldr	w8, [x8, #3588]
  4048d8:	lsr	w8, w8, w20
  4048dc:	tbz	w8, #0, 404a64 <ferror@plt+0x2014>
  4048e0:	ldr	w8, [sp, #80]
  4048e4:	cbz	w8, 4048f0 <ferror@plt+0x1ea0>
  4048e8:	str	wzr, [x25]
  4048ec:	str	xzr, [x26]
  4048f0:	ldrb	w8, [sp, #1136]
  4048f4:	cbz	w8, 404908 <ferror@plt+0x1eb8>
  4048f8:	add	x0, sp, #0x470
  4048fc:	bl	402640 <strdup@plt>
  404900:	str	x0, [x23, #592]
  404904:	cbz	x0, 404a98 <ferror@plt+0x2048>
  404908:	ldr	w8, [x25]
  40490c:	cbz	w8, 404950 <ferror@plt+0x1f00>
  404910:	ldr	x9, [sp, #1120]
  404914:	cbz	x9, 40492c <ferror@plt+0x1edc>
  404918:	ldr	w10, [x9, #544]
  40491c:	cmp	w8, w10
  404920:	b.eq	404938 <ferror@plt+0x1ee8>  // b.none
  404924:	ldr	x9, [x9]
  404928:	cbnz	x9, 404918 <ferror@plt+0x1ec8>
  40492c:	adrp	x8, 416000 <ferror@plt+0x135b0>
  404930:	add	x8, x8, #0x709
  404934:	b	40494c <ferror@plt+0x1efc>
  404938:	ldr	x8, [x9, #592]
  40493c:	adrp	x9, 415000 <ferror@plt+0x125b0>
  404940:	add	x9, x9, #0x426
  404944:	cmp	x8, #0x0
  404948:	csel	x8, x9, x8, eq  // eq = none
  40494c:	str	x8, [x23, #600]
  404950:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404954:	ldr	x25, [x8, #3600]
  404958:	cbz	x25, 4049ac <ferror@plt+0x1f5c>
  40495c:	add	x0, sp, #0x510
  404960:	mov	w2, #0x268                 	// #616
  404964:	mov	w1, wzr
  404968:	bl	4025b0 <memset@plt>
  40496c:	ldr	x8, [x23, #592]
  404970:	ldr	x26, [x23, #600]
  404974:	strh	w22, [sp, #1318]
  404978:	strh	w22, [sp, #1582]
  40497c:	str	x8, [sp, #1320]
  404980:	cbz	x26, 40499c <ferror@plt+0x1f4c>
  404984:	adrp	x1, 415000 <ferror@plt+0x125b0>
  404988:	mov	x0, x26
  40498c:	add	x1, x1, #0x426
  404990:	bl	402720 <strcmp@plt>
  404994:	cbz	w0, 40499c <ferror@plt+0x1f4c>
  404998:	str	x26, [sp, #1584]
  40499c:	add	x1, sp, #0x510
  4049a0:	mov	x0, x25
  4049a4:	bl	40695c <ferror@plt+0x3f0c>
  4049a8:	cbz	w0, 404a5c <ferror@plt+0x200c>
  4049ac:	ldr	x8, [sp, #1120]
  4049b0:	cbz	x8, 4049c4 <ferror@plt+0x1f74>
  4049b4:	ldr	w9, [x24]
  4049b8:	ldr	w11, [x8, #8]
  4049bc:	cmp	w9, w11
  4049c0:	b.cs	404a20 <ferror@plt+0x1fd0>  // b.hs, b.nlast
  4049c4:	add	x10, sp, #0x460
  4049c8:	ldr	w9, [sp, #88]
  4049cc:	ldr	x8, [x10]
  4049d0:	add	w9, w9, #0x1
  4049d4:	cmp	w9, #0x6a7
  4049d8:	str	w9, [sp, #88]
  4049dc:	str	x8, [x23]
  4049e0:	str	x23, [x10]
  4049e4:	b.cc	404a6c <ferror@plt+0x201c>  // b.lo, b.ul, b.last
  4049e8:	ldr	x23, [sp, #1120]
  4049ec:	cbz	x23, 404a18 <ferror@plt+0x1fc8>
  4049f0:	mov	x0, x23
  4049f4:	bl	409a28 <ferror@plt+0x6fd8>
  4049f8:	ldr	x20, [x23]
  4049fc:	str	x20, [sp, #1120]
  404a00:	ldr	x0, [x23, #592]
  404a04:	bl	4027a0 <free@plt>
  404a08:	mov	x0, x23
  404a0c:	bl	4027a0 <free@plt>
  404a10:	mov	x23, x20
  404a14:	cbnz	x20, 4049f0 <ferror@plt+0x1fa0>
  404a18:	str	wzr, [sp, #88]
  404a1c:	b	404a6c <ferror@plt+0x201c>
  404a20:	add	x10, sp, #0x460
  404a24:	cmp	w9, w11
  404a28:	b.ne	404a3c <ferror@plt+0x1fec>  // b.any
  404a2c:	ldr	w11, [x21]
  404a30:	ldr	w12, [x8, #564]
  404a34:	cmp	w11, w12
  404a38:	b.cc	4049c8 <ferror@plt+0x1f78>  // b.lo, b.ul, b.last
  404a3c:	ldr	x12, [x8]
  404a40:	cbz	x12, 404a84 <ferror@plt+0x2034>
  404a44:	ldr	w11, [x12, #8]
  404a48:	mov	x10, x8
  404a4c:	mov	x8, x12
  404a50:	cmp	w9, w11
  404a54:	b.cs	404a24 <ferror@plt+0x1fd4>  // b.hs, b.nlast
  404a58:	b	4049c8 <ferror@plt+0x1f78>
  404a5c:	ldr	x0, [x23, #592]
  404a60:	bl	4027a0 <free@plt>
  404a64:	mov	x0, x23
  404a68:	bl	4027a0 <free@plt>
  404a6c:	add	x0, sp, #0x60
  404a70:	mov	w1, #0x100                 	// #256
  404a74:	mov	x2, x19
  404a78:	bl	402a20 <fgets@plt>
  404a7c:	cbnz	x0, 4047f0 <ferror@plt+0x1da0>
  404a80:	b	404aa0 <ferror@plt+0x2050>
  404a84:	mov	x10, x8
  404a88:	b	4049c8 <ferror@plt+0x1f78>
  404a8c:	mov	x0, x19
  404a90:	bl	402500 <fclose@plt>
  404a94:	b	404ae8 <ferror@plt+0x2098>
  404a98:	mov	x0, x23
  404a9c:	bl	4027a0 <free@plt>
  404aa0:	mov	x0, x19
  404aa4:	bl	402500 <fclose@plt>
  404aa8:	ldr	x19, [sp, #1120]
  404aac:	mov	w23, #0xe240                	// #57920
  404ab0:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404ab4:	adrp	x25, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404ab8:	movk	w23, #0x1, lsl #16
  404abc:	cbz	x19, 404ae8 <ferror@plt+0x2098>
  404ac0:	mov	x0, x19
  404ac4:	bl	409a28 <ferror@plt+0x6fd8>
  404ac8:	ldr	x20, [x19]
  404acc:	str	x20, [sp, #1120]
  404ad0:	ldr	x0, [x19, #592]
  404ad4:	bl	4027a0 <free@plt>
  404ad8:	mov	x0, x19
  404adc:	bl	4027a0 <free@plt>
  404ae0:	mov	x19, x20
  404ae4:	cbnz	x20, 404ac0 <ferror@plt+0x2070>
  404ae8:	ldr	w8, [x25, #3584]
  404aec:	tbz	w8, #3, 404be0 <ferror@plt+0x2190>
  404af0:	ldr	x19, [x28, #3592]
  404af4:	mov	w8, #0x404                 	// #1028
  404af8:	tst	x19, x8
  404afc:	b.eq	404be0 <ferror@plt+0x2190>  // b.none
  404b00:	adrp	x9, 417000 <ferror@plt+0x145b0>
  404b04:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404b08:	adrp	x8, 42d000 <stdin@@GLIBC_2.17+0x218>
  404b0c:	add	x9, x9, #0xfb
  404b10:	add	x0, x0, #0xea
  404b14:	str	x9, [x8, #1784]
  404b18:	bl	4029d0 <getenv@plt>
  404b1c:	cbnz	x0, 404b30 <ferror@plt+0x20e0>
  404b20:	adrp	x0, 415000 <ferror@plt+0x125b0>
  404b24:	add	x0, x0, #0x73d
  404b28:	bl	4029d0 <getenv@plt>
  404b2c:	cbz	x0, 404b74 <ferror@plt+0x2124>
  404b30:	tbnz	w19, #2, 404b88 <ferror@plt+0x2138>
  404b34:	tbz	w19, #10, 404be0 <ferror@plt+0x2190>
  404b38:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404b3c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404b40:	add	x0, x0, #0xff
  404b44:	add	x1, x1, #0x10d
  404b48:	bl	406074 <ferror@plt+0x3624>
  404b4c:	cbz	x0, 404be0 <ferror@plt+0x2190>
  404b50:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404b54:	add	x1, x1, #0x1f4
  404b58:	mov	w2, #0xa                   	// #10
  404b5c:	mov	x19, x0
  404b60:	bl	40a068 <ferror@plt+0x7618>
  404b64:	cbnz	w0, 404bb8 <ferror@plt+0x2168>
  404b68:	mov	x0, x19
  404b6c:	bl	402500 <fclose@plt>
  404b70:	b	404be0 <ferror@plt+0x2190>
  404b74:	mov	w1, #0xff                  	// #255
  404b78:	bl	405690 <ferror@plt+0x2c40>
  404b7c:	cbz	w0, 404be0 <ferror@plt+0x2190>
  404b80:	ldr	x19, [x28, #3592]
  404b84:	tbz	w19, #2, 404b34 <ferror@plt+0x20e4>
  404b88:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404b8c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404b90:	add	x0, x0, #0xea
  404b94:	add	x1, x1, #0xf7
  404b98:	bl	406074 <ferror@plt+0x3624>
  404b9c:	cbz	x0, 404bd0 <ferror@plt+0x2180>
  404ba0:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404ba4:	add	x1, x1, #0x1f4
  404ba8:	mov	w2, #0x2                   	// #2
  404bac:	mov	x19, x0
  404bb0:	bl	40a068 <ferror@plt+0x7618>
  404bb4:	cbz	w0, 404ed8 <ferror@plt+0x2488>
  404bb8:	bl	4029c0 <__errno_location@plt>
  404bbc:	ldr	w21, [x0]
  404bc0:	mov	x20, x0
  404bc4:	mov	x0, x19
  404bc8:	bl	402500 <fclose@plt>
  404bcc:	b	404bdc <ferror@plt+0x218c>
  404bd0:	bl	4029c0 <__errno_location@plt>
  404bd4:	ldr	w21, [x0]
  404bd8:	mov	x20, x0
  404bdc:	str	w21, [x20]
  404be0:	ldrb	w8, [x25, #3584]
  404be4:	tbz	w8, #2, 404cd8 <ferror@plt+0x2288>
  404be8:	ldr	x19, [x28, #3592]
  404bec:	mov	w8, #0x404                 	// #1028
  404bf0:	tst	x19, x8
  404bf4:	b.eq	404cd8 <ferror@plt+0x2288>  // b.none
  404bf8:	adrp	x9, 417000 <ferror@plt+0x145b0>
  404bfc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404c00:	adrp	x8, 42d000 <stdin@@GLIBC_2.17+0x218>
  404c04:	add	x9, x9, #0x179
  404c08:	add	x0, x0, #0x168
  404c0c:	str	x9, [x8, #1784]
  404c10:	bl	4029d0 <getenv@plt>
  404c14:	cbnz	x0, 404c28 <ferror@plt+0x21d8>
  404c18:	adrp	x0, 415000 <ferror@plt+0x125b0>
  404c1c:	add	x0, x0, #0x73d
  404c20:	bl	4029d0 <getenv@plt>
  404c24:	cbz	x0, 404c6c <ferror@plt+0x221c>
  404c28:	tbnz	w19, #2, 404c80 <ferror@plt+0x2230>
  404c2c:	tbz	w19, #10, 404cd8 <ferror@plt+0x2288>
  404c30:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404c34:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404c38:	add	x0, x0, #0x17d
  404c3c:	add	x1, x1, #0x18b
  404c40:	bl	406074 <ferror@plt+0x3624>
  404c44:	cbz	x0, 404cd8 <ferror@plt+0x2288>
  404c48:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404c4c:	add	x1, x1, #0x1f4
  404c50:	mov	w2, #0xa                   	// #10
  404c54:	mov	x19, x0
  404c58:	bl	40a068 <ferror@plt+0x7618>
  404c5c:	cbnz	w0, 404cb0 <ferror@plt+0x2260>
  404c60:	mov	x0, x19
  404c64:	bl	402500 <fclose@plt>
  404c68:	b	404cd8 <ferror@plt+0x2288>
  404c6c:	mov	w1, #0x11                  	// #17
  404c70:	bl	405690 <ferror@plt+0x2c40>
  404c74:	cbz	w0, 404cd8 <ferror@plt+0x2288>
  404c78:	ldr	x19, [x28, #3592]
  404c7c:	tbz	w19, #2, 404c2c <ferror@plt+0x21dc>
  404c80:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404c84:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404c88:	add	x0, x0, #0x168
  404c8c:	add	x1, x1, #0x175
  404c90:	bl	406074 <ferror@plt+0x3624>
  404c94:	cbz	x0, 404cc8 <ferror@plt+0x2278>
  404c98:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404c9c:	add	x1, x1, #0x1f4
  404ca0:	mov	w2, #0x2                   	// #2
  404ca4:	mov	x19, x0
  404ca8:	bl	40a068 <ferror@plt+0x7618>
  404cac:	cbz	w0, 404eec <ferror@plt+0x249c>
  404cb0:	bl	4029c0 <__errno_location@plt>
  404cb4:	ldr	w21, [x0]
  404cb8:	mov	x20, x0
  404cbc:	mov	x0, x19
  404cc0:	bl	402500 <fclose@plt>
  404cc4:	b	404cd4 <ferror@plt+0x2284>
  404cc8:	bl	4029c0 <__errno_location@plt>
  404ccc:	ldr	w21, [x0]
  404cd0:	mov	x20, x0
  404cd4:	str	w21, [x20]
  404cd8:	ldrb	w8, [x25, #3584]
  404cdc:	tbz	w8, #0, 404fb8 <ferror@plt+0x2568>
  404ce0:	ldrh	w8, [x28, #3592]
  404ce4:	tst	w8, #0x4040404
  404ce8:	b.eq	404fb8 <ferror@plt+0x2568>  // b.none
  404cec:	adrp	x9, 417000 <ferror@plt+0x145b0>
  404cf0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404cf4:	adrp	x8, 42d000 <stdin@@GLIBC_2.17+0x218>
  404cf8:	add	x9, x9, #0x1a5
  404cfc:	add	x0, x0, #0x225
  404d00:	str	x9, [x8, #1784]
  404d04:	bl	4029d0 <getenv@plt>
  404d08:	cbz	x0, 404e20 <ferror@plt+0x23d0>
  404d0c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  404d10:	add	x1, x1, #0x1c4
  404d14:	bl	402880 <fopen64@plt>
  404d18:	cbz	x0, 404f6c <ferror@plt+0x251c>
  404d1c:	mov	x19, x0
  404d20:	add	x0, sp, #0x60
  404d24:	mov	w2, #0x268                 	// #616
  404d28:	mov	w1, wzr
  404d2c:	bl	4025b0 <memset@plt>
  404d30:	add	x0, sp, #0x510
  404d34:	mov	w1, #0x1                   	// #1
  404d38:	mov	w2, #0x10                  	// #16
  404d3c:	mov	x3, x19
  404d40:	add	x20, sp, #0x510
  404d44:	bl	402760 <fread@plt>
  404d48:	cmp	x0, #0x10
  404d4c:	b.ne	404df4 <ferror@plt+0x23a4>  // b.any
  404d50:	add	x20, x20, #0x10
  404d54:	mov	w22, #0x6                   	// #6
  404d58:	adrp	x23, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404d5c:	ldr	w8, [sp, #1296]
  404d60:	mov	w1, #0x1                   	// #1
  404d64:	mov	x0, x20
  404d68:	mov	x3, x19
  404d6c:	sub	w8, w8, #0xd
  404d70:	and	w21, w8, #0xfffffffc
  404d74:	mov	x2, x21
  404d78:	bl	402760 <fread@plt>
  404d7c:	cmp	x0, x21
  404d80:	b.ne	405200 <ferror@plt+0x27b0>  // b.any
  404d84:	ldrh	w8, [sp, #1300]
  404d88:	cmp	w8, #0x3
  404d8c:	b.eq	404e0c <ferror@plt+0x23bc>  // b.none
  404d90:	cmp	w8, #0x2
  404d94:	b.eq	404f7c <ferror@plt+0x252c>  // b.none
  404d98:	add	x0, sp, #0x510
  404d9c:	add	x1, sp, #0x60
  404da0:	bl	406858 <ferror@plt+0x3e08>
  404da4:	ldr	x0, [x23, #3600]
  404da8:	str	w22, [sp, #104]
  404dac:	cbz	x0, 404dbc <ferror@plt+0x236c>
  404db0:	add	x1, sp, #0x60
  404db4:	bl	40695c <ferror@plt+0x3f0c>
  404db8:	cbz	w0, 404dc8 <ferror@plt+0x2378>
  404dbc:	add	x0, sp, #0x510
  404dc0:	add	x1, sp, #0x60
  404dc4:	bl	406c24 <ferror@plt+0x41d4>
  404dc8:	add	x0, sp, #0x60
  404dcc:	mov	w2, #0x268                 	// #616
  404dd0:	mov	w1, wzr
  404dd4:	bl	4025b0 <memset@plt>
  404dd8:	add	x0, sp, #0x510
  404ddc:	mov	w1, #0x1                   	// #1
  404de0:	mov	w2, #0x10                  	// #16
  404de4:	mov	x3, x19
  404de8:	bl	402760 <fread@plt>
  404dec:	cmp	x0, #0x10
  404df0:	b.eq	404d5c <ferror@plt+0x230c>  // b.none
  404df4:	mov	x0, x19
  404df8:	bl	402a50 <ferror@plt>
  404dfc:	cbnz	w0, 4051f0 <ferror@plt+0x27a0>
  404e00:	mov	x0, x19
  404e04:	bl	4026e0 <feof@plt>
  404e08:	cbnz	w0, 4051d0 <ferror@plt+0x2780>
  404e0c:	mov	x0, x19
  404e10:	bl	402500 <fclose@plt>
  404e14:	mov	w23, #0xe240                	// #57920
  404e18:	movk	w23, #0x1, lsl #16
  404e1c:	b	404fb8 <ferror@plt+0x2568>
  404e20:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404e24:	add	x0, x0, #0x194
  404e28:	bl	4029d0 <getenv@plt>
  404e2c:	cbnz	x0, 404e4c <ferror@plt+0x23fc>
  404e30:	adrp	x0, 415000 <ferror@plt+0x125b0>
  404e34:	add	x0, x0, #0x73d
  404e38:	bl	4029d0 <getenv@plt>
  404e3c:	cbnz	x0, 404e4c <ferror@plt+0x23fc>
  404e40:	mov	w1, #0x6                   	// #6
  404e44:	bl	405690 <ferror@plt+0x2c40>
  404e48:	cbz	w0, 404fb8 <ferror@plt+0x2568>
  404e4c:	mov	w21, #0x100000              	// #1048576
  404e50:	mov	w20, w21
  404e54:	mov	x0, x20
  404e58:	bl	402530 <malloc@plt>
  404e5c:	cbnz	x0, 404e7c <ferror@plt+0x242c>
  404e60:	lsr	w8, w21, #17
  404e64:	lsr	w21, w21, #1
  404e68:	cbnz	w8, 404e50 <ferror@plt+0x2400>
  404e6c:	bl	4029c0 <__errno_location@plt>
  404e70:	mov	w8, #0xc                   	// #12
  404e74:	str	w8, [x0]
  404e78:	b	404fb8 <ferror@plt+0x2568>
  404e7c:	ldr	x8, [x28, #3592]
  404e80:	mov	x19, x0
  404e84:	tbnz	w8, #2, 404f00 <ferror@plt+0x24b0>
  404e88:	tbz	w8, #10, 404fb0 <ferror@plt+0x2560>
  404e8c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404e90:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404e94:	add	x0, x0, #0x1a9
  404e98:	add	x1, x1, #0x1b7
  404e9c:	bl	406074 <ferror@plt+0x3624>
  404ea0:	cbz	x0, 404fb0 <ferror@plt+0x2560>
  404ea4:	mov	x1, x19
  404ea8:	mov	x2, x20
  404eac:	mov	x21, x0
  404eb0:	bl	402420 <setbuffer@plt>
  404eb4:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404eb8:	add	x1, x1, #0x488
  404ebc:	mov	w2, #0xa                   	// #10
  404ec0:	mov	x0, x21
  404ec4:	bl	40a068 <ferror@plt+0x7618>
  404ec8:	cbnz	w0, 404f44 <ferror@plt+0x24f4>
  404ecc:	mov	x0, x21
  404ed0:	bl	402500 <fclose@plt>
  404ed4:	b	404fb0 <ferror@plt+0x2560>
  404ed8:	mov	x0, x19
  404edc:	bl	402500 <fclose@plt>
  404ee0:	ldr	x19, [x28, #3592]
  404ee4:	tbnz	w19, #10, 404b38 <ferror@plt+0x20e8>
  404ee8:	b	404be0 <ferror@plt+0x2190>
  404eec:	mov	x0, x19
  404ef0:	bl	402500 <fclose@plt>
  404ef4:	ldr	x19, [x28, #3592]
  404ef8:	tbnz	w19, #10, 404c30 <ferror@plt+0x21e0>
  404efc:	b	404cd8 <ferror@plt+0x2288>
  404f00:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404f04:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404f08:	add	x0, x0, #0x194
  404f0c:	add	x1, x1, #0x1a1
  404f10:	bl	406074 <ferror@plt+0x3624>
  404f14:	mov	x21, x0
  404f18:	cbz	x0, 404f44 <ferror@plt+0x24f4>
  404f1c:	mov	x0, x21
  404f20:	mov	x1, x19
  404f24:	mov	x2, x20
  404f28:	bl	402420 <setbuffer@plt>
  404f2c:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404f30:	add	x1, x1, #0x488
  404f34:	mov	w2, #0x2                   	// #2
  404f38:	mov	x0, x21
  404f3c:	bl	40a068 <ferror@plt+0x7618>
  404f40:	cbz	w0, 404fa0 <ferror@plt+0x2550>
  404f44:	bl	4029c0 <__errno_location@plt>
  404f48:	ldr	w22, [x0]
  404f4c:	mov	x20, x0
  404f50:	mov	x0, x19
  404f54:	bl	4027a0 <free@plt>
  404f58:	cbz	x21, 404f64 <ferror@plt+0x2514>
  404f5c:	mov	x0, x21
  404f60:	bl	402500 <fclose@plt>
  404f64:	str	w22, [x20]
  404f68:	b	404fb8 <ferror@plt+0x2568>
  404f6c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404f70:	add	x0, x0, #0x1c0
  404f74:	bl	4023a0 <perror@plt>
  404f78:	b	404fb8 <ferror@plt+0x2568>
  404f7c:	ldr	w8, [sp, #1296]
  404f80:	cmp	w8, #0x23
  404f84:	b.hi	405218 <ferror@plt+0x27c8>  // b.pmore
  404f88:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  404f8c:	ldr	x3, [x8, #3528]
  404f90:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404f94:	add	x0, x0, #0x232
  404f98:	mov	w1, #0x10                  	// #16
  404f9c:	b	4051e4 <ferror@plt+0x2794>
  404fa0:	mov	x0, x21
  404fa4:	bl	402500 <fclose@plt>
  404fa8:	ldr	x8, [x28, #3592]
  404fac:	tbnz	w8, #10, 404e8c <ferror@plt+0x243c>
  404fb0:	mov	x0, x19
  404fb4:	bl	4027a0 <free@plt>
  404fb8:	ldr	w19, [x25, #3584]
  404fbc:	tbz	w19, #1, 404ff8 <ferror@plt+0x25a8>
  404fc0:	ldrh	w8, [x28, #3592]
  404fc4:	tst	w8, #0x4040404
  404fc8:	b.eq	404ff8 <ferror@plt+0x25a8>  // b.none
  404fcc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404fd0:	add	x0, x0, #0x28d
  404fd4:	bl	4029d0 <getenv@plt>
  404fd8:	cbnz	x0, 404ff8 <ferror@plt+0x25a8>
  404fdc:	adrp	x0, 415000 <ferror@plt+0x125b0>
  404fe0:	add	x0, x0, #0x73d
  404fe4:	bl	4029d0 <getenv@plt>
  404fe8:	cbnz	x0, 404ff8 <ferror@plt+0x25a8>
  404fec:	mov	w1, #0x21                  	// #33
  404ff0:	bl	405690 <ferror@plt+0x2c40>
  404ff4:	ldr	w19, [x25, #3584]
  404ff8:	tbz	w19, #10, 405034 <ferror@plt+0x25e4>
  404ffc:	ldrh	w8, [x28, #3592]
  405000:	tst	w8, #0x4040404
  405004:	b.eq	405034 <ferror@plt+0x25e4>  // b.none
  405008:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40500c:	add	x0, x0, #0x29b
  405010:	bl	4029d0 <getenv@plt>
  405014:	cbnz	x0, 405034 <ferror@plt+0x25e4>
  405018:	adrp	x0, 415000 <ferror@plt+0x125b0>
  40501c:	add	x0, x0, #0x73d
  405020:	bl	4029d0 <getenv@plt>
  405024:	cbnz	x0, 405034 <ferror@plt+0x25e4>
  405028:	mov	w1, #0x84                  	// #132
  40502c:	bl	405690 <ferror@plt+0x2c40>
  405030:	ldr	w19, [x25, #3584]
  405034:	tst	w19, #0x1800
  405038:	adrp	x20, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40503c:	b.eq	4050a0 <ferror@plt+0x2650>  // b.none
  405040:	add	x9, sp, #0x470
  405044:	ldrb	w8, [x20, #3597]
  405048:	stur	xzr, [x9, #180]
  40504c:	stur	xzr, [x9, #172]
  405050:	stur	xzr, [x9, #188]
  405054:	mov	x9, #0x28                  	// #40
  405058:	movk	x9, #0x14, lsl #32
  40505c:	movk	x9, #0x301, lsl #48
  405060:	str	wzr, [sp, #1332]
  405064:	str	x9, [sp, #1296]
  405068:	str	w23, [sp, #1304]
  40506c:	tbz	w8, #0, 4050a0 <ferror@plt+0x2650>
  405070:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405074:	add	x19, x19, #0xe00
  405078:	ldr	w8, [x19, #4]
  40507c:	adrp	x2, 409000 <ferror@plt+0x65b0>
  405080:	mov	w9, #0x28                  	// #40
  405084:	add	x2, x2, #0x5a0
  405088:	add	x0, sp, #0x510
  40508c:	mov	w1, #0x28                  	// #40
  405090:	strb	w9, [sp, #1312]
  405094:	str	w8, [sp, #1316]
  405098:	bl	409fc4 <ferror@plt+0x7574>
  40509c:	ldr	w19, [x19]
  4050a0:	tbz	w19, #13, 4050e4 <ferror@plt+0x2694>
  4050a4:	adrp	x8, 415000 <ferror@plt+0x125b0>
  4050a8:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4050ac:	add	x8, x8, #0x3b0
  4050b0:	add	x19, x19, #0xe00
  4050b4:	ldr	q0, [x8]
  4050b8:	ldr	w8, [x19, #4]
  4050bc:	adrp	x2, 40a000 <ferror@plt+0x75b0>
  4050c0:	mov	w9, #0x1e                  	// #30
  4050c4:	add	x2, x2, #0x6fc
  4050c8:	add	x0, sp, #0x510
  4050cc:	mov	w1, #0x18                  	// #24
  4050d0:	str	x9, [sp, #1312]
  4050d4:	str	q0, [sp, #1296]
  4050d8:	str	w8, [sp, #1316]
  4050dc:	bl	409fc4 <ferror@plt+0x7574>
  4050e0:	ldr	w19, [x19]
  4050e4:	tbz	w19, #14, 405140 <ferror@plt+0x26f0>
  4050e8:	add	x9, sp, #0x470
  4050ec:	ldrb	w8, [x20, #3597]
  4050f0:	stur	xzr, [x9, #180]
  4050f4:	stur	xzr, [x9, #172]
  4050f8:	stur	xzr, [x9, #188]
  4050fc:	mov	x9, #0x24                  	// #36
  405100:	movk	x9, #0x14, lsl #32
  405104:	movk	x9, #0x301, lsl #48
  405108:	str	x9, [sp, #1296]
  40510c:	str	w23, [sp, #1304]
  405110:	tbz	w8, #4, 405140 <ferror@plt+0x26f0>
  405114:	ldrb	w8, [x24, #3588]
  405118:	tbz	w8, #7, 405140 <ferror@plt+0x26f0>
  40511c:	adrp	x2, 409000 <ferror@plt+0x65b0>
  405120:	mov	w8, #0x2c                  	// #44
  405124:	mov	w9, #0xf                   	// #15
  405128:	add	x2, x2, #0x6c4
  40512c:	add	x0, sp, #0x510
  405130:	mov	w1, #0x24                  	// #36
  405134:	strb	w8, [sp, #1312]
  405138:	str	w9, [sp, #1320]
  40513c:	bl	409fc4 <ferror@plt+0x7574>
  405140:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405144:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405148:	ldr	w8, [x8, #3644]
  40514c:	ldr	w9, [x9, #3660]
  405150:	orr	w8, w9, w8
  405154:	cbz	w8, 4051a4 <ferror@plt+0x2754>
  405158:	adrp	x21, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40515c:	mov	x20, xzr
  405160:	add	x21, x21, #0xe68
  405164:	ldr	x19, [x21, x20, lsl #3]
  405168:	cbz	x19, 405198 <ferror@plt+0x2748>
  40516c:	ldr	x0, [x19, #24]
  405170:	bl	4027a0 <free@plt>
  405174:	ldr	x0, [x19, #32]
  405178:	bl	4027a0 <free@plt>
  40517c:	ldr	x0, [x19, #40]
  405180:	bl	4027a0 <free@plt>
  405184:	ldr	x22, [x19]
  405188:	mov	x0, x19
  40518c:	bl	4027a0 <free@plt>
  405190:	mov	x19, x22
  405194:	cbnz	x22, 40516c <ferror@plt+0x271c>
  405198:	add	x20, x20, #0x1
  40519c:	cmp	x20, #0x100
  4051a0:	b.ne	405164 <ferror@plt+0x2714>  // b.any
  4051a4:	bl	405bac <ferror@plt+0x315c>
  4051a8:	mov	w0, wzr
  4051ac:	add	sp, sp, #0x4, lsl #12
  4051b0:	add	sp, sp, #0x520
  4051b4:	ldp	x20, x19, [sp, #80]
  4051b8:	ldp	x22, x21, [sp, #64]
  4051bc:	ldp	x24, x23, [sp, #48]
  4051c0:	ldp	x26, x25, [sp, #32]
  4051c4:	ldp	x28, x27, [sp, #16]
  4051c8:	ldp	x29, x30, [sp], #96
  4051cc:	ret
  4051d0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4051d4:	ldr	x3, [x8, #3528]
  4051d8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4051dc:	add	x0, x0, #0x1f7
  4051e0:	mov	w1, #0x24                  	// #36
  4051e4:	mov	w2, #0x1                   	// #1
  4051e8:	bl	402810 <fwrite@plt>
  4051ec:	b	404e0c <ferror@plt+0x23bc>
  4051f0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4051f4:	add	x0, x0, #0x1d5
  4051f8:	bl	4023a0 <perror@plt>
  4051fc:	b	404e00 <ferror@plt+0x23b0>
  405200:	mov	x0, x19
  405204:	bl	402a50 <ferror@plt>
  405208:	cbz	w0, 404e00 <ferror@plt+0x23b0>
  40520c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  405210:	add	x0, x0, #0x21c
  405214:	b	4051f8 <ferror@plt+0x27a8>
  405218:	ldr	w8, [sp, #1312]
  40521c:	neg	w20, w8
  405220:	bl	4029c0 <__errno_location@plt>
  405224:	str	w20, [x0]
  405228:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40522c:	add	x0, x0, #0x243
  405230:	bl	4023a0 <perror@plt>
  405234:	b	404e0c <ferror@plt+0x23bc>
  405238:	bl	405400 <ferror@plt+0x29b0>
  40523c:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405240:	adrp	x1, 414000 <ferror@plt+0x115b0>
  405244:	add	x0, x0, #0x581
  405248:	add	x1, x1, #0x1b8
  40524c:	bl	4029a0 <printf@plt>
  405250:	mov	w0, wzr
  405254:	bl	402380 <exit@plt>
  405258:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40525c:	ldr	x0, [x8, #3528]
  405260:	adrp	x1, 415000 <ferror@plt+0x125b0>
  405264:	add	x1, x1, #0x52f
  405268:	mov	x2, x19
  40526c:	bl	402a10 <fprintf@plt>
  405270:	bl	405400 <ferror@plt+0x29b0>
  405274:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405278:	ldr	w9, [x8, #3660]
  40527c:	add	w9, w9, #0x1
  405280:	str	w9, [x8, #3660]
  405284:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405288:	ldr	x3, [x8, #3528]
  40528c:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405290:	add	x0, x0, #0x59c
  405294:	mov	w1, #0x1c                  	// #28
  405298:	mov	w2, #0x1                   	// #1
  40529c:	bl	402810 <fwrite@plt>
  4052a0:	mov	w0, #0x1                   	// #1
  4052a4:	bl	402380 <exit@plt>
  4052a8:	bl	40c620 <ferror@plt+0x9bd0>
  4052ac:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4052b0:	ldr	x3, [x8, #3528]
  4052b4:	adrp	x0, 415000 <ferror@plt+0x125b0>
  4052b8:	add	x0, x0, #0x79e
  4052bc:	mov	w1, #0x1c                  	// #28
  4052c0:	mov	w2, #0x1                   	// #1
  4052c4:	bl	402810 <fwrite@plt>
  4052c8:	bl	4026b0 <abort@plt>
  4052cc:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4052d0:	ldr	x3, [x8, #3528]
  4052d4:	adrp	x0, 415000 <ferror@plt+0x125b0>
  4052d8:	add	x0, x0, #0x554
  4052dc:	mov	w1, #0x1a                  	// #26
  4052e0:	mov	w2, #0x1                   	// #1
  4052e4:	bl	402810 <fwrite@plt>
  4052e8:	b	405310 <ferror@plt+0x28c0>
  4052ec:	adrp	x1, 415000 <ferror@plt+0x125b0>
  4052f0:	add	x1, x1, #0x50e
  4052f4:	mov	x0, x19
  4052f8:	bl	402720 <strcmp@plt>
  4052fc:	cbnz	w0, 405364 <ferror@plt+0x2914>
  405300:	bl	4053e4 <ferror@plt+0x2994>
  405304:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405308:	add	x0, x0, #0x56f
  40530c:	bl	4023a0 <perror@plt>
  405310:	mov	w0, #0xffffffff            	// #-1
  405314:	bl	402380 <exit@plt>
  405318:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40531c:	ldr	x3, [x8, #3528]
  405320:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405324:	add	x0, x0, #0x5d0
  405328:	b	405354 <ferror@plt+0x2904>
  40532c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405330:	ldr	x3, [x8, #3528]
  405334:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405338:	add	x0, x0, #0x600
  40533c:	mov	w1, #0x2a                  	// #42
  405340:	b	405358 <ferror@plt+0x2908>
  405344:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405348:	ldr	x3, [x8, #3528]
  40534c:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405350:	add	x0, x0, #0x62b
  405354:	mov	w1, #0x2f                  	// #47
  405358:	mov	w2, #0x1                   	// #1
  40535c:	bl	402810 <fwrite@plt>
  405360:	b	405250 <ferror@plt+0x2800>
  405364:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405368:	ldr	x0, [x8, #3528]
  40536c:	adrp	x1, 415000 <ferror@plt+0x125b0>
  405370:	add	x1, x1, #0x513
  405374:	b	405268 <ferror@plt+0x2818>
  405378:	tbnz	w8, #0, 40539c <ferror@plt+0x294c>
  40537c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405380:	ldr	x3, [x8, #3528]
  405384:	adrp	x0, 415000 <ferror@plt+0x125b0>
  405388:	add	x0, x0, #0x65b
  40538c:	mov	w1, #0x31                  	// #49
  405390:	b	405358 <ferror@plt+0x2908>
  405394:	bl	405aac <ferror@plt+0x305c>
  405398:	bl	402380 <exit@plt>
  40539c:	ldr	x8, [sp, #48]
  4053a0:	ldrb	w8, [x8]
  4053a4:	cmp	w8, #0x2d
  4053a8:	b.ne	4053b8 <ferror@plt+0x2968>  // b.any
  4053ac:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4053b0:	ldr	x19, [x8, #3552]
  4053b4:	b	4053cc <ferror@plt+0x297c>
  4053b8:	ldr	x0, [sp, #48]
  4053bc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4053c0:	add	x1, x1, #0xfd
  4053c4:	bl	402880 <fopen64@plt>
  4053c8:	mov	x19, x0
  4053cc:	mov	w1, #0x6                   	// #6
  4053d0:	mov	x0, x19
  4053d4:	bl	405690 <ferror@plt+0x2c40>
  4053d8:	mov	x0, x19
  4053dc:	bl	402840 <fflush@plt>
  4053e0:	b	405250 <ferror@plt+0x2800>
  4053e4:	stp	x29, x30, [sp, #-16]!
  4053e8:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4053ec:	ldr	x0, [x8, #3552]
  4053f0:	mov	x29, sp
  4053f4:	bl	406058 <ferror@plt+0x3608>
  4053f8:	mov	w0, wzr
  4053fc:	bl	402380 <exit@plt>
  405400:	stp	x29, x30, [sp, #-16]!
  405404:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405408:	ldr	x0, [x8, #3528]
  40540c:	mov	x29, sp
  405410:	bl	406058 <ferror@plt+0x3608>
  405414:	mov	w0, #0xffffffff            	// #-1
  405418:	bl	402380 <exit@plt>
  40541c:	stp	x29, x30, [sp, #-64]!
  405420:	str	x28, [sp, #16]
  405424:	stp	x22, x21, [sp, #32]
  405428:	stp	x20, x19, [sp, #48]
  40542c:	mov	x29, sp
  405430:	sub	sp, sp, #0x750
  405434:	adrp	x1, 414000 <ferror@plt+0x115b0>
  405438:	mov	x19, x0
  40543c:	add	x1, x1, #0xb20
  405440:	mov	x0, sp
  405444:	mov	w2, #0x750                 	// #1872
  405448:	mov	x21, sp
  40544c:	bl	402330 <memcpy@plt>
  405450:	mov	x8, x19
  405454:	ldrb	w20, [x8], #1
  405458:	mov	x22, xzr
  40545c:	cmp	w20, #0x21
  405460:	csel	x19, x8, x19, eq  // eq = none
  405464:	ldr	x1, [x21, x22]
  405468:	mov	x0, x19
  40546c:	bl	402720 <strcmp@plt>
  405470:	cbz	w0, 405488 <ferror@plt+0x2a38>
  405474:	add	x22, x22, #0x48
  405478:	cmp	x22, #0x750
  40547c:	b.ne	405464 <ferror@plt+0x2a14>  // b.any
  405480:	mov	w0, #0xffffffff            	// #-1
  405484:	b	405514 <ferror@plt+0x2ac4>
  405488:	mov	x8, sp
  40548c:	add	x8, x8, x22
  405490:	ldr	w12, [x8, #8]
  405494:	cmp	w12, #0xf
  405498:	b.ne	4054a4 <ferror@plt+0x2a54>  // b.any
  40549c:	mov	w0, wzr
  4054a0:	b	405514 <ferror@plt+0x2ac4>
  4054a4:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4054a8:	ldr	w10, [x9, #3584]
  4054ac:	adrp	x13, 414000 <ferror@plt+0x115b0>
  4054b0:	add	x8, x8, #0xc
  4054b4:	mov	w11, #0x1                   	// #1
  4054b8:	add	x13, x13, #0x8c8
  4054bc:	mov	w14, #0x28                  	// #40
  4054c0:	adrp	x15, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4054c4:	cmp	w20, #0x21
  4054c8:	b.ne	4054d8 <ferror@plt+0x2a88>  // b.any
  4054cc:	lsl	w12, w11, w12
  4054d0:	bic	w10, w10, w12
  4054d4:	b	4054f4 <ferror@plt+0x2aa4>
  4054d8:	smaddl	x16, w12, w14, x13
  4054dc:	ldr	w17, [x15, #3588]
  4054e0:	ldr	w16, [x16, #4]
  4054e4:	lsl	w12, w11, w12
  4054e8:	orr	w10, w10, w12
  4054ec:	orr	w16, w17, w16
  4054f0:	str	w16, [x15, #3588]
  4054f4:	ldr	w12, [x8], #4
  4054f8:	cmp	w12, #0xf
  4054fc:	b.ne	4054c4 <ferror@plt+0x2a74>  // b.any
  405500:	mov	w0, wzr
  405504:	str	w10, [x9, #3584]
  405508:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40550c:	mov	w9, #0x1                   	// #1
  405510:	strb	w9, [x8, #3656]
  405514:	add	sp, sp, #0x750
  405518:	ldp	x20, x19, [sp, #48]
  40551c:	ldp	x22, x21, [sp, #32]
  405520:	ldr	x28, [sp, #16]
  405524:	ldp	x29, x30, [sp], #64
  405528:	ret
  40552c:	stp	x29, x30, [sp, #-48]!
  405530:	adrp	x1, 416000 <ferror@plt+0x135b0>
  405534:	add	x1, x1, #0x576
  405538:	str	x21, [sp, #16]
  40553c:	stp	x20, x19, [sp, #32]
  405540:	mov	x29, sp
  405544:	mov	x19, x0
  405548:	bl	402610 <strcasecmp@plt>
  40554c:	cbz	w0, 405638 <ferror@plt+0x2be8>
  405550:	adrp	x1, 416000 <ferror@plt+0x135b0>
  405554:	add	x1, x1, #0x57c
  405558:	mov	x0, x19
  40555c:	bl	402610 <strcasecmp@plt>
  405560:	cbz	w0, 405638 <ferror@plt+0x2be8>
  405564:	adrp	x1, 416000 <ferror@plt+0x135b0>
  405568:	add	x1, x1, #0x583
  40556c:	mov	x0, x19
  405570:	bl	402610 <strcasecmp@plt>
  405574:	cbz	w0, 40564c <ferror@plt+0x2bfc>
  405578:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40557c:	add	x1, x1, #0x510
  405580:	mov	x0, x19
  405584:	bl	402610 <strcasecmp@plt>
  405588:	cbz	w0, 405654 <ferror@plt+0x2c04>
  40558c:	adrp	x1, 415000 <ferror@plt+0x125b0>
  405590:	add	x1, x1, #0x5cc
  405594:	mov	x0, x19
  405598:	bl	402610 <strcasecmp@plt>
  40559c:	cbz	w0, 40565c <ferror@plt+0x2c0c>
  4055a0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4055a4:	add	x1, x1, #0x550
  4055a8:	mov	x0, x19
  4055ac:	bl	402610 <strcasecmp@plt>
  4055b0:	cbz	w0, 405664 <ferror@plt+0x2c14>
  4055b4:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4055b8:	add	x1, x1, #0x58b
  4055bc:	mov	x0, x19
  4055c0:	bl	402610 <strcasecmp@plt>
  4055c4:	cbz	w0, 40566c <ferror@plt+0x2c1c>
  4055c8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4055cc:	add	x1, x1, #0x598
  4055d0:	mov	x0, x19
  4055d4:	bl	402610 <strcasecmp@plt>
  4055d8:	cbz	w0, 405680 <ferror@plt+0x2c30>
  4055dc:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4055e0:	add	x1, x1, #0x59f
  4055e4:	mov	x0, x19
  4055e8:	bl	402610 <strcasecmp@plt>
  4055ec:	cbz	w0, 405688 <ferror@plt+0x2c38>
  4055f0:	adrp	x21, 415000 <ferror@plt+0x125b0>
  4055f4:	mov	x20, xzr
  4055f8:	add	x21, x21, #0x270
  4055fc:	ldr	x1, [x21, x20, lsl #3]
  405600:	mov	x0, x19
  405604:	bl	402610 <strcasecmp@plt>
  405608:	cbz	w0, 405674 <ferror@plt+0x2c24>
  40560c:	add	x20, x20, #0x1
  405610:	cmp	x20, #0xc
  405614:	b.ne	4055fc <ferror@plt+0x2bac>  // b.any
  405618:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40561c:	ldr	x0, [x8, #3528]
  405620:	adrp	x1, 416000 <ferror@plt+0x135b0>
  405624:	add	x1, x1, #0x5a3
  405628:	mov	x2, x19
  40562c:	bl	402a10 <fprintf@plt>
  405630:	mov	w0, #0xffffffff            	// #-1
  405634:	bl	402380 <exit@plt>
  405638:	mov	w0, #0x80                  	// #128
  40563c:	ldp	x20, x19, [sp, #32]
  405640:	ldr	x21, [sp, #16]
  405644:	ldp	x29, x30, [sp], #48
  405648:	ret
  40564c:	mov	w0, #0x8                   	// #8
  405650:	b	40563c <ferror@plt+0x2bec>
  405654:	mov	w0, #0x2                   	// #2
  405658:	b	40563c <ferror@plt+0x2bec>
  40565c:	mov	w0, #0xfff                 	// #4095
  405660:	b	40563c <ferror@plt+0x2bec>
  405664:	mov	w0, #0xb7f                 	// #2943
  405668:	b	40563c <ferror@plt+0x2bec>
  40566c:	mov	w0, #0xb7b                 	// #2939
  405670:	b	40563c <ferror@plt+0x2bec>
  405674:	mov	w8, #0x1                   	// #1
  405678:	lsl	w0, w8, w20
  40567c:	b	40563c <ferror@plt+0x2bec>
  405680:	mov	w0, #0x48                  	// #72
  405684:	b	40563c <ferror@plt+0x2bec>
  405688:	mov	w0, #0xfb7                 	// #4023
  40568c:	b	40563c <ferror@plt+0x2bec>
  405690:	stp	x29, x30, [sp, #-96]!
  405694:	stp	x28, x27, [sp, #16]
  405698:	stp	x26, x25, [sp, #32]
  40569c:	stp	x24, x23, [sp, #48]
  4056a0:	stp	x22, x21, [sp, #64]
  4056a4:	stp	x20, x19, [sp, #80]
  4056a8:	mov	x29, sp
  4056ac:	sub	sp, sp, #0x210
  4056b0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4056b4:	mov	w19, w1
  4056b8:	mov	x20, x0
  4056bc:	add	x8, x8, #0xe00
  4056c0:	str	w1, [sp, #24]
  4056c4:	add	x0, sp, #0x60
  4056c8:	mov	w2, #0x4                   	// #4
  4056cc:	mov	w1, wzr
  4056d0:	str	x8, [sp, #16]
  4056d4:	str	xzr, [sp, #32]
  4056d8:	bl	411a34 <ferror@plt+0xefe4>
  4056dc:	cbz	w0, 405708 <ferror@plt+0x2cb8>
  4056e0:	mov	w21, #0xffffffff            	// #-1
  4056e4:	mov	w0, w21
  4056e8:	add	sp, sp, #0x210
  4056ec:	ldp	x20, x19, [sp, #80]
  4056f0:	ldp	x22, x21, [sp, #64]
  4056f4:	ldp	x24, x23, [sp, #48]
  4056f8:	ldp	x26, x25, [sp, #32]
  4056fc:	ldp	x28, x27, [sp, #16]
  405700:	ldp	x29, x30, [sp], #96
  405704:	ret
  405708:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40570c:	ldrb	w8, [x8, #3608]
  405710:	cbz	w8, 40573c <ferror@plt+0x2cec>
  405714:	add	x0, sp, #0x28
  405718:	mov	w2, #0x4                   	// #4
  40571c:	mov	w1, wzr
  405720:	add	x21, sp, #0x28
  405724:	bl	411a34 <ferror@plt+0xefe4>
  405728:	cbz	w0, 405738 <ferror@plt+0x2ce8>
  40572c:	add	x0, sp, #0x60
  405730:	bl	411a04 <ferror@plt+0xefb4>
  405734:	b	4056e0 <ferror@plt+0x2c90>
  405738:	str	x21, [sp, #32]
  40573c:	adrp	x11, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405740:	ldr	w11, [x11, #3576]
  405744:	adrp	x10, 415000 <ferror@plt+0x125b0>
  405748:	add	x10, x10, #0x2d0
  40574c:	mov	w12, #0x2                   	// #2
  405750:	add	x8, sp, #0x98
  405754:	ldr	x28, [x10]
  405758:	ldr	w23, [x10, #8]
  40575c:	cmp	w11, #0xa
  405760:	mov	w9, #0x12                  	// #18
  405764:	add	x26, x8, #0x20
  405768:	csel	w8, w11, w12, eq  // eq = none
  40576c:	cmp	w19, #0x6
  405770:	mov	w22, #0xe240                	// #57920
  405774:	add	x13, sp, #0xd8
  405778:	sub	x14, x29, #0x68
  40577c:	sub	x15, x29, #0xa8
  405780:	cinc	w9, w9, ne  // ne = any
  405784:	movk	w22, #0x1, lsl #16
  405788:	movi	v0.2d, #0x0
  40578c:	add	x25, x13, #0xc
  405790:	add	x24, x13, #0x10
  405794:	orr	x27, x14, #0x4
  405798:	str	w9, [sp, #12]
  40579c:	add	x9, x15, #0x20
  4057a0:	str	x20, [sp, #136]
  4057a4:	str	w22, [sp, #128]
  4057a8:	str	x9, [sp]
  4057ac:	ldr	w21, [sp, #96]
  4057b0:	mov	w20, w8
  4057b4:	mov	x8, #0x48                  	// #72
  4057b8:	movk	x8, #0x14, lsl #32
  4057bc:	movk	x8, #0x301, lsl #48
  4057c0:	stur	x28, [x29, #-240]
  4057c4:	stur	w23, [x29, #-232]
  4057c8:	stur	q0, [x25, #44]
  4057cc:	stp	q0, q0, [x25, #16]
  4057d0:	str	q0, [x25]
  4057d4:	stp	xzr, x8, [sp, #208]
  4057d8:	str	w22, [sp, #224]
  4057dc:	cbz	w20, 40581c <ferror@plt+0x2dcc>
  4057e0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4057e4:	ldrb	w8, [x8, #3636]
  4057e8:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4057ec:	ldr	w9, [x9, #3588]
  4057f0:	str	xzr, [x24, #48]
  4057f4:	cmp	w8, #0x1
  4057f8:	stp	q0, q0, [x24, #16]
  4057fc:	str	q0, [x24]
  405800:	strb	w20, [sp, #232]
  405804:	strb	w19, [sp, #233]
  405808:	str	w9, [sp, #236]
  40580c:	b.ne	405888 <ferror@plt+0x2e38>  // b.any
  405810:	mov	w8, #0x41                  	// #65
  405814:	strb	w8, [sp, #234]
  405818:	b	40588c <ferror@plt+0x2e3c>
  40581c:	mov	w8, #0x4c                  	// #76
  405820:	str	xzr, [x27, #64]
  405824:	stp	q0, q0, [x27, #32]
  405828:	stp	q0, q0, [x27]
  40582c:	stur	w8, [x29, #-104]
  405830:	mov	w8, #0x301                 	// #769
  405834:	sturh	w8, [x29, #-98]
  405838:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40583c:	ldr	w8, [x8, #3588]
  405840:	mov	w9, #0x2                   	// #2
  405844:	cmp	w19, #0x11
  405848:	stur	x28, [x29, #-24]
  40584c:	stur	w23, [x29, #-16]
  405850:	stur	w22, [x29, #-96]
  405854:	sturb	w9, [x29, #-88]
  405858:	stur	w8, [x29, #-36]
  40585c:	stur	xzr, [x29, #-112]
  405860:	b.eq	405a34 <ferror@plt+0x2fe4>  // b.none
  405864:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405868:	ldrb	w8, [x8, #3636]
  40586c:	cmp	w8, #0x1
  405870:	ldr	w8, [sp, #12]
  405874:	sturh	w8, [x29, #-100]
  405878:	b.ne	405950 <ferror@plt+0x2f00>  // b.any
  40587c:	mov	w8, #0x41                  	// #65
  405880:	sturb	w8, [x29, #-85]
  405884:	b	405954 <ferror@plt+0x2f04>
  405888:	mov	w8, wzr
  40588c:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405890:	ldrb	w9, [x9, #3640]
  405894:	cmp	w9, #0x1
  405898:	b.ne	4058a4 <ferror@plt+0x2e54>  // b.any
  40589c:	orr	w8, w8, #0xe
  4058a0:	strb	w8, [sp, #234]
  4058a4:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4058a8:	ldrb	w9, [x9, #3668]
  4058ac:	cmp	w9, #0x1
  4058b0:	b.ne	4058bc <ferror@plt+0x2e6c>  // b.any
  4058b4:	orr	w8, w8, #0x30
  4058b8:	strb	w8, [sp, #234]
  4058bc:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4058c0:	ldr	x0, [x8, #3600]
  4058c4:	add	x8, sp, #0xd8
  4058c8:	stur	x8, [x29, #-104]
  4058cc:	mov	w8, #0x48                  	// #72
  4058d0:	stur	x8, [x29, #-96]
  4058d4:	cbz	x0, 405924 <ferror@plt+0x2ed4>
  4058d8:	add	x1, sp, #0xd0
  4058dc:	bl	406434 <ferror@plt+0x39e4>
  4058e0:	cbz	w0, 405924 <ferror@plt+0x2ed4>
  4058e4:	sub	x9, x29, #0xa8
  4058e8:	stur	x9, [x29, #-88]
  4058ec:	mov	w9, #0x4                   	// #4
  4058f0:	stur	x9, [x29, #-80]
  4058f4:	ldr	x9, [sp, #208]
  4058f8:	ldr	w10, [sp, #216]
  4058fc:	mov	w8, #0x1                   	// #1
  405900:	sturh	w8, [x29, #-166]
  405904:	sxtw	x8, w0
  405908:	add	x11, x8, #0x4
  40590c:	stp	x9, x8, [x29, #-72]
  405910:	add	w8, w10, w11
  405914:	str	w8, [sp, #216]
  405918:	mov	w8, #0x3                   	// #3
  40591c:	sturh	w11, [x29, #-168]
  405920:	b	405928 <ferror@plt+0x2ed8>
  405924:	mov	w8, #0x1                   	// #1
  405928:	sub	x9, x29, #0xf0
  40592c:	str	x9, [sp, #152]
  405930:	mov	w9, #0xc                   	// #12
  405934:	str	w9, [sp, #160]
  405938:	sub	x9, x29, #0x68
  40593c:	add	x1, sp, #0x98
  405940:	stp	x9, x8, [sp, #168]
  405944:	stp	xzr, xzr, [x26]
  405948:	str	wzr, [x26, #16]
  40594c:	b	405a18 <ferror@plt+0x2fc8>
  405950:	mov	w8, wzr
  405954:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405958:	ldrb	w9, [x9, #3640]
  40595c:	cmp	w9, #0x1
  405960:	b.ne	40596c <ferror@plt+0x2f1c>  // b.any
  405964:	orr	w8, w8, #0xe
  405968:	sturb	w8, [x29, #-85]
  40596c:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405970:	ldrb	w9, [x9, #3668]
  405974:	cmp	w9, #0x1
  405978:	b.ne	405984 <ferror@plt+0x2f34>  // b.any
  40597c:	orr	w8, w8, #0x30
  405980:	sturb	w8, [x29, #-85]
  405984:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405988:	ldr	x0, [x8, #3600]
  40598c:	sub	x8, x29, #0x68
  405990:	stur	x8, [x29, #-224]
  405994:	mov	w8, #0x4c                  	// #76
  405998:	stur	x8, [x29, #-216]
  40599c:	cbz	x0, 4059ec <ferror@plt+0x2f9c>
  4059a0:	sub	x1, x29, #0x70
  4059a4:	bl	406434 <ferror@plt+0x39e4>
  4059a8:	cbz	w0, 4059ec <ferror@plt+0x2f9c>
  4059ac:	sub	x9, x29, #0xb0
  4059b0:	stur	x9, [x29, #-208]
  4059b4:	mov	w9, #0x4                   	// #4
  4059b8:	stur	x9, [x29, #-200]
  4059bc:	ldur	x9, [x29, #-112]
  4059c0:	ldur	w10, [x29, #-104]
  4059c4:	mov	w8, #0x1                   	// #1
  4059c8:	sturh	w8, [x29, #-174]
  4059cc:	sxtw	x8, w0
  4059d0:	add	x11, x8, #0x4
  4059d4:	stp	x9, x8, [x29, #-192]
  4059d8:	add	w8, w10, w11
  4059dc:	stur	w8, [x29, #-104]
  4059e0:	mov	w8, #0x3                   	// #3
  4059e4:	sturh	w11, [x29, #-176]
  4059e8:	b	4059f0 <ferror@plt+0x2fa0>
  4059ec:	mov	w8, #0x1                   	// #1
  4059f0:	sub	x9, x29, #0x18
  4059f4:	stur	x9, [x29, #-168]
  4059f8:	mov	w9, #0xc                   	// #12
  4059fc:	stur	w9, [x29, #-160]
  405a00:	sub	x9, x29, #0xe0
  405a04:	stp	x9, x8, [x29, #-152]
  405a08:	ldr	x8, [sp]
  405a0c:	sub	x1, x29, #0xa8
  405a10:	stp	xzr, xzr, [x8]
  405a14:	str	wzr, [x8, #16]
  405a18:	mov	w0, w21
  405a1c:	mov	w2, wzr
  405a20:	bl	4025d0 <sendmsg@plt>
  405a24:	mov	w8, wzr
  405a28:	tbz	x0, #63, 405a38 <ferror@plt+0x2fe8>
  405a2c:	mov	w0, w21
  405a30:	bl	402670 <close@plt>
  405a34:	mov	w8, #0xffffffff            	// #-1
  405a38:	cbnz	w8, 405a90 <ferror@plt+0x3040>
  405a3c:	adrp	x1, 406000 <ferror@plt+0x35b0>
  405a40:	add	x0, sp, #0x60
  405a44:	add	x2, sp, #0x10
  405a48:	add	x1, x1, #0x2e4
  405a4c:	mov	w3, wzr
  405a50:	bl	412534 <ferror@plt+0xfae4>
  405a54:	mov	w21, w0
  405a58:	cbz	w0, 405a6c <ferror@plt+0x301c>
  405a5c:	mov	w8, wzr
  405a60:	movi	v0.2d, #0x0
  405a64:	cbnz	w20, 4057ac <ferror@plt+0x2d5c>
  405a68:	b	405a94 <ferror@plt+0x3044>
  405a6c:	cmp	w20, #0x2
  405a70:	movi	v0.2d, #0x0
  405a74:	b.ne	405a94 <ferror@plt+0x3044>  // b.any
  405a78:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405a7c:	ldr	w8, [x8, #3576]
  405a80:	cmp	w8, #0x2
  405a84:	mov	w8, #0xa                   	// #10
  405a88:	b.ne	4057ac <ferror@plt+0x2d5c>  // b.any
  405a8c:	b	405a94 <ferror@plt+0x3044>
  405a90:	mov	w21, #0xffffffff            	// #-1
  405a94:	add	x0, sp, #0x60
  405a98:	bl	411a04 <ferror@plt+0xefb4>
  405a9c:	ldr	x0, [sp, #32]
  405aa0:	cbz	x0, 4056e4 <ferror@plt+0x2c94>
  405aa4:	bl	411a04 <ferror@plt+0xefb4>
  405aa8:	b	4056e4 <ferror@plt+0x2c94>
  405aac:	sub	sp, sp, #0xa0
  405ab0:	stp	x20, x19, [sp, #144]
  405ab4:	adrp	x19, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405ab8:	add	x19, x19, #0xe00
  405abc:	ldr	w8, [x19]
  405ac0:	ldr	x10, [x19, #8]
  405ac4:	stp	x29, x30, [sp, #112]
  405ac8:	str	x21, [sp, #128]
  405acc:	and	w9, w8, #0x1
  405ad0:	lsr	w11, w8, #1
  405ad4:	and	w12, w9, w10, lsr #2
  405ad8:	and	w11, w11, #0x2
  405adc:	orr	w11, w11, w12
  405ae0:	tst	x10, #0x4
  405ae4:	csel	w20, wzr, w11, eq  // eq = none
  405ae8:	add	x29, sp, #0x70
  405aec:	tbz	w10, #10, 405af8 <ferror@plt+0x30a8>
  405af0:	bfi	w20, w9, #2, #1
  405af4:	tbnz	w8, #2, 405b00 <ferror@plt+0x30b0>
  405af8:	cbnz	w20, 405b04 <ferror@plt+0x30b4>
  405afc:	b	405b18 <ferror@plt+0x30c8>
  405b00:	orr	w20, w20, #0x8
  405b04:	add	x0, sp, #0x38
  405b08:	mov	w2, #0x4                   	// #4
  405b0c:	mov	w1, w20
  405b10:	bl	411a34 <ferror@plt+0xefe4>
  405b14:	cbz	w0, 405b34 <ferror@plt+0x30e4>
  405b18:	mov	w20, #0xffffffff            	// #-1
  405b1c:	mov	w0, w20
  405b20:	ldp	x20, x19, [sp, #144]
  405b24:	ldr	x21, [sp, #128]
  405b28:	ldp	x29, x30, [sp, #112]
  405b2c:	add	sp, sp, #0xa0
  405b30:	ret
  405b34:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405b38:	ldrb	w8, [x8, #3608]
  405b3c:	str	wzr, [sp, #88]
  405b40:	str	wzr, [sp, #64]
  405b44:	cbz	w8, 405b74 <ferror@plt+0x3124>
  405b48:	mov	x0, sp
  405b4c:	mov	w2, #0x4                   	// #4
  405b50:	mov	w1, w20
  405b54:	mov	x21, sp
  405b58:	bl	411a34 <ferror@plt+0xefe4>
  405b5c:	cbz	w0, 405b6c <ferror@plt+0x311c>
  405b60:	add	x0, sp, #0x38
  405b64:	bl	411a04 <ferror@plt+0xefb4>
  405b68:	b	405b18 <ferror@plt+0x30c8>
  405b6c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405b70:	str	x21, [x8, #3616]
  405b74:	adrp	x1, 408000 <ferror@plt+0x55b0>
  405b78:	add	x1, x1, #0xdfc
  405b7c:	add	x0, sp, #0x38
  405b80:	mov	x2, x19
  405b84:	mov	w3, wzr
  405b88:	bl	412534 <ferror@plt+0xfae4>
  405b8c:	cmp	w0, #0x0
  405b90:	add	x0, sp, #0x38
  405b94:	csetm	w20, ne  // ne = any
  405b98:	bl	411a04 <ferror@plt+0xefb4>
  405b9c:	ldr	x0, [x19, #32]
  405ba0:	cbz	x0, 405b1c <ferror@plt+0x30cc>
  405ba4:	bl	411a04 <ferror@plt+0xefb4>
  405ba8:	b	405b1c <ferror@plt+0x30cc>
  405bac:	sub	sp, sp, #0x70
  405bb0:	stp	x24, x23, [sp, #64]
  405bb4:	adrp	x23, 42f000 <stdin@@GLIBC_2.17+0x2218>
  405bb8:	ldr	x8, [x23, #1872]
  405bbc:	stp	x29, x30, [sp, #16]
  405bc0:	stp	x28, x27, [sp, #32]
  405bc4:	stp	x26, x25, [sp, #48]
  405bc8:	stp	x22, x21, [sp, #80]
  405bcc:	stp	x20, x19, [sp, #96]
  405bd0:	add	x29, sp, #0x10
  405bd4:	cbz	x8, 405f18 <ferror@plt+0x34c8>
  405bd8:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x2218>
  405bdc:	ldr	x9, [x9, #1864]
  405be0:	adrp	x24, 42f000 <stdin@@GLIBC_2.17+0x2218>
  405be4:	ldr	x10, [x24, #1880]
  405be8:	add	x26, x8, #0x10
  405bec:	ldrh	w9, [x9]
  405bf0:	mov	w0, #0x1                   	// #1
  405bf4:	ldr	x11, [x10, #8]
  405bf8:	and	x8, x9, #0x1
  405bfc:	add	x8, x11, x8
  405c00:	str	x8, [x10, #8]
  405c04:	bl	4028b0 <isatty@plt>
  405c08:	mov	w19, #0x50                  	// #80
  405c0c:	cbz	w0, 405c34 <ferror@plt+0x31e4>
  405c10:	add	x2, sp, #0x8
  405c14:	mov	w0, #0x1                   	// #1
  405c18:	mov	w1, #0x5413                	// #21523
  405c1c:	bl	402a40 <ioctl@plt>
  405c20:	ldrh	w8, [sp, #10]
  405c24:	cmp	w8, #0x0
  405c28:	csel	w8, w19, w8, eq  // eq = none
  405c2c:	cmn	w0, #0x1
  405c30:	csel	w19, w19, w8, eq  // eq = none
  405c34:	adrp	x21, 429000 <memcpy@GLIBC_2.17>
  405c38:	adrp	x25, 429000 <memcpy@GLIBC_2.17>
  405c3c:	mov	w20, #0x1                   	// #1
  405c40:	add	x21, x21, #0x3d0
  405c44:	add	x25, x25, #0x3a8
  405c48:	ldur	w8, [x21, #-16]
  405c4c:	cbnz	w8, 405c7c <ferror@plt+0x322c>
  405c50:	ldur	w22, [x21, #-8]
  405c54:	cbnz	w20, 405c68 <ferror@plt+0x3218>
  405c58:	cbz	w22, 405c68 <ferror@plt+0x3218>
  405c5c:	ldur	x0, [x21, #-24]
  405c60:	bl	402360 <strlen@plt>
  405c64:	add	w22, w22, w0
  405c68:	cmp	w22, w19
  405c6c:	csel	w8, w22, w19, lt  // lt = tstop
  405c70:	cmp	w8, #0x0
  405c74:	csel	w20, w20, wzr, eq  // eq = none
  405c78:	stur	w8, [x21, #-12]
  405c7c:	sub	x8, x21, x25
  405c80:	cmp	x8, #0x190
  405c84:	add	x21, x21, #0x28
  405c88:	b.lt	405c48 <ferror@plt+0x31f8>  // b.tstop
  405c8c:	sub	x27, x25, #0x28
  405c90:	mov	w10, wzr
  405c94:	mov	w9, wzr
  405c98:	mov	x11, x25
  405c9c:	mov	x8, x27
  405ca0:	ldr	w13, [x11, #28]
  405ca4:	cbz	w13, 405cdc <ferror@plt+0x328c>
  405ca8:	add	w12, w10, #0x1
  405cac:	add	w13, w13, w9
  405cb0:	add	x14, x11, #0x28
  405cb4:	sub	x15, x14, x25
  405cb8:	cmp	x15, #0x18f
  405cbc:	b.gt	405ce4 <ferror@plt+0x3294>
  405cc0:	ldr	w15, [x14, #28]
  405cc4:	add	x14, x14, #0x28
  405cc8:	cbz	w15, 405cb4 <ferror@plt+0x3264>
  405ccc:	cmp	w13, w19
  405cd0:	b.ge	405ce4 <ferror@plt+0x3294>  // b.tcont
  405cd4:	mov	w9, w13
  405cd8:	mov	w10, w12
  405cdc:	mov	x12, x8
  405ce0:	b	405d60 <ferror@plt+0x3310>
  405ce4:	cmp	w13, w19
  405ce8:	b.ne	405cfc <ferror@plt+0x32ac>  // b.any
  405cec:	mov	w9, wzr
  405cf0:	mov	w10, wzr
  405cf4:	mov	x12, x11
  405cf8:	b	405d60 <ferror@plt+0x3310>
  405cfc:	sub	x14, x11, #0x28
  405d00:	cmp	w13, w19
  405d04:	csel	w10, w10, w12, gt
  405d08:	csel	x12, x14, x11, gt
  405d0c:	csel	w9, w9, w13, gt
  405d10:	cmp	x12, x8
  405d14:	b.ls	405d54 <ferror@plt+0x3304>  // b.plast
  405d18:	sub	w11, w19, w9
  405d1c:	sdiv	w9, w11, w10
  405d20:	msub	w11, w9, w10, w11
  405d24:	mov	x10, x12
  405d28:	ldr	w13, [x10, #28]
  405d2c:	cbz	w13, 405d48 <ferror@plt+0x32f8>
  405d30:	add	w13, w13, w9
  405d34:	str	w13, [x10, #28]
  405d38:	cbz	w11, 405d48 <ferror@plt+0x32f8>
  405d3c:	add	w13, w13, #0x1
  405d40:	sub	w11, w11, #0x1
  405d44:	str	w13, [x10, #28]
  405d48:	sub	x10, x10, #0x28
  405d4c:	cmp	x10, x8
  405d50:	b.hi	405d28 <ferror@plt+0x32d8>  // b.pmore
  405d54:	mov	w9, wzr
  405d58:	mov	w10, wzr
  405d5c:	mov	x11, x12
  405d60:	add	x11, x11, #0x28
  405d64:	sub	x8, x11, x25
  405d68:	cmp	x8, #0x190
  405d6c:	mov	x8, x12
  405d70:	b.lt	405ca0 <ferror@plt+0x3250>  // b.tstop
  405d74:	ldr	x8, [x23, #1872]
  405d78:	str	x8, [x24, #1880]
  405d7c:	ldr	w8, [x27, #68]
  405d80:	add	x27, x27, #0x28
  405d84:	cbz	w8, 405d7c <ferror@plt+0x332c>
  405d88:	adrp	x19, 417000 <ferror@plt+0x145b0>
  405d8c:	adrp	x20, 416000 <ferror@plt+0x135b0>
  405d90:	mov	w23, wzr
  405d94:	adrp	x28, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405d98:	add	x19, x19, #0x2fd
  405d9c:	add	x20, x20, #0x6f9
  405da0:	cbz	w23, 405db8 <ferror@plt+0x3368>
  405da4:	ldr	x1, [x27, #16]
  405da8:	mov	x0, x20
  405dac:	bl	4029a0 <printf@plt>
  405db0:	mov	w21, w0
  405db4:	b	405dbc <ferror@plt+0x336c>
  405db8:	mov	w21, wzr
  405dbc:	ldr	w8, [x27, #28]
  405dc0:	ldrh	w2, [x26]
  405dc4:	cbz	w8, 405e14 <ferror@plt+0x33c4>
  405dc8:	ldr	w9, [x27]
  405dcc:	cbz	w9, 405e14 <ferror@plt+0x33c4>
  405dd0:	sub	w8, w8, w2
  405dd4:	cmp	w9, #0x1
  405dd8:	sub	w1, w8, w21
  405ddc:	b.ne	405df4 <ferror@plt+0x33a4>  // b.any
  405de0:	add	w8, w1, #0x1
  405de4:	add	w9, w1, #0x2
  405de8:	cmp	w8, #0x0
  405dec:	csinc	w8, w9, w1, lt  // lt = tstop
  405df0:	asr	w1, w8, #1
  405df4:	cmp	w1, #0x1
  405df8:	b.lt	405e14 <ferror@plt+0x33c4>  // b.tstop
  405dfc:	mov	w2, #0x20                  	// #32
  405e00:	mov	x0, x19
  405e04:	bl	4029a0 <printf@plt>
  405e08:	ldrh	w2, [x26]
  405e0c:	mov	w22, w0
  405e10:	b	405e18 <ferror@plt+0x33c8>
  405e14:	mov	w22, wzr
  405e18:	ldr	x3, [x28, #3552]
  405e1c:	add	x0, x26, #0x2
  405e20:	mov	w1, #0x1                   	// #1
  405e24:	add	w23, w23, #0x1
  405e28:	bl	402810 <fwrite@plt>
  405e2c:	ldr	w8, [x27, #28]
  405e30:	cbz	w8, 405e74 <ferror@plt+0x3424>
  405e34:	ldr	w9, [x27]
  405e38:	cmp	w9, #0x2
  405e3c:	b.eq	405e74 <ferror@plt+0x3424>  // b.none
  405e40:	add	w10, w22, w21
  405e44:	add	w10, w10, w0
  405e48:	sub	w8, w8, w10
  405e4c:	cmp	w8, #0x0
  405e50:	cinc	w10, w8, lt  // lt = tstop
  405e54:	asr	w10, w10, #1
  405e58:	cmp	w9, #0x1
  405e5c:	csel	w1, w10, w8, eq  // eq = none
  405e60:	cmp	w1, #0x1
  405e64:	b.lt	405e74 <ferror@plt+0x3424>  // b.tstop
  405e68:	mov	w2, #0x20                  	// #32
  405e6c:	mov	x0, x19
  405e70:	bl	4029a0 <printf@plt>
  405e74:	sub	x8, x27, x25
  405e78:	cmp	x8, #0x168
  405e7c:	b.ne	405e94 <ferror@plt+0x3444>  // b.any
  405e80:	mov	w0, #0xa                   	// #10
  405e84:	bl	4029e0 <putchar@plt>
  405e88:	mov	w23, wzr
  405e8c:	mov	x27, x25
  405e90:	b	405e98 <ferror@plt+0x3448>
  405e94:	add	x27, x27, #0x28
  405e98:	ldr	w8, [x27, #24]
  405e9c:	cbnz	w8, 405e74 <ferror@plt+0x3424>
  405ea0:	ldrh	w9, [x26]
  405ea4:	ldr	x8, [x24, #1880]
  405ea8:	add	w9, w9, #0x1
  405eac:	ldr	x10, [x8, #8]
  405eb0:	and	x9, x9, #0x1fffe
  405eb4:	add	x9, x26, x9
  405eb8:	add	x26, x9, #0x2
  405ebc:	cmp	x26, x10
  405ec0:	b.ne	405da0 <ferror@plt+0x3350>  // b.any
  405ec4:	ldr	x8, [x8]
  405ec8:	add	x26, x8, #0x10
  405ecc:	str	x8, [x24, #1880]
  405ed0:	cbnz	x8, 405da0 <ferror@plt+0x3350>
  405ed4:	cbz	w23, 405ee0 <ferror@plt+0x3490>
  405ed8:	mov	w0, #0xa                   	// #10
  405edc:	bl	4029e0 <putchar@plt>
  405ee0:	adrp	x19, 42f000 <stdin@@GLIBC_2.17+0x2218>
  405ee4:	ldr	x0, [x19, #1872]
  405ee8:	str	x0, [x24, #1880]
  405eec:	cbz	x0, 405f04 <ferror@plt+0x34b4>
  405ef0:	ldr	x8, [x0]
  405ef4:	str	x8, [x24, #1880]
  405ef8:	bl	4027a0 <free@plt>
  405efc:	ldr	x0, [x24, #1880]
  405f00:	cbnz	x0, 405ef0 <ferror@plt+0x34a0>
  405f04:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  405f08:	adrp	x9, 429000 <memcpy@GLIBC_2.17>
  405f0c:	str	xzr, [x19, #1872]
  405f10:	str	wzr, [x8, #1888]
  405f14:	str	x25, [x9, #1336]
  405f18:	ldp	x20, x19, [sp, #96]
  405f1c:	ldp	x22, x21, [sp, #80]
  405f20:	ldp	x24, x23, [sp, #64]
  405f24:	ldp	x26, x25, [sp, #48]
  405f28:	ldp	x28, x27, [sp, #32]
  405f2c:	ldp	x29, x30, [sp, #16]
  405f30:	add	sp, sp, #0x70
  405f34:	ret
  405f38:	sub	sp, sp, #0x50
  405f3c:	add	x0, sp, #0x8
  405f40:	mov	w1, wzr
  405f44:	stp	x29, x30, [sp, #64]
  405f48:	add	x29, sp, #0x40
  405f4c:	bl	411bd4 <ferror@plt+0xf184>
  405f50:	tbnz	w0, #31, 405f7c <ferror@plt+0x352c>
  405f54:	add	x0, sp, #0x8
  405f58:	bl	40f7c0 <ferror@plt+0xcd70>
  405f5c:	add	x0, sp, #0x8
  405f60:	bl	411a04 <ferror@plt+0xefb4>
  405f64:	ldp	x29, x30, [sp, #64]
  405f68:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f6c:	mov	w9, #0x1                   	// #1
  405f70:	strb	w9, [x8, #3676]
  405f74:	add	sp, sp, #0x50
  405f78:	ret
  405f7c:	mov	w0, #0x1                   	// #1
  405f80:	bl	402380 <exit@plt>
  405f84:	stp	x29, x30, [sp, #-80]!
  405f88:	stp	x24, x23, [sp, #32]
  405f8c:	stp	x22, x21, [sp, #48]
  405f90:	stp	x20, x19, [sp, #64]
  405f94:	ldr	w8, [x1, #16]
  405f98:	ldr	x24, [x1, #24]
  405f9c:	mov	x19, x1
  405fa0:	mov	x20, x0
  405fa4:	cmp	w8, #0x2
  405fa8:	str	x25, [sp, #16]
  405fac:	mov	x29, sp
  405fb0:	b.eq	405fc4 <ferror@plt+0x3574>  // b.none
  405fb4:	cmp	w8, #0xa
  405fb8:	b.ne	406038 <ferror@plt+0x35e8>  // b.any
  405fbc:	mov	w22, #0x10                  	// #16
  405fc0:	b	405fc8 <ferror@plt+0x3578>
  405fc4:	mov	w22, #0x4                   	// #4
  405fc8:	ldr	x1, [x24]
  405fcc:	cbz	x1, 406038 <ferror@plt+0x35e8>
  405fd0:	mov	x21, xzr
  405fd4:	lsl	w25, w22, #3
  405fd8:	ldrh	w8, [x20, #4]
  405fdc:	mov	x23, x20
  405fe0:	cbz	w8, 406008 <ferror@plt+0x35b8>
  405fe4:	mov	w0, #0x120                 	// #288
  405fe8:	bl	402530 <malloc@plt>
  405fec:	cbz	x0, 40603c <ferror@plt+0x35ec>
  405ff0:	mov	w2, #0x120                 	// #288
  405ff4:	mov	x1, x20
  405ff8:	mov	x23, x0
  405ffc:	bl	402330 <memcpy@plt>
  406000:	str	x23, [x20, #280]
  406004:	ldr	x1, [x24, x21, lsl #3]
  406008:	add	x0, x23, #0x8
  40600c:	mov	x2, x22
  406010:	bl	402330 <memcpy@plt>
  406014:	strh	w22, [x23, #2]
  406018:	strh	w25, [x23, #4]
  40601c:	ldr	w8, [x19, #16]
  406020:	strh	w8, [x23, #6]
  406024:	add	x8, x24, x21, lsl #3
  406028:	ldr	x1, [x8, #8]
  40602c:	add	x21, x21, #0x1
  406030:	cbnz	x1, 405fd8 <ferror@plt+0x3588>
  406034:	b	40603c <ferror@plt+0x35ec>
  406038:	mov	w21, wzr
  40603c:	mov	w0, w21
  406040:	ldp	x20, x19, [sp, #64]
  406044:	ldp	x22, x21, [sp, #48]
  406048:	ldp	x24, x23, [sp, #32]
  40604c:	ldr	x25, [sp, #16]
  406050:	ldp	x29, x30, [sp], #80
  406054:	ret
  406058:	adrp	x8, 415000 <ferror@plt+0x125b0>
  40605c:	add	x8, x8, #0x7bb
  406060:	mov	w1, #0xb29                 	// #2857
  406064:	mov	w2, #0x1                   	// #1
  406068:	mov	x3, x0
  40606c:	mov	x0, x8
  406070:	b	402810 <fwrite@plt>
  406074:	sub	sp, sp, #0xa0
  406078:	stp	x29, x30, [sp, #128]
  40607c:	stp	x20, x19, [sp, #144]
  406080:	add	x29, sp, #0x80
  406084:	mov	x20, x1
  406088:	bl	4029d0 <getenv@plt>
  40608c:	mov	x19, x0
  406090:	cbnz	x0, 4060cc <ferror@plt+0x367c>
  406094:	adrp	x0, 415000 <ferror@plt+0x125b0>
  406098:	add	x0, x0, #0x73d
  40609c:	mov	x19, sp
  4060a0:	bl	4029d0 <getenv@plt>
  4060a4:	adrp	x8, 416000 <ferror@plt+0x135b0>
  4060a8:	add	x8, x8, #0x48d
  4060ac:	cmp	x0, #0x0
  4060b0:	adrp	x2, 417000 <ferror@plt+0x145b0>
  4060b4:	csel	x3, x8, x0, eq  // eq = none
  4060b8:	add	x2, x2, #0x73d
  4060bc:	mov	x0, sp
  4060c0:	mov	w1, #0x7f                  	// #127
  4060c4:	mov	x4, x20
  4060c8:	bl	4024c0 <snprintf@plt>
  4060cc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4060d0:	add	x1, x1, #0x1c4
  4060d4:	mov	x0, x19
  4060d8:	bl	402880 <fopen64@plt>
  4060dc:	ldp	x20, x19, [sp, #144]
  4060e0:	ldp	x29, x30, [sp, #128]
  4060e4:	add	sp, sp, #0xa0
  4060e8:	ret
  4060ec:	stp	x29, x30, [sp, #-32]!
  4060f0:	stp	x28, x19, [sp, #16]
  4060f4:	mov	x29, sp
  4060f8:	sub	sp, sp, #0x200
  4060fc:	mov	x19, x1
  406100:	adrp	x1, 416000 <ferror@plt+0x135b0>
  406104:	add	x1, x1, #0x493
  406108:	add	x2, sp, #0x100
  40610c:	mov	x3, sp
  406110:	bl	402940 <__isoc99_sscanf@plt>
  406114:	cmp	w0, #0x2
  406118:	b.ne	4062ac <ferror@plt+0x385c>  // b.any
  40611c:	ldr	x8, [sp, #256]
  406120:	mov	x10, #0x6f73                	// #28531
  406124:	ldrb	w9, [sp, #264]
  406128:	movk	x10, #0x6b63, lsl #16
  40612c:	movk	x10, #0x7465, lsl #32
  406130:	movk	x10, #0x3a73, lsl #48
  406134:	eor	x8, x8, x10
  406138:	orr	x8, x8, x9
  40613c:	cbz	x8, 406264 <ferror@plt+0x3814>
  406140:	ldr	w9, [sp, #256]
  406144:	ldrb	w10, [sp, #260]
  406148:	mov	w8, #0x4354                	// #17236
  40614c:	movk	w8, #0x3a50, lsl #16
  406150:	add	w11, w8, #0x101
  406154:	eor	w9, w9, w11
  406158:	orr	w9, w9, w10
  40615c:	cbz	w9, 406278 <ferror@plt+0x3828>
  406160:	ldr	w10, [sp, #256]
  406164:	ldrh	w11, [sp, #260]
  406168:	mov	w9, #0x4354                	// #17236
  40616c:	movk	w9, #0x3650, lsl #16
  406170:	mov	w12, #0x3a                  	// #58
  406174:	add	w13, w9, #0x101
  406178:	eor	w10, w10, w13
  40617c:	eor	w11, w11, w12
  406180:	orr	w10, w10, w11
  406184:	cbz	w10, 406280 <ferror@plt+0x3830>
  406188:	ldr	w10, [sp, #256]
  40618c:	ldrb	w11, [sp, #260]
  406190:	mov	w12, #0x4152                	// #16722
  406194:	movk	w12, #0x3a57, lsl #16
  406198:	eor	w10, w10, w12
  40619c:	orr	w10, w10, w11
  4061a0:	cbz	w10, 406288 <ferror@plt+0x3838>
  4061a4:	ldr	w11, [sp, #256]
  4061a8:	ldrh	w12, [sp, #260]
  4061ac:	mov	w13, #0x4152                	// #16722
  4061b0:	movk	w13, #0x3657, lsl #16
  4061b4:	mov	w10, #0x3a                  	// #58
  4061b8:	eor	w11, w11, w13
  4061bc:	eor	w12, w12, w10
  4061c0:	orr	w11, w11, w12
  4061c4:	cbz	w11, 406290 <ferror@plt+0x3840>
  4061c8:	ldr	w11, [sp, #256]
  4061cc:	ldrh	w12, [sp, #260]
  4061d0:	eor	w9, w11, w9
  4061d4:	eor	w10, w12, w10
  4061d8:	orr	w9, w9, w10
  4061dc:	cbz	w9, 406298 <ferror@plt+0x3848>
  4061e0:	ldr	w10, [sp, #256]
  4061e4:	ldrh	w11, [sp, #260]
  4061e8:	mov	w9, #0x5246                	// #21062
  4061ec:	movk	w9, #0x4741, lsl #16
  4061f0:	mov	w12, #0x3a                  	// #58
  4061f4:	eor	w10, w10, w9
  4061f8:	eor	w11, w11, w12
  4061fc:	orr	w10, w10, w11
  406200:	cbz	w10, 4062bc <ferror@plt+0x386c>
  406204:	add	x11, sp, #0x4
  406208:	ldr	w10, [sp, #256]
  40620c:	ldur	w11, [x11, #255]
  406210:	mov	w12, #0x3647                	// #13895
  406214:	movk	w12, #0x3a, lsl #16
  406218:	eor	w9, w10, w9
  40621c:	eor	w10, w11, w12
  406220:	orr	w9, w9, w10
  406224:	cbz	w9, 4062c8 <ferror@plt+0x3878>
  406228:	ldr	w9, [sp, #256]
  40622c:	ldrb	w10, [sp, #260]
  406230:	eor	w8, w9, w8
  406234:	orr	w8, w8, w10
  406238:	cbnz	w8, 4062ac <ferror@plt+0x385c>
  40623c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  406240:	add	x2, x19, #0x14
  406244:	add	x3, x19, #0xc
  406248:	add	x4, x19, #0x10
  40624c:	add	x5, x19, #0x8
  406250:	add	x6, x19, #0x4
  406254:	add	x1, x1, #0x4d7
  406258:	mov	x0, sp
  40625c:	bl	402940 <__isoc99_sscanf@plt>
  406260:	b	4062ac <ferror@plt+0x385c>
  406264:	adrp	x1, 416000 <ferror@plt+0x135b0>
  406268:	add	x1, x1, #0x4eb
  40626c:	mov	x0, sp
  406270:	mov	x2, x19
  406274:	b	4062a8 <ferror@plt+0x3858>
  406278:	add	x2, x19, #0x18
  40627c:	b	40629c <ferror@plt+0x384c>
  406280:	add	x2, x19, #0x2c
  406284:	b	40629c <ferror@plt+0x384c>
  406288:	add	x2, x19, #0x1c
  40628c:	b	40629c <ferror@plt+0x384c>
  406290:	add	x2, x19, #0x30
  406294:	b	40629c <ferror@plt+0x384c>
  406298:	add	x2, x19, #0x28
  40629c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4062a0:	add	x1, x1, #0x4eb
  4062a4:	mov	x0, sp
  4062a8:	bl	402940 <__isoc99_sscanf@plt>
  4062ac:	add	sp, sp, #0x200
  4062b0:	ldp	x28, x19, [sp, #16]
  4062b4:	ldp	x29, x30, [sp], #32
  4062b8:	ret
  4062bc:	add	x2, x19, #0x20
  4062c0:	add	x3, x19, #0x24
  4062c4:	b	4062d0 <ferror@plt+0x3880>
  4062c8:	add	x2, x19, #0x34
  4062cc:	add	x3, x19, #0x38
  4062d0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4062d4:	add	x1, x1, #0x4e6
  4062d8:	mov	x0, sp
  4062dc:	bl	402940 <__isoc99_sscanf@plt>
  4062e0:	b	4062ac <ferror@plt+0x385c>
  4062e4:	stp	x29, x30, [sp, #-48]!
  4062e8:	str	x28, [sp, #16]
  4062ec:	stp	x20, x19, [sp, #32]
  4062f0:	mov	x29, sp
  4062f4:	sub	sp, sp, #0x2b0
  4062f8:	mov	x20, x1
  4062fc:	mov	x19, x0
  406300:	mov	x0, sp
  406304:	mov	w2, #0x268                 	// #616
  406308:	mov	w1, wzr
  40630c:	bl	4025b0 <memset@plt>
  406310:	ldr	x8, [x20]
  406314:	ldrb	w9, [x19, #16]
  406318:	ldr	x8, [x8, #8]
  40631c:	lsr	x8, x8, x9
  406320:	tbz	w8, #0, 40641c <ferror@plt+0x39cc>
  406324:	mov	x1, sp
  406328:	mov	x0, x19
  40632c:	bl	406858 <ferror@plt+0x3e08>
  406330:	ldr	w8, [x20, #8]
  406334:	str	w8, [sp, #8]
  406338:	ldr	x8, [x20]
  40633c:	ldr	x0, [x8, #16]
  406340:	cbz	x0, 406354 <ferror@plt+0x3904>
  406344:	mov	x1, sp
  406348:	bl	40695c <ferror@plt+0x3f0c>
  40634c:	cbz	w0, 406420 <ferror@plt+0x39d0>
  406350:	ldr	x8, [x20]
  406354:	ldrb	w8, [x8, #24]
  406358:	cbz	w8, 406410 <ferror@plt+0x39c0>
  40635c:	ldr	x0, [x20, #16]
  406360:	mov	x9, #0x48                  	// #72
  406364:	movk	x9, #0x15, lsl #32
  406368:	sub	x8, x29, #0x48
  40636c:	movi	v0.2d, #0x0
  406370:	movk	x9, #0x5, lsl #48
  406374:	stur	q0, [x8, #56]
  406378:	stur	q0, [x8, #44]
  40637c:	stur	q0, [x8, #28]
  406380:	stur	q0, [x8, #12]
  406384:	stur	x9, [x29, #-72]
  406388:	ldr	w9, [x0, #28]
  40638c:	add	w9, w9, #0x1
  406390:	str	w9, [x0, #28]
  406394:	stur	w9, [x29, #-64]
  406398:	ldrb	w9, [x19, #16]
  40639c:	sturb	w9, [x29, #-56]
  4063a0:	ldr	w9, [x20, #8]
  4063a4:	sturb	w9, [x29, #-55]
  4063a8:	ldur	q0, [x19, #52]
  4063ac:	ldur	q1, [x19, #36]
  4063b0:	ldur	q2, [x19, #20]
  4063b4:	cmp	w9, #0xff
  4063b8:	stur	q0, [x8, #56]
  4063bc:	stur	q1, [x8, #40]
  4063c0:	stur	q2, [x8, #24]
  4063c4:	b.ne	4063d0 <ferror@plt+0x3980>  // b.any
  4063c8:	ldrb	w8, [sp, #14]
  4063cc:	sturb	w8, [x29, #-53]
  4063d0:	sub	x1, x29, #0x48
  4063d4:	mov	x2, xzr
  4063d8:	bl	412874 <ferror@plt+0xfe24>
  4063dc:	cbz	w0, 406410 <ferror@plt+0x39c0>
  4063e0:	bl	4029c0 <__errno_location@plt>
  4063e4:	ldr	w8, [x0]
  4063e8:	mov	w0, wzr
  4063ec:	cmp	w8, #0x2
  4063f0:	b.eq	406420 <ferror@plt+0x39d0>  // b.none
  4063f4:	cmp	w8, #0x5f
  4063f8:	b.eq	406420 <ferror@plt+0x39d0>  // b.none
  4063fc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406400:	add	x0, x0, #0x5ee
  406404:	bl	4023a0 <perror@plt>
  406408:	mov	w0, #0xffffffff            	// #-1
  40640c:	b	406420 <ferror@plt+0x39d0>
  406410:	mov	x1, sp
  406414:	mov	x0, x19
  406418:	bl	406c24 <ferror@plt+0x41d4>
  40641c:	mov	w0, wzr
  406420:	add	sp, sp, #0x2b0
  406424:	ldp	x20, x19, [sp, #32]
  406428:	ldr	x28, [sp, #16]
  40642c:	ldp	x29, x30, [sp], #48
  406430:	ret
  406434:	sub	sp, sp, #0x70
  406438:	stp	x29, x30, [sp, #16]
  40643c:	stp	x28, x27, [sp, #32]
  406440:	stp	x26, x25, [sp, #48]
  406444:	stp	x24, x23, [sp, #64]
  406448:	stp	x22, x21, [sp, #80]
  40644c:	stp	x20, x19, [sp, #96]
  406450:	ldr	w8, [x0]
  406454:	add	x29, sp, #0x10
  406458:	cmp	w8, #0xb
  40645c:	b.hi	406854 <ferror@plt+0x3e04>  // b.pmore
  406460:	adrp	x9, 413000 <ferror@plt+0x105b0>
  406464:	add	x9, x9, #0xc90
  406468:	adr	x10, 406484 <ferror@plt+0x3a34>
  40646c:	ldrb	w11, [x9, x8]
  406470:	add	x10, x10, x11, lsl #2
  406474:	mov	x21, x0
  406478:	mov	x19, x1
  40647c:	mov	w20, wzr
  406480:	br	x10
  406484:	ldr	x23, [x21, #16]
  406488:	cmp	w8, #0x0
  40648c:	mov	w8, #0x7                   	// #7
  406490:	cinc	w24, w8, eq  // eq = none
  406494:	cbz	x23, 406770 <ferror@plt+0x3d20>
  406498:	ldrh	w9, [x23, #6]
  40649c:	mov	w8, wzr
  4064a0:	mov	w10, #0x14                  	// #20
  4064a4:	mov	w11, #0x10                  	// #16
  4064a8:	mov	x12, x23
  4064ac:	ldr	x12, [x12, #280]
  4064b0:	add	w13, w8, #0xc
  4064b4:	cmp	w9, #0xa
  4064b8:	csel	w8, w13, w8, eq  // eq = none
  4064bc:	cmp	x12, #0x0
  4064c0:	csel	w13, w11, w10, eq  // eq = none
  4064c4:	add	w8, w13, w8
  4064c8:	cbnz	x12, 4064ac <ferror@plt+0x3a5c>
  4064cc:	sxtw	x21, w8
  4064d0:	b	406774 <ferror@plt+0x3d24>
  4064d4:	str	xzr, [sp, #8]
  4064d8:	ldr	x0, [x21, #16]
  4064dc:	add	x1, sp, #0x8
  4064e0:	bl	406434 <ferror@plt+0x39e4>
  4064e4:	cbz	w0, 406824 <ferror@plt+0x3dd4>
  4064e8:	add	w20, w0, #0x4
  4064ec:	mov	w21, w0
  4064f0:	sxtw	x0, w20
  4064f4:	bl	402530 <malloc@plt>
  4064f8:	cbz	x0, 406854 <ferror@plt+0x3e04>
  4064fc:	ldr	x23, [sp, #8]
  406500:	sxtw	x2, w21
  406504:	mov	x22, x0
  406508:	mov	x1, x23
  40650c:	bl	402330 <memcpy@plt>
  406510:	mov	x0, x23
  406514:	bl	4027a0 <free@plt>
  406518:	mov	w8, #0x401                 	// #1025
  40651c:	movk	w8, #0x8, lsl #16
  406520:	str	w8, [x22, w21, sxtw]
  406524:	str	x22, [x19]
  406528:	b	406830 <ferror@plt+0x3de0>
  40652c:	ldr	x20, [x21, #16]
  406530:	mov	w0, #0x8                   	// #8
  406534:	bl	402530 <malloc@plt>
  406538:	str	x0, [x19]
  40653c:	cbz	x0, 406854 <ferror@plt+0x3e04>
  406540:	mov	w8, #0x804                 	// #2052
  406544:	b	406730 <ferror@plt+0x3ce0>
  406548:	ldr	x20, [x21, #16]
  40654c:	mov	w0, #0xc                   	// #12
  406550:	bl	402530 <malloc@plt>
  406554:	str	x0, [x19]
  406558:	cbz	x0, 406854 <ferror@plt+0x3e04>
  40655c:	ldr	x8, [x20, #272]
  406560:	mov	w9, #0xc0a                 	// #3082
  406564:	movk	w9, #0x10, lsl #16
  406568:	mov	w20, #0xc                   	// #12
  40656c:	str	w9, [x0]
  406570:	stur	x8, [x0, #4]
  406574:	b	406830 <ferror@plt+0x3de0>
  406578:	stp	xzr, xzr, [sp]
  40657c:	ldr	x0, [x21, #16]
  406580:	add	x1, sp, #0x8
  406584:	bl	406434 <ferror@plt+0x39e4>
  406588:	ldr	x8, [x21, #8]
  40658c:	mov	w22, w0
  406590:	mov	x1, sp
  406594:	mov	x0, x8
  406598:	bl	406434 <ferror@plt+0x39e4>
  40659c:	cbz	w22, 406708 <ferror@plt+0x3cb8>
  4065a0:	mov	w21, w0
  4065a4:	cbz	w0, 406708 <ferror@plt+0x3cb8>
  4065a8:	add	w8, w22, w21
  4065ac:	add	w20, w8, #0x4
  4065b0:	sxtw	x0, w20
  4065b4:	mov	x26, x19
  4065b8:	bl	402530 <malloc@plt>
  4065bc:	cbz	x0, 406854 <ferror@plt+0x3e04>
  4065c0:	ldr	x24, [sp, #8]
  4065c4:	sxtw	x2, w22
  4065c8:	mov	x23, x0
  4065cc:	mov	x1, x24
  4065d0:	bl	402330 <memcpy@plt>
  4065d4:	ldr	x25, [sp]
  4065d8:	add	x19, x23, w22, sxtw
  4065dc:	add	x0, x19, #0x4
  4065e0:	sxtw	x2, w21
  4065e4:	mov	x1, x25
  4065e8:	bl	402330 <memcpy@plt>
  4065ec:	mov	x0, x24
  4065f0:	bl	4027a0 <free@plt>
  4065f4:	mov	x0, x25
  4065f8:	bl	4027a0 <free@plt>
  4065fc:	add	w8, w21, #0x4
  406600:	mov	w9, #0x401                 	// #1025
  406604:	strh	w9, [x19]
  406608:	strh	w8, [x19, #2]
  40660c:	str	x23, [x26]
  406610:	b	406830 <ferror@plt+0x3de0>
  406614:	stp	xzr, xzr, [sp]
  406618:	ldr	x0, [x21, #16]
  40661c:	add	x1, sp, #0x8
  406620:	bl	406434 <ferror@plt+0x39e4>
  406624:	ldr	x8, [x21, #8]
  406628:	mov	w21, w0
  40662c:	mov	x1, sp
  406630:	mov	x0, x8
  406634:	bl	406434 <ferror@plt+0x39e4>
  406638:	cbz	w21, 406708 <ferror@plt+0x3cb8>
  40663c:	mov	w22, w0
  406640:	cbz	w0, 406708 <ferror@plt+0x3cb8>
  406644:	add	w20, w22, w21
  406648:	sxtw	x0, w20
  40664c:	bl	402530 <malloc@plt>
  406650:	cbz	x0, 406854 <ferror@plt+0x3e04>
  406654:	ldr	x24, [sp, #8]
  406658:	sxtw	x2, w21
  40665c:	mov	x23, x0
  406660:	mov	x1, x24
  406664:	bl	402330 <memcpy@plt>
  406668:	ldr	x25, [sp]
  40666c:	add	x0, x23, w21, sxtw
  406670:	sxtw	x2, w22
  406674:	mov	x1, x25
  406678:	bl	402330 <memcpy@plt>
  40667c:	mov	x0, x24
  406680:	bl	4027a0 <free@plt>
  406684:	mov	x0, x25
  406688:	bl	4027a0 <free@plt>
  40668c:	cmp	w21, #0x1
  406690:	b.lt	406854 <ferror@plt+0x3e04>  // b.tstop
  406694:	mov	x8, x23
  406698:	ldrh	w9, [x8, #2]
  40669c:	add	w10, w21, #0x4
  4066a0:	cmp	w10, w9
  4066a4:	b.ne	4066b0 <ferror@plt+0x3c60>  // b.any
  4066a8:	add	w9, w9, w22
  4066ac:	strh	w9, [x8, #2]
  4066b0:	ldrb	w9, [x8, #1]
  4066b4:	sub	w21, w21, w9
  4066b8:	cmp	w21, #0x0
  4066bc:	add	x8, x8, x9
  4066c0:	b.gt	406698 <ferror@plt+0x3c48>
  4066c4:	tbnz	w21, #31, 406854 <ferror@plt+0x3e04>
  4066c8:	str	x23, [x19]
  4066cc:	b	406830 <ferror@plt+0x3de0>
  4066d0:	ldr	x20, [x21, #16]
  4066d4:	mov	w0, #0x8                   	// #8
  4066d8:	bl	402530 <malloc@plt>
  4066dc:	str	x0, [x19]
  4066e0:	cbz	x0, 406854 <ferror@plt+0x3e04>
  4066e4:	mov	w8, #0x805                 	// #2053
  4066e8:	b	406730 <ferror@plt+0x3ce0>
  4066ec:	ldr	x20, [x21, #16]
  4066f0:	mov	w0, #0x8                   	// #8
  4066f4:	bl	402530 <malloc@plt>
  4066f8:	str	x0, [x19]
  4066fc:	cbz	x0, 406854 <ferror@plt+0x3e04>
  406700:	mov	w8, #0x803                 	// #2051
  406704:	b	406730 <ferror@plt+0x3ce0>
  406708:	ldr	x0, [sp, #8]
  40670c:	bl	4027a0 <free@plt>
  406710:	ldr	x0, [sp]
  406714:	b	406828 <ferror@plt+0x3dd8>
  406718:	ldr	x20, [x21, #16]
  40671c:	mov	w0, #0x8                   	// #8
  406720:	bl	402530 <malloc@plt>
  406724:	str	x0, [x19]
  406728:	cbz	x0, 406854 <ferror@plt+0x3e04>
  40672c:	mov	w8, #0x802                 	// #2050
  406730:	movk	w8, #0xc, lsl #16
  406734:	str	w8, [x0]
  406738:	ldr	w8, [x20, #264]
  40673c:	strh	wzr, [x0, #4]
  406740:	mov	w20, #0x8                   	// #8
  406744:	strh	w8, [x0, #6]
  406748:	b	406830 <ferror@plt+0x3de0>
  40674c:	mov	w0, #0x4                   	// #4
  406750:	bl	402530 <malloc@plt>
  406754:	str	x0, [x19]
  406758:	cbz	x0, 406854 <ferror@plt+0x3e04>
  40675c:	mov	w8, #0x406                 	// #1030
  406760:	movk	w8, #0x8, lsl #16
  406764:	str	w8, [x0]
  406768:	mov	w20, #0x4                   	// #4
  40676c:	b	406830 <ferror@plt+0x3de0>
  406770:	mov	x21, xzr
  406774:	mov	x0, x21
  406778:	bl	402530 <malloc@plt>
  40677c:	cbz	x0, 406854 <ferror@plt+0x3e04>
  406780:	mov	x20, x0
  406784:	str	x0, [x19]
  406788:	cbz	x23, 406818 <ferror@plt+0x3dc8>
  40678c:	add	x22, x23, #0x8
  406790:	mov	w25, #0x4                   	// #4
  406794:	mov	w26, #0x10                  	// #16
  406798:	mov	x28, x23
  40679c:	ldrh	w8, [x23, #6]
  4067a0:	strb	w24, [x20]
  4067a4:	add	x0, x20, #0xc
  4067a8:	mov	x1, x22
  4067ac:	cmp	w8, #0xa
  4067b0:	csel	w2, w26, w25, eq  // eq = none
  4067b4:	add	w27, w2, #0xc
  4067b8:	add	w8, w2, #0x10
  4067bc:	strb	w27, [x20, #1]
  4067c0:	strh	w8, [x20, #2]
  4067c4:	ldrb	w8, [x23, #6]
  4067c8:	strb	w8, [x20, #4]
  4067cc:	ldr	w8, [x23, #264]
  4067d0:	str	w8, [x20, #8]
  4067d4:	ldrb	w8, [x23, #4]
  4067d8:	strb	w8, [x20, #5]
  4067dc:	bl	402330 <memcpy@plt>
  4067e0:	ldr	x8, [x28, #280]
  4067e4:	add	x20, x20, x27
  4067e8:	cbz	x8, 406810 <ferror@plt+0x3dc0>
  4067ec:	ldr	w8, [x19]
  4067f0:	sub	w9, w21, w20
  4067f4:	add	w8, w9, w8
  4067f8:	mov	w9, #0x401                 	// #1025
  4067fc:	strh	w9, [x20]
  406800:	strh	w8, [x20, #2]
  406804:	ldr	x28, [x28, #280]
  406808:	add	x20, x20, #0x4
  40680c:	cbnz	x28, 40679c <ferror@plt+0x3d4c>
  406810:	ldr	x8, [x19]
  406814:	b	40681c <ferror@plt+0x3dcc>
  406818:	mov	x8, x20
  40681c:	sub	w20, w20, w8
  406820:	b	406830 <ferror@plt+0x3de0>
  406824:	ldr	x0, [sp, #8]
  406828:	bl	4027a0 <free@plt>
  40682c:	mov	w20, wzr
  406830:	mov	w0, w20
  406834:	ldp	x20, x19, [sp, #96]
  406838:	ldp	x22, x21, [sp, #80]
  40683c:	ldp	x24, x23, [sp, #64]
  406840:	ldp	x26, x25, [sp, #48]
  406844:	ldp	x28, x27, [sp, #32]
  406848:	ldp	x29, x30, [sp, #16]
  40684c:	add	sp, sp, #0x70
  406850:	ret
  406854:	bl	4026b0 <abort@plt>
  406858:	sub	sp, sp, #0xd0
  40685c:	stp	x29, x30, [sp, #160]
  406860:	stp	x20, x19, [sp, #192]
  406864:	ldr	w8, [x0]
  406868:	mov	x19, x1
  40686c:	mov	x20, x0
  406870:	add	x2, x0, #0x58
  406874:	sub	w3, w8, #0x58
  406878:	mov	x0, sp
  40687c:	mov	w1, #0x13                  	// #19
  406880:	str	x21, [sp, #176]
  406884:	add	x29, sp, #0xa0
  406888:	bl	4137a0 <ferror@plt+0x10d50>
  40688c:	ldrb	w8, [x20, #17]
  406890:	str	w8, [x19, #552]
  406894:	ldrb	w8, [x20, #16]
  406898:	strh	w8, [x19, #286]
  40689c:	strh	w8, [x19, #22]
  4068a0:	ldrh	w9, [x20, #20]!
  4068a4:	rev	w9, w9
  4068a8:	lsr	w9, w9, #16
  4068ac:	str	w9, [x19, #544]
  4068b0:	ldrh	w9, [x20, #2]
  4068b4:	rev	w9, w9
  4068b8:	lsr	w9, w9, #16
  4068bc:	str	w9, [x19, #548]
  4068c0:	ldur	q0, [x20, #52]
  4068c4:	add	x9, x19, #0x22c
  4068c8:	ext	v1.16b, v0.16b, v0.16b, #4
  4068cc:	uzp2	v0.4s, v0.4s, v1.4s
  4068d0:	ext	v0.16b, v1.16b, v0.16b, #12
  4068d4:	str	q0, [x9]
  4068d8:	ldr	w9, [x20, #36]
  4068dc:	str	w9, [x19, #576]
  4068e0:	ldr	x9, [x20, #40]
  4068e4:	str	wzr, [x19, #608]
  4068e8:	str	x9, [x19, #584]
  4068ec:	ldr	x9, [sp, #120]
  4068f0:	cbz	x9, 4068fc <ferror@plt+0x3eac>
  4068f4:	ldr	w9, [x9, #4]
  4068f8:	str	w9, [x19, #608]
  4068fc:	ldr	x9, [sp, #80]
  406900:	cbz	x9, 406908 <ferror@plt+0x3eb8>
  406904:	ldrb	w9, [x9, #4]
  406908:	strh	w9, [x19, #14]
  40690c:	cmp	w8, #0x2
  406910:	mov	w8, #0x10                  	// #16
  406914:	mov	w9, #0x4                   	// #4
  406918:	csel	x21, x9, x8, eq  // eq = none
  40691c:	add	x0, x19, #0x18
  406920:	add	x1, x20, #0x4
  406924:	csel	w10, w9, w8, eq  // eq = none
  406928:	mov	x2, x21
  40692c:	strh	w10, [x19, #282]
  406930:	strh	w10, [x19, #18]
  406934:	bl	402330 <memcpy@plt>
  406938:	add	x0, x19, #0x120
  40693c:	add	x1, x20, #0x14
  406940:	mov	x2, x21
  406944:	bl	402330 <memcpy@plt>
  406948:	ldp	x20, x19, [sp, #192]
  40694c:	ldr	x21, [sp, #176]
  406950:	ldp	x29, x30, [sp, #160]
  406954:	add	sp, sp, #0xd0
  406958:	ret
  40695c:	stp	x29, x30, [sp, #-32]!
  406960:	stp	x20, x19, [sp, #16]
  406964:	ldr	w8, [x0]
  406968:	mov	x29, sp
  40696c:	cmp	w8, #0xb
  406970:	b.hi	406c20 <ferror@plt+0x41d0>  // b.pmore
  406974:	adrp	x9, 413000 <ferror@plt+0x105b0>
  406978:	add	x9, x9, #0xc9c
  40697c:	adr	x10, 406994 <ferror@plt+0x3f44>
  406980:	ldrb	w11, [x9, x8]
  406984:	add	x10, x10, x11, lsl #2
  406988:	mov	x20, x0
  40698c:	mov	x19, x1
  406990:	br	x10
  406994:	ldr	x20, [x20, #16]
  406998:	ldrh	w8, [x20, #6]
  40699c:	cmp	w8, #0x1
  4069a0:	b.ne	406b0c <ferror@plt+0x40bc>  // b.any
  4069a4:	ldr	x0, [x20, #8]
  4069a8:	cbz	x0, 406bc4 <ferror@plt+0x4174>
  4069ac:	ldr	x8, [x19, #288]
  4069b0:	b	406a64 <ferror@plt+0x4014>
  4069b4:	ldr	x8, [x20, #16]
  4069b8:	ldr	w9, [x19, #608]
  4069bc:	ldr	w10, [x8, #276]
  4069c0:	ldr	w8, [x8, #272]
  4069c4:	and	w9, w10, w9
  4069c8:	b	406b00 <ferror@plt+0x40b0>
  4069cc:	ldr	x0, [x20, #16]
  4069d0:	mov	x1, x19
  4069d4:	bl	40695c <ferror@plt+0x3f0c>
  4069d8:	b	406a7c <ferror@plt+0x402c>
  4069dc:	ldr	x0, [x20, #16]
  4069e0:	mov	x1, x19
  4069e4:	bl	40695c <ferror@plt+0x3f0c>
  4069e8:	cbnz	w0, 406bc4 <ferror@plt+0x4174>
  4069ec:	b	406a94 <ferror@plt+0x4044>
  4069f0:	ldrh	w8, [x19, #22]
  4069f4:	cmp	w8, #0x11
  4069f8:	b.eq	406bcc <ferror@plt+0x417c>  // b.none
  4069fc:	cmp	w8, #0x10
  406a00:	b.eq	406bdc <ferror@plt+0x418c>  // b.none
  406a04:	cmp	w8, #0x1
  406a08:	b.ne	406be8 <ferror@plt+0x4198>  // b.any
  406a0c:	ldr	x19, [x19, #24]
  406a10:	cbz	x19, 406bc4 <ferror@plt+0x4174>
  406a14:	ldrb	w8, [x19]
  406a18:	cmp	w8, #0x40
  406a1c:	b.ne	406bd4 <ferror@plt+0x4184>  // b.any
  406a20:	mov	x0, x19
  406a24:	bl	402360 <strlen@plt>
  406a28:	cmp	x0, #0x6
  406a2c:	b.ne	406bd4 <ferror@plt+0x4184>  // b.any
  406a30:	adrp	x1, 416000 <ferror@plt+0x135b0>
  406a34:	add	x0, x19, #0x1
  406a38:	add	x1, x1, #0x603
  406a3c:	bl	4027e0 <strspn@plt>
  406a40:	cmp	x0, #0x5
  406a44:	b	406b04 <ferror@plt+0x40b4>
  406a48:	ldr	x20, [x20, #16]
  406a4c:	ldrh	w8, [x20, #6]
  406a50:	cmp	w8, #0x1
  406a54:	b.ne	406b68 <ferror@plt+0x4118>  // b.any
  406a58:	ldr	x0, [x20, #8]
  406a5c:	cbz	x0, 406bc4 <ferror@plt+0x4174>
  406a60:	ldr	x8, [x19, #24]
  406a64:	adrp	x9, 416000 <ferror@plt+0x135b0>
  406a68:	add	x9, x9, #0x68b
  406a6c:	cmp	x8, #0x0
  406a70:	csel	x1, x9, x8, eq  // eq = none
  406a74:	mov	w2, wzr
  406a78:	bl	402820 <fnmatch@plt>
  406a7c:	cmp	w0, #0x0
  406a80:	b	406b04 <ferror@plt+0x40b4>
  406a84:	ldr	x0, [x20, #16]
  406a88:	mov	x1, x19
  406a8c:	bl	40695c <ferror@plt+0x3f0c>
  406a90:	cbz	w0, 406bfc <ferror@plt+0x41ac>
  406a94:	ldr	x0, [x20, #8]
  406a98:	mov	x1, x19
  406a9c:	bl	40695c <ferror@plt+0x3f0c>
  406aa0:	cmp	w0, #0x0
  406aa4:	cset	w0, ne  // ne = any
  406aa8:	b	406bfc <ferror@plt+0x41ac>
  406aac:	ldr	x8, [x20, #16]
  406ab0:	ldr	w9, [x19, #544]
  406ab4:	b	406ac0 <ferror@plt+0x4070>
  406ab8:	ldr	x8, [x20, #16]
  406abc:	ldr	w9, [x19, #548]
  406ac0:	ldr	w8, [x8, #264]
  406ac4:	cmp	w9, w8
  406ac8:	cset	w0, ge  // ge = tcont
  406acc:	b	406bfc <ferror@plt+0x41ac>
  406ad0:	ldr	x8, [x20, #16]
  406ad4:	ldr	w9, [x19, #548]
  406ad8:	b	406ae4 <ferror@plt+0x4094>
  406adc:	ldr	x8, [x20, #16]
  406ae0:	ldr	w9, [x19, #544]
  406ae4:	ldr	w8, [x8, #264]
  406ae8:	cmp	w9, w8
  406aec:	cset	w0, le
  406af0:	b	406bfc <ferror@plt+0x41ac>
  406af4:	ldr	x8, [x20, #16]
  406af8:	ldr	w9, [x19, #576]
  406afc:	ldr	w8, [x8, #268]
  406b00:	cmp	w9, w8
  406b04:	cset	w0, eq  // eq = none
  406b08:	b	406bfc <ferror@plt+0x41ac>
  406b0c:	ldr	w8, [x20, #264]
  406b10:	cmn	w8, #0x1
  406b14:	b.eq	406b24 <ferror@plt+0x40d4>  // b.none
  406b18:	ldr	w9, [x19, #548]
  406b1c:	cmp	w8, w9
  406b20:	b.ne	406bd4 <ferror@plt+0x4184>  // b.any
  406b24:	ldrsh	w2, [x20, #4]
  406b28:	cbz	w2, 406bc4 <ferror@plt+0x4174>
  406b2c:	add	x19, x19, #0x118
  406b30:	mov	x0, x19
  406b34:	mov	x1, x20
  406b38:	bl	406f18 <ferror@plt+0x44c8>
  406b3c:	cbz	w0, 406bc4 <ferror@plt+0x4174>
  406b40:	ldr	x20, [x20, #280]
  406b44:	cbz	x20, 406bd4 <ferror@plt+0x4184>
  406b48:	ldrsh	w2, [x20, #4]
  406b4c:	mov	x0, x19
  406b50:	mov	x1, x20
  406b54:	bl	406f18 <ferror@plt+0x44c8>
  406b58:	mov	w8, w0
  406b5c:	mov	w0, #0x1                   	// #1
  406b60:	cbnz	w8, 406b40 <ferror@plt+0x40f0>
  406b64:	b	406bfc <ferror@plt+0x41ac>
  406b68:	ldr	w8, [x20, #264]
  406b6c:	cmn	w8, #0x1
  406b70:	b.eq	406b80 <ferror@plt+0x4130>  // b.none
  406b74:	ldr	w9, [x19, #544]
  406b78:	cmp	w8, w9
  406b7c:	b.ne	406bd4 <ferror@plt+0x4184>  // b.any
  406b80:	ldrsh	w2, [x20, #4]
  406b84:	cbz	w2, 406bc4 <ferror@plt+0x4174>
  406b88:	add	x19, x19, #0x10
  406b8c:	mov	x0, x19
  406b90:	mov	x1, x20
  406b94:	bl	406f18 <ferror@plt+0x44c8>
  406b98:	cbz	w0, 406bc4 <ferror@plt+0x4174>
  406b9c:	ldr	x20, [x20, #280]
  406ba0:	cbz	x20, 406bd4 <ferror@plt+0x4184>
  406ba4:	ldrsh	w2, [x20, #4]
  406ba8:	mov	x0, x19
  406bac:	mov	x1, x20
  406bb0:	bl	406f18 <ferror@plt+0x44c8>
  406bb4:	mov	w8, w0
  406bb8:	mov	w0, #0x1                   	// #1
  406bbc:	cbnz	w8, 406b9c <ferror@plt+0x414c>
  406bc0:	b	406bfc <ferror@plt+0x41ac>
  406bc4:	mov	w0, #0x1                   	// #1
  406bc8:	b	406bfc <ferror@plt+0x41ac>
  406bcc:	ldr	w8, [x19, #544]
  406bd0:	cbz	w8, 406c14 <ferror@plt+0x41c4>
  406bd4:	mov	w0, wzr
  406bd8:	b	406bfc <ferror@plt+0x41ac>
  406bdc:	ldr	w8, [x19, #544]
  406be0:	lsr	w0, w8, #31
  406be4:	b	406bfc <ferror@plt+0x41ac>
  406be8:	ldr	w0, [x19, #544]
  406bec:	cmp	w8, #0x28
  406bf0:	b.ne	406c08 <ferror@plt+0x41b8>  // b.any
  406bf4:	cmp	w0, #0x3ff
  406bf8:	cset	w0, gt
  406bfc:	ldp	x20, x19, [sp, #16]
  406c00:	ldp	x29, x30, [sp], #32
  406c04:	ret
  406c08:	ldp	x20, x19, [sp, #16]
  406c0c:	ldp	x29, x30, [sp], #32
  406c10:	b	406e5c <ferror@plt+0x440c>
  406c14:	ldr	w8, [x19, #24]
  406c18:	cmp	w8, #0x0
  406c1c:	b	406b04 <ferror@plt+0x40b4>
  406c20:	bl	4026b0 <abort@plt>
  406c24:	stp	x29, x30, [sp, #-64]!
  406c28:	str	x28, [sp, #16]
  406c2c:	stp	x22, x21, [sp, #32]
  406c30:	stp	x20, x19, [sp, #48]
  406c34:	mov	x29, sp
  406c38:	sub	sp, sp, #0x450
  406c3c:	mov	x2, x0
  406c40:	ldr	w8, [x2], #88
  406c44:	mov	x19, x1
  406c48:	mov	x20, x0
  406c4c:	sub	x0, x29, #0xa0
  406c50:	sub	w3, w8, #0x58
  406c54:	mov	w1, #0x13                  	// #19
  406c58:	bl	4137a0 <ferror@plt+0x10d50>
  406c5c:	ldur	x8, [x29, #-80]
  406c60:	cbz	x8, 406c6c <ferror@plt+0x421c>
  406c64:	ldrb	w8, [x8, #4]
  406c68:	str	w8, [x19, #8]
  406c6c:	ldrh	w8, [x19, #22]
  406c70:	cmp	w8, #0xa
  406c74:	b.ne	406c88 <ferror@plt+0x4238>  // b.any
  406c78:	ldur	x8, [x29, #-72]
  406c7c:	cbz	x8, 406c88 <ferror@plt+0x4238>
  406c80:	ldrb	w21, [x8, #4]
  406c84:	b	406c8c <ferror@plt+0x423c>
  406c88:	mov	w21, wzr
  406c8c:	cmp	w21, #0x0
  406c90:	cset	w1, ne  // ne = any
  406c94:	mov	x0, x19
  406c98:	bl	406fb8 <ferror@plt+0x4568>
  406c9c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  406ca0:	ldrb	w8, [x8, #3632]
  406ca4:	cmp	w8, #0x1
  406ca8:	b.ne	406d0c <ferror@plt+0x42bc>  // b.any
  406cac:	add	x0, sp, #0x8
  406cb0:	mov	w2, #0x3a8                 	// #936
  406cb4:	mov	w1, wzr
  406cb8:	bl	4025b0 <memset@plt>
  406cbc:	ldrb	w8, [x20, #18]
  406cc0:	str	w8, [sp, #624]
  406cc4:	ldr	w0, [x20, #68]
  406cc8:	str	w0, [sp, #628]
  406ccc:	ldrb	w22, [x20, #19]
  406cd0:	str	w22, [sp, #812]
  406cd4:	ldr	w9, [x19, #8]
  406cd8:	cmp	w9, #0x84
  406cdc:	b.ne	406d04 <ferror@plt+0x42b4>  // b.any
  406ce0:	cbz	w8, 406d0c <ferror@plt+0x42bc>
  406ce4:	bl	40844c <ferror@plt+0x59fc>
  406ce8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406cec:	adrp	x1, 42f000 <stdin@@GLIBC_2.17+0x2218>
  406cf0:	add	x0, x0, #0x811
  406cf4:	add	x1, x1, #0x704
  406cf8:	mov	w2, w22
  406cfc:	bl	4070e4 <ferror@plt+0x4694>
  406d00:	b	406d0c <ferror@plt+0x42bc>
  406d04:	add	x0, sp, #0x8
  406d08:	bl	40700c <ferror@plt+0x45bc>
  406d0c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  406d10:	ldr	w8, [x8, #1672]
  406d14:	cbz	w8, 406d78 <ferror@plt+0x4328>
  406d18:	mov	x0, x19
  406d1c:	bl	407078 <ferror@plt+0x4628>
  406d20:	ldrh	w8, [x19, #22]
  406d24:	cmp	w8, #0xa
  406d28:	b.ne	406d44 <ferror@plt+0x42f4>  // b.any
  406d2c:	ldur	x8, [x29, #-72]
  406d30:	cbz	x8, 406d44 <ferror@plt+0x42f4>
  406d34:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406d38:	add	x0, x0, #0x654
  406d3c:	mov	w1, w21
  406d40:	bl	4070e4 <ferror@plt+0x4694>
  406d44:	ldur	x8, [x29, #-96]
  406d48:	cbz	x8, 406d78 <ferror@plt+0x4328>
  406d4c:	ldrb	w8, [x8, #4]
  406d50:	mov	w9, #0x2d                  	// #45
  406d54:	mov	w10, #0x3c                  	// #60
  406d58:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406d5c:	tst	w8, #0x1
  406d60:	csel	w1, w10, w9, eq  // eq = none
  406d64:	tst	w8, #0x2
  406d68:	mov	w8, #0x3e                  	// #62
  406d6c:	csel	w2, w8, w9, eq  // eq = none
  406d70:	add	x0, x0, #0x65f
  406d74:	bl	4070e4 <ferror@plt+0x4694>
  406d78:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  406d7c:	ldrb	w8, [x8, #3668]
  406d80:	cmp	w8, #0x1
  406d84:	b.ne	406dd0 <ferror@plt+0x4380>  // b.any
  406d88:	ldur	x8, [x29, #-120]
  406d8c:	cbz	x8, 406da0 <ferror@plt+0x4350>
  406d90:	ldrb	w1, [x8, #4]
  406d94:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406d98:	add	x0, x0, #0x666
  406d9c:	bl	4070e4 <ferror@plt+0x4694>
  406da0:	ldur	x8, [x29, #-112]
  406da4:	cbz	x8, 406db8 <ferror@plt+0x4368>
  406da8:	ldrb	w1, [x8, #4]
  406dac:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406db0:	add	x0, x0, #0x66f
  406db4:	bl	4070e4 <ferror@plt+0x4694>
  406db8:	ldur	x8, [x29, #-24]
  406dbc:	cbz	x8, 406dd0 <ferror@plt+0x4380>
  406dc0:	ldr	w1, [x8, #4]
  406dc4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406dc8:	add	x0, x0, #0x67b
  406dcc:	bl	4070e4 <ferror@plt+0x4694>
  406dd0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  406dd4:	ldrb	w8, [x8, #3636]
  406dd8:	tbz	w8, #0, 406e0c <ferror@plt+0x43bc>
  406ddc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  406de0:	ldr	w8, [x8, #1676]
  406de4:	cbnz	w8, 406df4 <ferror@plt+0x43a4>
  406de8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406dec:	add	x0, x0, #0x689
  406df0:	bl	4070e4 <ferror@plt+0x4694>
  406df4:	ldr	w8, [x19, #8]
  406df8:	cmp	w8, #0x84
  406dfc:	b.ne	406e2c <ferror@plt+0x43dc>  // b.any
  406e00:	sub	x0, x29, #0xa0
  406e04:	bl	40727c <ferror@plt+0x482c>
  406e08:	b	406e38 <ferror@plt+0x43e8>
  406e0c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  406e10:	ldrb	w8, [x8, #3640]
  406e14:	cmp	w8, #0x1
  406e18:	b.ne	406e38 <ferror@plt+0x43e8>  // b.any
  406e1c:	ldr	w8, [x19, #8]
  406e20:	cmp	w8, #0x11
  406e24:	b.ne	406ddc <ferror@plt+0x438c>  // b.any
  406e28:	b	406e38 <ferror@plt+0x43e8>
  406e2c:	add	x0, x20, #0x10
  406e30:	sub	x1, x29, #0xa0
  406e34:	bl	4075a0 <ferror@plt+0x4b50>
  406e38:	ldr	w8, [x19, #564]
  406e3c:	adrp	x9, 42d000 <stdin@@GLIBC_2.17+0x218>
  406e40:	str	w8, [x9, #1648]
  406e44:	add	sp, sp, #0x450
  406e48:	ldp	x20, x19, [sp, #48]
  406e4c:	ldp	x22, x21, [sp, #32]
  406e50:	ldr	x28, [sp, #16]
  406e54:	ldp	x29, x30, [sp], #64
  406e58:	ret
  406e5c:	stp	x29, x30, [sp, #-48]!
  406e60:	stp	x22, x21, [sp, #16]
  406e64:	adrp	x22, 42d000 <stdin@@GLIBC_2.17+0x218>
  406e68:	ldr	w8, [x22, #1640]
  406e6c:	stp	x20, x19, [sp, #32]
  406e70:	mov	w19, w0
  406e74:	adrp	x21, 42d000 <stdin@@GLIBC_2.17+0x218>
  406e78:	mov	x29, sp
  406e7c:	cbnz	w8, 406ef0 <ferror@plt+0x44a0>
  406e80:	adrp	x0, 416000 <ferror@plt+0x135b0>
  406e84:	adrp	x1, 416000 <ferror@plt+0x135b0>
  406e88:	add	x0, x0, #0x614
  406e8c:	add	x1, x1, #0x62d
  406e90:	bl	406074 <ferror@plt+0x3624>
  406e94:	cbz	x0, 406ee0 <ferror@plt+0x4490>
  406e98:	adrp	x1, 416000 <ferror@plt+0x135b0>
  406e9c:	adrp	x2, 42d000 <stdin@@GLIBC_2.17+0x218>
  406ea0:	adrp	x3, 42d000 <stdin@@GLIBC_2.17+0x218>
  406ea4:	add	x1, x1, #0x64e
  406ea8:	add	x2, x2, #0x668
  406eac:	add	x3, x3, #0x66c
  406eb0:	mov	x20, x0
  406eb4:	bl	402560 <__isoc99_fscanf@plt>
  406eb8:	cmp	w0, #0x1
  406ebc:	b.gt	406ed0 <ferror@plt+0x4480>
  406ec0:	mov	w8, #0x400                 	// #1024
  406ec4:	mov	w9, #0x1387                	// #4999
  406ec8:	str	w8, [x22, #1640]
  406ecc:	str	w9, [x21, #1644]
  406ed0:	mov	x0, x20
  406ed4:	bl	402500 <fclose@plt>
  406ed8:	ldr	w8, [x22, #1640]
  406edc:	b	406ef0 <ferror@plt+0x44a0>
  406ee0:	mov	w8, #0x400                 	// #1024
  406ee4:	mov	w9, #0x1387                	// #4999
  406ee8:	str	w8, [x22, #1640]
  406eec:	str	w9, [x21, #1644]
  406ef0:	ldr	w9, [x21, #1644]
  406ef4:	cmp	w8, w19
  406ef8:	cset	w8, le
  406efc:	ldp	x22, x21, [sp, #16]
  406f00:	cmp	w9, w19
  406f04:	ldp	x20, x19, [sp, #32]
  406f08:	cset	w9, ge  // ge = tcont
  406f0c:	and	w0, w8, w9
  406f10:	ldp	x29, x30, [sp], #48
  406f14:	ret
  406f18:	sub	sp, sp, #0x140
  406f1c:	stp	x29, x30, [sp, #272]
  406f20:	stp	x28, x21, [sp, #288]
  406f24:	stp	x20, x19, [sp, #304]
  406f28:	add	x29, sp, #0x110
  406f2c:	mov	w19, w2
  406f30:	mov	x20, x1
  406f34:	mov	x21, x0
  406f38:	bl	40c90c <ferror@plt+0x9ebc>
  406f3c:	cbz	w0, 406fa4 <ferror@plt+0x4554>
  406f40:	ldrh	w8, [x20, #6]
  406f44:	cmp	w8, #0x2
  406f48:	b.ne	406fa0 <ferror@plt+0x4550>  // b.any
  406f4c:	ldrh	w8, [x21, #6]
  406f50:	cmp	w8, #0xa
  406f54:	b.ne	406fa0 <ferror@plt+0x4550>  // b.any
  406f58:	ldr	w8, [x21, #8]
  406f5c:	cbnz	w8, 406fa0 <ferror@plt+0x4550>
  406f60:	ldr	w8, [x21, #12]
  406f64:	cbnz	w8, 406fa0 <ferror@plt+0x4550>
  406f68:	ldr	w8, [x21, #16]
  406f6c:	cmn	w8, #0x10, lsl #12
  406f70:	b.ne	406fa0 <ferror@plt+0x4550>  // b.any
  406f74:	add	x0, sp, #0x8
  406f78:	mov	w2, #0x108                 	// #264
  406f7c:	mov	x1, x21
  406f80:	bl	402330 <memcpy@plt>
  406f84:	ldr	w8, [x21, #20]
  406f88:	add	x0, sp, #0x8
  406f8c:	mov	x1, x20
  406f90:	mov	w2, w19
  406f94:	str	w8, [sp, #16]
  406f98:	bl	40c90c <ferror@plt+0x9ebc>
  406f9c:	b	406fa4 <ferror@plt+0x4554>
  406fa0:	mov	w0, #0x1                   	// #1
  406fa4:	ldp	x20, x19, [sp, #304]
  406fa8:	ldp	x28, x21, [sp, #288]
  406fac:	ldp	x29, x30, [sp, #272]
  406fb0:	add	sp, sp, #0x140
  406fb4:	ret
  406fb8:	stp	x29, x30, [sp, #-32]!
  406fbc:	stp	x20, x19, [sp, #16]
  406fc0:	mov	x29, sp
  406fc4:	mov	w19, w1
  406fc8:	mov	x20, x0
  406fcc:	bl	407af4 <ferror@plt+0x50a4>
  406fd0:	ldr	w1, [x20, #544]
  406fd4:	ldr	w2, [x20, #576]
  406fd8:	and	w19, w19, #0x1
  406fdc:	add	x0, x20, #0x10
  406fe0:	mov	w3, w19
  406fe4:	bl	407de4 <ferror@plt+0x5394>
  406fe8:	ldr	w1, [x20, #548]
  406fec:	add	x0, x20, #0x118
  406ff0:	mov	w2, wzr
  406ff4:	mov	w3, w19
  406ff8:	bl	407de4 <ferror@plt+0x5394>
  406ffc:	mov	x0, x20
  407000:	ldp	x20, x19, [sp, #16]
  407004:	ldp	x29, x30, [sp], #32
  407008:	b	408058 <ferror@plt+0x5608>
  40700c:	stp	x29, x30, [sp, #-32]!
  407010:	stp	x20, x19, [sp, #16]
  407014:	ldr	w8, [x0, #616]
  407018:	mov	x29, sp
  40701c:	cbz	w8, 40706c <ferror@plt+0x461c>
  407020:	mov	x19, x0
  407024:	cmp	w8, #0x5
  407028:	b.cc	407034 <ferror@plt+0x45e4>  // b.lo, b.ul, b.last
  40702c:	mov	w8, #0x5                   	// #5
  407030:	str	w8, [x19, #616]
  407034:	adrp	x9, 415000 <ferror@plt+0x125b0>
  407038:	add	x9, x9, #0x380
  40703c:	ldr	w0, [x19, #620]
  407040:	ldr	x20, [x9, w8, uxtw #3]
  407044:	bl	40844c <ferror@plt+0x59fc>
  407048:	ldr	w3, [x19, #804]
  40704c:	mov	x1, x20
  407050:	ldp	x20, x19, [sp, #16]
  407054:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407058:	adrp	x2, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40705c:	add	x0, x0, #0x858
  407060:	add	x2, x2, #0x704
  407064:	ldp	x29, x30, [sp], #32
  407068:	b	4070e4 <ferror@plt+0x4694>
  40706c:	ldp	x20, x19, [sp, #16]
  407070:	ldp	x29, x30, [sp], #32
  407074:	ret
  407078:	stp	x29, x30, [sp, #-32]!
  40707c:	ldr	w1, [x0, #568]
  407080:	str	x19, [sp, #16]
  407084:	mov	x19, x0
  407088:	mov	x29, sp
  40708c:	cbz	w1, 40709c <ferror@plt+0x464c>
  407090:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407094:	add	x0, x0, #0x86a
  407098:	bl	4070e4 <ferror@plt+0x4694>
  40709c:	ldr	w1, [x19, #564]
  4070a0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4070a4:	add	x0, x0, #0x872
  4070a8:	bl	4070e4 <ferror@plt+0x4694>
  4070ac:	ldr	x1, [x19, #584]
  4070b0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4070b4:	add	x0, x0, #0x87a
  4070b8:	bl	4070e4 <ferror@plt+0x4694>
  4070bc:	ldr	w1, [x19, #608]
  4070c0:	cbz	w1, 4070d8 <ferror@plt+0x4688>
  4070c4:	ldr	x19, [sp, #16]
  4070c8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4070cc:	add	x0, x0, #0x883
  4070d0:	ldp	x29, x30, [sp], #32
  4070d4:	b	4070e4 <ferror@plt+0x4694>
  4070d8:	ldr	x19, [sp, #16]
  4070dc:	ldp	x29, x30, [sp], #32
  4070e0:	ret
  4070e4:	sub	sp, sp, #0x170
  4070e8:	adrp	x8, 429000 <memcpy@GLIBC_2.17>
  4070ec:	ldr	x8, [x8, #1336]
  4070f0:	stp	x29, x30, [sp, #272]
  4070f4:	stp	x28, x27, [sp, #288]
  4070f8:	stp	x26, x25, [sp, #304]
  4070fc:	stp	x24, x23, [sp, #320]
  407100:	stp	x22, x21, [sp, #336]
  407104:	stp	x20, x19, [sp, #352]
  407108:	stp	x1, x2, [sp, #136]
  40710c:	stp	x3, x4, [sp, #152]
  407110:	stp	x5, x6, [sp, #168]
  407114:	str	x7, [sp, #184]
  407118:	stp	q0, q1, [sp]
  40711c:	stp	q2, q3, [sp, #32]
  407120:	stp	q4, q5, [sp, #64]
  407124:	stp	q6, q7, [sp, #96]
  407128:	ldr	w8, [x8, #24]
  40712c:	add	x29, sp, #0x110
  407130:	cbnz	w8, 40725c <ferror@plt+0x480c>
  407134:	adrp	x20, 42f000 <stdin@@GLIBC_2.17+0x2218>
  407138:	ldr	x8, [x20, #1872]
  40713c:	mov	x19, x0
  407140:	cbnz	x8, 40714c <ferror@plt+0x46fc>
  407144:	bl	4081c4 <ferror@plt+0x5774>
  407148:	str	x0, [x20, #1872]
  40714c:	mov	x8, sp
  407150:	add	x9, sp, #0x88
  407154:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x2218>
  407158:	add	x23, x29, #0x60
  40715c:	adrp	x24, 42f000 <stdin@@GLIBC_2.17+0x2218>
  407160:	add	x25, x8, #0x80
  407164:	add	x26, x9, #0x38
  407168:	mov	w27, #0xffff0               	// #1048560
  40716c:	ldr	x8, [x21, #1864]
  407170:	ldr	x9, [x24, #1880]
  407174:	mov	x11, #0xffffffffffffffc8    	// #-56
  407178:	movk	x11, #0xff80, lsl #32
  40717c:	ldrh	w10, [x8]
  407180:	stp	x25, x11, [x29, #-24]
  407184:	stp	x23, x26, [x29, #-40]
  407188:	ldur	q0, [x29, #-40]
  40718c:	add	x8, x8, x10
  407190:	ldr	w10, [x9, #8]
  407194:	ldur	q1, [x29, #-24]
  407198:	add	x0, x8, #0x2
  40719c:	sub	x3, x29, #0x50
  4071a0:	sub	w8, w9, w10
  4071a4:	add	w8, w8, #0x100, lsl #12
  4071a8:	sxtw	x1, w8
  4071ac:	mov	x2, x19
  4071b0:	stp	q0, q1, [x29, #-80]
  4071b4:	bl	402950 <vsnprintf@plt>
  4071b8:	ldr	x28, [x24, #1880]
  4071bc:	ldr	x20, [x21, #1864]
  4071c0:	ldr	x8, [x28, #8]
  4071c4:	add	x12, x28, #0x10
  4071c8:	sub	w9, w12, w8
  4071cc:	add	w9, w9, w27
  4071d0:	cmp	w9, w0
  4071d4:	cset	w10, gt
  4071d8:	cmn	w0, #0x1
  4071dc:	cset	w11, ne  // ne = any
  4071e0:	cmp	x20, x12
  4071e4:	b.eq	407230 <ferror@plt+0x47e0>  // b.none
  4071e8:	and	w10, w11, w10
  4071ec:	cbnz	w10, 407230 <ferror@plt+0x47e0>
  4071f0:	bl	4081c4 <ferror@plt+0x5774>
  4071f4:	str	x0, [x28]
  4071f8:	ldrh	w22, [x20]
  4071fc:	add	x0, x0, #0x10
  407200:	mov	x1, x20
  407204:	add	x2, x22, #0x2
  407208:	bl	402330 <memcpy@plt>
  40720c:	ldr	x8, [x28]
  407210:	ldr	x9, [x8, #8]
  407214:	add	x9, x9, x22
  407218:	str	x9, [x8, #8]
  40721c:	ldr	x8, [x28, #8]
  407220:	sub	x8, x8, x22
  407224:	sub	x8, x8, #0x2
  407228:	str	x8, [x28, #8]
  40722c:	b	40716c <ferror@plt+0x471c>
  407230:	ldrh	w10, [x20]
  407234:	cmp	w9, w0
  407238:	csel	w9, w0, w9, gt
  40723c:	mvn	w11, w10
  407240:	and	w12, w11, #0xffff
  407244:	cmp	w9, w11, uxth
  407248:	csel	w9, w9, w12, lt  // lt = tstop
  40724c:	add	x8, x8, w9, sxtw
  407250:	add	w9, w10, w9
  407254:	str	x8, [x28, #8]
  407258:	strh	w9, [x20]
  40725c:	ldp	x20, x19, [sp, #352]
  407260:	ldp	x22, x21, [sp, #336]
  407264:	ldp	x24, x23, [sp, #320]
  407268:	ldp	x26, x25, [sp, #304]
  40726c:	ldp	x28, x27, [sp, #288]
  407270:	ldp	x29, x30, [sp, #272]
  407274:	add	sp, sp, #0x170
  407278:	ret
  40727c:	stp	x29, x30, [sp, #-48]!
  407280:	mov	w1, #0x7                   	// #7
  407284:	stp	x22, x21, [sp, #16]
  407288:	stp	x20, x19, [sp, #32]
  40728c:	mov	x29, sp
  407290:	mov	x19, x0
  407294:	bl	408568 <ferror@plt+0x5b18>
  407298:	ldr	x20, [x19, #96]
  40729c:	cbz	x20, 4072f8 <ferror@plt+0x48a8>
  4072a0:	mov	x0, x20
  4072a4:	ldrh	w21, [x0], #4
  4072a8:	bl	408648 <ferror@plt+0x5bf8>
  4072ac:	mov	x1, x0
  4072b0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4072b4:	add	x0, x0, #0x890
  4072b8:	bl	4070e4 <ferror@plt+0x4694>
  4072bc:	cmp	w21, #0x85
  4072c0:	b.cc	4072f8 <ferror@plt+0x48a8>  // b.lo, b.ul, b.last
  4072c4:	sub	w22, w21, #0x4
  4072c8:	adrp	x21, 416000 <ferror@plt+0x135b0>
  4072cc:	add	x20, x20, #0x84
  4072d0:	add	x21, x21, #0x89b
  4072d4:	mov	x0, x20
  4072d8:	bl	408648 <ferror@plt+0x5bf8>
  4072dc:	mov	x1, x0
  4072e0:	mov	x0, x21
  4072e4:	bl	4070e4 <ferror@plt+0x4694>
  4072e8:	sub	w22, w22, #0x80
  4072ec:	cmp	w22, #0x80
  4072f0:	add	x20, x20, #0x80
  4072f4:	b.gt	4072d4 <ferror@plt+0x4884>
  4072f8:	ldr	x20, [x19, #104]
  4072fc:	cbz	x20, 407358 <ferror@plt+0x4908>
  407300:	mov	x0, x20
  407304:	ldrh	w21, [x0], #4
  407308:	bl	408648 <ferror@plt+0x5bf8>
  40730c:	mov	x1, x0
  407310:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407314:	add	x0, x0, #0x89f
  407318:	bl	4070e4 <ferror@plt+0x4694>
  40731c:	cmp	w21, #0x85
  407320:	b.cc	407358 <ferror@plt+0x4908>  // b.lo, b.ul, b.last
  407324:	sub	w22, w21, #0x4
  407328:	adrp	x21, 416000 <ferror@plt+0x135b0>
  40732c:	add	x20, x20, #0x84
  407330:	add	x21, x21, #0x89b
  407334:	mov	x0, x20
  407338:	bl	408648 <ferror@plt+0x5bf8>
  40733c:	mov	x1, x0
  407340:	mov	x0, x21
  407344:	bl	4070e4 <ferror@plt+0x4694>
  407348:	sub	w22, w22, #0x80
  40734c:	cmp	w22, #0x80
  407350:	add	x20, x20, #0x80
  407354:	b.gt	407334 <ferror@plt+0x48e4>
  407358:	ldr	x8, [x19, #16]
  40735c:	cbz	x8, 40758c <ferror@plt+0x4b3c>
  407360:	ldrh	w21, [x8]
  407364:	sub	x20, x21, #0x4
  407368:	cmp	x20, #0x16f
  40736c:	b.hi	4073a0 <ferror@plt+0x4950>  // b.pmore
  407370:	sub	x19, sp, #0x170
  407374:	mov	sp, x19
  407378:	add	x1, x8, #0x4
  40737c:	mov	x0, x19
  407380:	mov	x2, x20
  407384:	bl	402330 <memcpy@plt>
  407388:	mov	w8, #0x174                 	// #372
  40738c:	add	x0, x19, x20
  407390:	sub	x2, x8, x21
  407394:	mov	w1, wzr
  407398:	bl	4025b0 <memset@plt>
  40739c:	b	4073a4 <ferror@plt+0x4954>
  4073a0:	add	x19, x8, #0x4
  4073a4:	ldr	w1, [x19]
  4073a8:	cbz	w1, 4073b8 <ferror@plt+0x4968>
  4073ac:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4073b0:	add	x0, x0, #0x8f1
  4073b4:	bl	4070e4 <ferror@plt+0x4694>
  4073b8:	ldr	w8, [x19, #4]
  4073bc:	cbz	w8, 4073d8 <ferror@plt+0x4988>
  4073c0:	adrp	x9, 415000 <ferror@plt+0x125b0>
  4073c4:	add	x9, x9, #0x340
  4073c8:	ldr	x1, [x9, x8, lsl #3]
  4073cc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4073d0:	add	x0, x0, #0x8f9
  4073d4:	bl	4070e4 <ferror@plt+0x4694>
  4073d8:	ldr	w1, [x19, #8]
  4073dc:	cbz	w1, 4073ec <ferror@plt+0x499c>
  4073e0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4073e4:	add	x0, x0, #0x903
  4073e8:	bl	4070e4 <ferror@plt+0x4694>
  4073ec:	ldrh	w1, [x19, #12]
  4073f0:	cbz	w1, 407400 <ferror@plt+0x49b0>
  4073f4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4073f8:	add	x0, x0, #0x90c
  4073fc:	bl	4070e4 <ferror@plt+0x4694>
  407400:	ldrh	w1, [x19, #14]
  407404:	cbz	w1, 407414 <ferror@plt+0x49c4>
  407408:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40740c:	add	x0, x0, #0x91a
  407410:	bl	4070e4 <ferror@plt+0x4694>
  407414:	ldrh	w1, [x19, #16]
  407418:	cbz	w1, 407428 <ferror@plt+0x49d8>
  40741c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407420:	add	x0, x0, #0x927
  407424:	bl	4070e4 <ferror@plt+0x4694>
  407428:	ldrh	w1, [x19, #18]
  40742c:	cbz	w1, 40743c <ferror@plt+0x49ec>
  407430:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407434:	add	x0, x0, #0x933
  407438:	bl	4070e4 <ferror@plt+0x4694>
  40743c:	ldr	w1, [x19, #24]
  407440:	cbz	w1, 407450 <ferror@plt+0x4a00>
  407444:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407448:	add	x0, x0, #0x940
  40744c:	bl	4070e4 <ferror@plt+0x4694>
  407450:	ldr	w1, [x19, #28]
  407454:	cbz	w1, 407464 <ferror@plt+0x4a14>
  407458:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40745c:	add	x0, x0, #0x94c
  407460:	bl	4070e4 <ferror@plt+0x4694>
  407464:	ldr	w1, [x19, #32]
  407468:	cbz	w1, 407478 <ferror@plt+0x4a28>
  40746c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407470:	add	x0, x0, #0x959
  407474:	bl	4070e4 <ferror@plt+0x4694>
  407478:	ldr	w1, [x19, #36]
  40747c:	cbz	w1, 40748c <ferror@plt+0x4a3c>
  407480:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407484:	add	x0, x0, #0x965
  407488:	bl	4070e4 <ferror@plt+0x4694>
  40748c:	ldr	w1, [x19, #40]
  407490:	cbz	w1, 4074a0 <ferror@plt+0x4a50>
  407494:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407498:	add	x0, x0, #0x972
  40749c:	bl	4070e4 <ferror@plt+0x4694>
  4074a0:	ldr	w1, [x19, #44]
  4074a4:	cbz	w1, 4074b4 <ferror@plt+0x4a64>
  4074a8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4074ac:	add	x0, x0, #0x97d
  4074b0:	bl	4070e4 <ferror@plt+0x4694>
  4074b4:	ldr	w1, [x19, #48]
  4074b8:	cbz	w1, 4074c8 <ferror@plt+0x4a78>
  4074bc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4074c0:	add	x0, x0, #0x987
  4074c4:	bl	4070e4 <ferror@plt+0x4694>
  4074c8:	ldrb	w1, [x19, #52]
  4074cc:	cbz	w1, 4074dc <ferror@plt+0x4a8c>
  4074d0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4074d4:	add	x0, x0, #0x990
  4074d8:	bl	4070e4 <ferror@plt+0x4694>
  4074dc:	ldrb	w1, [x19, #53]
  4074e0:	cbz	w1, 4074f0 <ferror@plt+0x4aa0>
  4074e4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4074e8:	add	x0, x0, #0x99d
  4074ec:	bl	4070e4 <ferror@plt+0x4694>
  4074f0:	ldr	w1, [x19, #344]
  4074f4:	cbz	w1, 407504 <ferror@plt+0x4ab4>
  4074f8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4074fc:	add	x0, x0, #0x9a7
  407500:	bl	4070e4 <ferror@plt+0x4694>
  407504:	ldr	w1, [x19, #348]
  407508:	cbz	w1, 407518 <ferror@plt+0x4ac8>
  40750c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407510:	add	x0, x0, #0x9b5
  407514:	bl	4070e4 <ferror@plt+0x4694>
  407518:	ldr	w1, [x19, #352]
  40751c:	cbz	w1, 40752c <ferror@plt+0x4adc>
  407520:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407524:	add	x0, x0, #0x9c1
  407528:	bl	4070e4 <ferror@plt+0x4694>
  40752c:	ldrb	w1, [x19, #356]
  407530:	cbz	w1, 407540 <ferror@plt+0x4af0>
  407534:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407538:	add	x0, x0, #0x9cd
  40753c:	bl	4070e4 <ferror@plt+0x4694>
  407540:	ldrb	w1, [x19, #357]
  407544:	cbz	w1, 407554 <ferror@plt+0x4b04>
  407548:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40754c:	add	x0, x0, #0x9d9
  407550:	bl	4070e4 <ferror@plt+0x4694>
  407554:	ldrb	w1, [x19, #358]
  407558:	cbz	w1, 407568 <ferror@plt+0x4b18>
  40755c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407560:	add	x0, x0, #0x9e4
  407564:	bl	4070e4 <ferror@plt+0x4694>
  407568:	ldrb	w1, [x19, #359]
  40756c:	cbz	w1, 40758c <ferror@plt+0x4b3c>
  407570:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407574:	add	x0, x0, #0x9f1
  407578:	mov	sp, x29
  40757c:	ldp	x20, x19, [sp, #32]
  407580:	ldp	x22, x21, [sp, #16]
  407584:	ldp	x29, x30, [sp], #48
  407588:	b	4070e4 <ferror@plt+0x4694>
  40758c:	mov	sp, x29
  407590:	ldp	x20, x19, [sp, #32]
  407594:	ldp	x22, x21, [sp, #16]
  407598:	ldp	x29, x30, [sp], #48
  40759c:	ret
  4075a0:	str	d8, [sp, #-96]!
  4075a4:	stp	x29, x30, [sp, #16]
  4075a8:	stp	x28, x25, [sp, #32]
  4075ac:	stp	x24, x23, [sp, #48]
  4075b0:	stp	x22, x21, [sp, #64]
  4075b4:	stp	x20, x19, [sp, #80]
  4075b8:	mov	x29, sp
  4075bc:	sub	sp, sp, #0x400
  4075c0:	mov	x19, sp
  4075c4:	mov	x20, x1
  4075c8:	mov	x21, x0
  4075cc:	add	x0, x19, #0x58
  4075d0:	mov	w2, #0x3a8                 	// #936
  4075d4:	mov	w1, wzr
  4075d8:	add	x23, x19, #0x58
  4075dc:	bl	4025b0 <memset@plt>
  4075e0:	ldrb	w8, [x21, #1]
  4075e4:	mov	w1, #0x7                   	// #7
  4075e8:	mov	x0, x20
  4075ec:	str	w8, [x19, #640]
  4075f0:	bl	408568 <ferror@plt+0x5b18>
  4075f4:	ldr	x8, [x20, #16]
  4075f8:	cbz	x8, 407978 <ferror@plt+0x4f28>
  4075fc:	ldrh	w24, [x8]
  407600:	sub	x22, x24, #0x4
  407604:	cmp	x22, #0xe7
  407608:	b.hi	40763c <ferror@plt+0x4bec>  // b.pmore
  40760c:	sub	x21, sp, #0xf0
  407610:	mov	sp, x21
  407614:	add	x1, x8, #0x4
  407618:	mov	x0, x21
  40761c:	mov	x2, x22
  407620:	bl	402330 <memcpy@plt>
  407624:	mov	w8, #0xec                  	// #236
  407628:	add	x0, x21, x22
  40762c:	sub	x2, x8, x24
  407630:	mov	w1, wzr
  407634:	bl	4025b0 <memset@plt>
  407638:	b	407640 <ferror@plt+0x4bf0>
  40763c:	add	x21, x8, #0x4
  407640:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  407644:	ldrb	w8, [x8, #3632]
  407648:	cmp	w8, #0x1
  40764c:	b.ne	40767c <ferror@plt+0x4c2c>  // b.any
  407650:	ldrb	w8, [x21, #5]
  407654:	and	w9, w8, #0x1
  407658:	ubfx	w10, w8, #1, #1
  40765c:	ubfx	w11, w8, #3, #1
  407660:	ubfx	w12, w8, #4, #1
  407664:	ubfx	w8, w8, #5, #1
  407668:	strb	w9, [x19, #1000]
  40766c:	strb	w10, [x19, #1001]
  407670:	strb	w11, [x19, #1002]
  407674:	strb	w12, [x19, #1003]
  407678:	strb	w8, [x19, #1004]
  40767c:	ldr	x8, [x20, #32]
  407680:	cbz	x8, 407698 <ferror@plt+0x4c48>
  407684:	add	x9, x19, #0x58
  407688:	add	x0, x9, #0x274
  40768c:	add	x1, x8, #0x4
  407690:	mov	w2, #0xf                   	// #15
  407694:	bl	402960 <strncpy@plt>
  407698:	ldrb	w8, [x21, #5]
  40769c:	tbz	w8, #2, 4076c0 <ferror@plt+0x4c70>
  4076a0:	mov	w8, #0x1                   	// #1
  4076a4:	strb	w8, [x19, #1005]
  4076a8:	ldrh	w8, [x21, #6]
  4076ac:	and	w8, w8, #0xf
  4076b0:	str	w8, [x19, #792]
  4076b4:	ldrh	w8, [x21, #6]
  4076b8:	ubfx	w8, w8, #4, #4
  4076bc:	str	w8, [x19, #796]
  4076c0:	ldr	w9, [x21, #8]
  4076c4:	add	x22, x23, #0x298
  4076c8:	adrp	x8, 413000 <ferror@plt+0x105b0>
  4076cc:	cbz	w9, 4076f0 <ferror@plt+0x4ca0>
  4076d0:	mov	w10, #0xc6c0                	// #50880
  4076d4:	movk	w10, #0x2d, lsl #16
  4076d8:	cmp	w9, w10
  4076dc:	b.eq	4076f0 <ferror@plt+0x4ca0>  // b.none
  4076e0:	ldr	d0, [x8, #3032]
  4076e4:	ucvtf	d1, w9
  4076e8:	fdiv	d0, d1, d0
  4076ec:	str	d0, [x19, #736]
  4076f0:	ldrb	w9, [x21, #4]
  4076f4:	ldr	d8, [x8, #3032]
  4076f8:	str	w9, [x19, #776]
  4076fc:	ldur	d0, [x21, #68]
  407700:	mov	x9, #0x400000000000        	// #70368744177664
  407704:	movk	x9, #0x408f, lsl #48
  407708:	uxtl	v0.2d, v0.2s
  40770c:	ucvtf	v1.2d, v0.2d
  407710:	dup	v0.2d, x9
  407714:	fdiv	v0.2d, v1.2d, v0.2d
  407718:	str	q0, [x22]
  40771c:	ldr	s0, [x21, #12]
  407720:	mov	w9, #0xfffe                	// #65534
  407724:	ucvtf	d0, d0
  407728:	fdiv	d0, d0, d8
  40772c:	str	d0, [x19, #744]
  407730:	ldr	x8, [x21, #16]
  407734:	str	x8, [x19, #800]
  407738:	ldr	w8, [x21, #84]
  40773c:	str	w8, [x19, #808]
  407740:	ldr	w8, [x21, #96]
  407744:	str	w8, [x19, #952]
  407748:	ldr	s0, [x21, #92]
  40774c:	ucvtf	d0, d0
  407750:	fdiv	d0, d0, d8
  407754:	str	d0, [x19, #936]
  407758:	ldr	w8, [x21, #44]
  40775c:	str	w8, [x19, #820]
  407760:	ldur	x8, [x21, #52]
  407764:	str	x8, [x19, #824]
  407768:	ldr	w8, [x21, #24]
  40776c:	str	w8, [x19, #888]
  407770:	ldr	w8, [x21, #36]
  407774:	str	w8, [x19, #892]
  407778:	ldr	w8, [x21, #100]
  40777c:	str	w8, [x19, #896]
  407780:	ldur	d0, [x21, #28]
  407784:	rev64	v0.2s, v0.2s
  407788:	stur	d0, [x22, #148]
  40778c:	ldr	w8, [x21, #40]
  407790:	str	w8, [x19, #908]
  407794:	ldr	w8, [x21, #88]
  407798:	str	w8, [x19, #912]
  40779c:	ldr	w8, [x21, #64]
  4077a0:	str	w8, [x19, #956]
  4077a4:	ldr	w8, [x21, #80]
  4077a8:	str	w8, [x19, #816]
  4077ac:	ldr	w8, [x21, #60]
  4077b0:	str	w8, [x19, #812]
  4077b4:	ldr	w8, [x21, #76]
  4077b8:	cmp	w8, w9
  4077bc:	b.hi	4077c4 <ferror@plt+0x4d74>  // b.pmore
  4077c0:	str	w8, [x19, #772]
  4077c4:	ldr	x8, [x20, #24]
  4077c8:	cbz	x8, 4077ec <ferror@plt+0x4d9c>
  4077cc:	ldr	w9, [x8, #4]
  4077d0:	cbz	w9, 4077ec <ferror@plt+0x4d9c>
  4077d4:	ldr	w8, [x8, #12]
  4077d8:	cbz	w8, 4077ec <ferror@plt+0x4d9c>
  4077dc:	mov	w9, #0x7fffffff            	// #2147483647
  4077e0:	cmp	w8, w9
  4077e4:	b.eq	4077ec <ferror@plt+0x4d9c>  // b.none
  4077e8:	ucvtf	d1, w8
  4077ec:	ldr	x24, [x20, #72]
  4077f0:	str	q1, [x19]
  4077f4:	cbz	x24, 40782c <ferror@plt+0x4ddc>
  4077f8:	mov	w0, #0x14                  	// #20
  4077fc:	bl	402530 <malloc@plt>
  407800:	ldrh	w8, [x24, #4]
  407804:	cmp	w8, #0x0
  407808:	cset	w8, ne  // ne = any
  40780c:	strb	w8, [x0, #16]
  407810:	ldrh	w8, [x24, #6]
  407814:	str	w8, [x0]
  407818:	ldr	x8, [x24, #8]
  40781c:	stur	x8, [x0, #4]
  407820:	ldr	w8, [x24, #16]
  407824:	str	x0, [x19, #1008]
  407828:	str	w8, [x0, #12]
  40782c:	ldr	x24, [x20, #128]
  407830:	cbz	x24, 407864 <ferror@plt+0x4e14>
  407834:	ldrh	w25, [x24]
  407838:	mov	w0, #0x1                   	// #1
  40783c:	mov	w1, #0x14                  	// #20
  407840:	bl	4025e0 <calloc@plt>
  407844:	str	x0, [x19, #1016]
  407848:	cbz	x0, 407864 <ferror@plt+0x4e14>
  40784c:	sub	x8, x25, #0x4
  407850:	mov	w9, #0x14                  	// #20
  407854:	cmp	x8, #0x14
  407858:	csel	x2, x8, x9, cc  // cc = lo, ul, last
  40785c:	add	x1, x24, #0x4
  407860:	bl	402330 <memcpy@plt>
  407864:	ldr	q3, [x19]
  407868:	fcmp	d3, #0.0
  40786c:	b.le	4078a0 <ferror@plt+0x4e50>
  407870:	ldr	w8, [x21, #16]
  407874:	cbz	w8, 4078a0 <ferror@plt+0x4e50>
  407878:	ldr	w9, [x21, #80]
  40787c:	cbz	w9, 4078a0 <ferror@plt+0x4e50>
  407880:	adrp	x10, 413000 <ferror@plt+0x105b0>
  407884:	ldr	d0, [x10, #3040]
  407888:	ucvtf	d1, w9
  40788c:	ucvtf	d2, w8
  407890:	fmul	d1, d2, d1
  407894:	fmul	d0, d1, d0
  407898:	fdiv	d0, d0, d3
  40789c:	str	d0, [x19, #784]
  4078a0:	ldr	x8, [x21, #104]
  4078a4:	fmov	d0, #8.000000000000000000e+00
  4078a8:	add	x9, x8, #0x1
  4078ac:	cmp	x9, #0x2
  4078b0:	b.cc	4078dc <ferror@plt+0x4e8c>  // b.lo, b.ul, b.last
  4078b4:	ucvtf	d1, x8
  4078b8:	fmul	d1, d1, d0
  4078bc:	str	d1, [x19, #832]
  4078c0:	ldr	x8, [x21, #112]
  4078c4:	add	x9, x8, #0x1
  4078c8:	cmp	x9, #0x2
  4078cc:	b.cc	4078dc <ferror@plt+0x4e8c>  // b.lo, b.ul, b.last
  4078d0:	ucvtf	d1, x8
  4078d4:	fmul	d1, d1, d0
  4078d8:	str	d1, [x19, #840]
  4078dc:	ldur	q1, [x21, #120]
  4078e0:	str	q1, [x23, #768]
  4078e4:	ldr	x8, [x21, #136]
  4078e8:	str	x8, [x19, #872]
  4078ec:	ldr	d1, [x21, #152]
  4078f0:	rev64	v1.2s, v1.2s
  4078f4:	str	d1, [x19, #880]
  4078f8:	ldr	w8, [x21, #144]
  4078fc:	str	w8, [x19, #916]
  407900:	ldr	w8, [x21, #148]
  407904:	add	w9, w8, #0x1
  407908:	cmp	w9, #0x2
  40790c:	b.cc	40791c <ferror@plt+0x4ecc>  // b.lo, b.ul, b.last
  407910:	ucvtf	d1, w8
  407914:	fdiv	d1, d1, d8
  407918:	str	d1, [x19, #944]
  40791c:	ldr	d1, [x21, #160]
  407920:	add	x0, x19, #0x58
  407924:	ucvtf	d1, d1
  407928:	fmul	d0, d1, d0
  40792c:	str	d0, [x19, #848]
  407930:	ldrb	w8, [x21, #7]
  407934:	and	w8, w8, #0x1
  407938:	strb	w8, [x19, #1006]
  40793c:	ldur	q0, [x21, #168]
  407940:	str	q0, [x22, #208]
  407944:	ldr	x8, [x21, #184]
  407948:	str	x8, [x19, #976]
  40794c:	ldr	x8, [x21, #192]
  407950:	str	x8, [x19, #920]
  407954:	ldr	x8, [x21, #216]
  407958:	str	x8, [x19, #928]
  40795c:	ldur	q0, [x21, #200]
  407960:	str	q0, [x23, #896]
  407964:	bl	408688 <ferror@plt+0x5c38>
  407968:	ldr	x0, [x19, #1008]
  40796c:	bl	4027a0 <free@plt>
  407970:	ldr	x0, [x19, #1016]
  407974:	bl	4027a0 <free@plt>
  407978:	ldr	x22, [x20, #144]
  40797c:	cbz	x22, 4079d8 <ferror@plt+0x4f88>
  407980:	mov	x21, x22
  407984:	ldrh	w23, [x21], #4
  407988:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40798c:	add	x0, x0, #0x9fd
  407990:	bl	4070e4 <ferror@plt+0x4694>
  407994:	mov	x0, x21
  407998:	bl	408ca0 <ferror@plt+0x6250>
  40799c:	cmp	w23, #0x69
  4079a0:	b.cc	4079d8 <ferror@plt+0x4f88>  // b.lo, b.ul, b.last
  4079a4:	adrp	x21, 416000 <ferror@plt+0x135b0>
  4079a8:	add	x22, x22, #0x68
  4079ac:	sub	w23, w23, #0x4
  4079b0:	add	x21, x21, #0xd60
  4079b4:	mov	x0, x21
  4079b8:	bl	4070e4 <ferror@plt+0x4694>
  4079bc:	mov	x0, x22
  4079c0:	add	x24, x22, #0x64
  4079c4:	bl	408ca0 <ferror@plt+0x6250>
  4079c8:	sub	w23, w23, #0x64
  4079cc:	cmp	w23, #0x64
  4079d0:	mov	x22, x24
  4079d4:	b.gt	4079b4 <ferror@plt+0x4f64>
  4079d8:	ldr	x2, [x20, #152]
  4079dc:	cbz	x2, 407ad4 <ferror@plt+0x5084>
  4079e0:	stp	xzr, xzr, [x19, #64]
  4079e4:	str	xzr, [x19, #80]
  4079e8:	ldrh	w8, [x2], #4
  4079ec:	add	x0, x19, #0x40
  4079f0:	mov	w1, #0x2                   	// #2
  4079f4:	sub	w3, w8, #0x4
  4079f8:	bl	4137a0 <ferror@plt+0x10d50>
  4079fc:	ldr	x8, [x19, #72]
  407a00:	cbz	x8, 407a14 <ferror@plt+0x4fc4>
  407a04:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407a08:	add	x1, x8, #0x4
  407a0c:	add	x0, x0, #0xa07
  407a10:	bl	4070e4 <ferror@plt+0x4694>
  407a14:	ldr	x2, [x19, #80]
  407a18:	cbz	x2, 407ad4 <ferror@plt+0x5084>
  407a1c:	movi	v0.2d, #0x0
  407a20:	str	xzr, [x19, #48]
  407a24:	stp	q0, q0, [x19, #16]
  407a28:	ldrh	w8, [x2], #4
  407a2c:	add	x0, x19, #0x10
  407a30:	mov	w1, #0x4                   	// #4
  407a34:	sub	w3, w8, #0x4
  407a38:	bl	4137a0 <ferror@plt+0x10d50>
  407a3c:	ldr	x8, [x19, #24]
  407a40:	cbz	x8, 407a80 <ferror@plt+0x5030>
  407a44:	ldrh	w1, [x8, #4]
  407a48:	cmp	w1, #0x304
  407a4c:	b.eq	407a64 <ferror@plt+0x5014>  // b.none
  407a50:	cmp	w1, #0x303
  407a54:	b.ne	407a74 <ferror@plt+0x5024>  // b.any
  407a58:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407a5c:	add	x0, x0, #0xd62
  407a60:	b	407a6c <ferror@plt+0x501c>
  407a64:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407a68:	add	x0, x0, #0xd70
  407a6c:	bl	4070e4 <ferror@plt+0x4694>
  407a70:	b	407a80 <ferror@plt+0x5030>
  407a74:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407a78:	add	x0, x0, #0xd7e
  407a7c:	bl	4070e4 <ferror@plt+0x4694>
  407a80:	ldr	x8, [x19, #32]
  407a84:	cbz	x8, 407ab4 <ferror@plt+0x5064>
  407a88:	ldrh	w8, [x8, #4]
  407a8c:	cmp	w8, #0x34
  407a90:	b.eq	407aa8 <ferror@plt+0x5058>  // b.none
  407a94:	cmp	w8, #0x33
  407a98:	b.ne	407ab4 <ferror@plt+0x5064>  // b.any
  407a9c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407aa0:	add	x0, x0, #0xd95
  407aa4:	b	407ab0 <ferror@plt+0x5060>
  407aa8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407aac:	add	x0, x0, #0xdaa
  407ab0:	bl	4070e4 <ferror@plt+0x4694>
  407ab4:	ldr	x1, [x19, #48]
  407ab8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407abc:	add	x0, x0, #0xa13
  407ac0:	bl	408cfc <ferror@plt+0x62ac>
  407ac4:	ldr	x1, [x19, #40]
  407ac8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407acc:	add	x0, x0, #0xa1a
  407ad0:	bl	408cfc <ferror@plt+0x62ac>
  407ad4:	mov	sp, x29
  407ad8:	ldp	x20, x19, [sp, #80]
  407adc:	ldp	x22, x21, [sp, #64]
  407ae0:	ldp	x24, x23, [sp, #48]
  407ae4:	ldp	x28, x25, [sp, #32]
  407ae8:	ldp	x29, x30, [sp, #16]
  407aec:	ldr	d8, [sp], #96
  407af0:	ret
  407af4:	stp	x29, x30, [sp, #-48]!
  407af8:	stp	x22, x21, [sp, #16]
  407afc:	stp	x20, x19, [sp, #32]
  407b00:	ldrh	w8, [x0, #22]
  407b04:	mov	x19, x0
  407b08:	mov	x29, sp
  407b0c:	cmp	w8, #0x10
  407b10:	b.gt	407b30 <ferror@plt+0x50e0>
  407b14:	cmp	w8, #0x9
  407b18:	b.gt	407b68 <ferror@plt+0x5118>
  407b1c:	cmp	w8, #0x1
  407b20:	b.eq	407bcc <ferror@plt+0x517c>  // b.none
  407b24:	cmp	w8, #0x2
  407b28:	b.eq	407ba0 <ferror@plt+0x5150>  // b.none
  407b2c:	b	407c64 <ferror@plt+0x5214>
  407b30:	cmp	w8, #0x27
  407b34:	b.gt	407b84 <ferror@plt+0x5134>
  407b38:	cmp	w8, #0x11
  407b3c:	b.eq	407bf0 <ferror@plt+0x51a0>  // b.none
  407b40:	cmp	w8, #0x1e
  407b44:	b.ne	407c64 <ferror@plt+0x5214>  // b.any
  407b48:	ldr	w8, [x19, #8]
  407b4c:	sub	w8, w8, #0x1
  407b50:	cmp	w8, #0x5
  407b54:	b.cs	407c70 <ferror@plt+0x5220>  // b.hs, b.nlast
  407b58:	adrp	x9, 415000 <ferror@plt+0x125b0>
  407b5c:	add	x9, x9, #0x3f8
  407b60:	ldr	x20, [x9, w8, sxtw #3]
  407b64:	b	407ca8 <ferror@plt+0x5258>
  407b68:	cmp	w8, #0xa
  407b6c:	b.eq	407ba0 <ferror@plt+0x5150>  // b.none
  407b70:	cmp	w8, #0x10
  407b74:	b.ne	407c64 <ferror@plt+0x5214>  // b.any
  407b78:	adrp	x20, 417000 <ferror@plt+0x145b0>
  407b7c:	add	x20, x20, #0xddc
  407b80:	b	407ca8 <ferror@plt+0x5258>
  407b84:	cmp	w8, #0x28
  407b88:	b.eq	407c10 <ferror@plt+0x51c0>  // b.none
  407b8c:	cmp	w8, #0x2c
  407b90:	b.ne	407c64 <ferror@plt+0x5214>  // b.any
  407b94:	adrp	x20, 415000 <ferror@plt+0x125b0>
  407b98:	add	x20, x20, #0x50a
  407b9c:	b	407ca8 <ferror@plt+0x5258>
  407ba0:	ldr	w8, [x19, #8]
  407ba4:	cmp	w8, #0x20
  407ba8:	b.gt	407c40 <ferror@plt+0x51f0>
  407bac:	cbz	w8, 407c7c <ferror@plt+0x522c>
  407bb0:	cmp	w8, #0x6
  407bb4:	b.eq	407c88 <ferror@plt+0x5238>  // b.none
  407bb8:	cmp	w8, #0x11
  407bbc:	b.ne	407c70 <ferror@plt+0x5220>  // b.any
  407bc0:	adrp	x20, 417000 <ferror@plt+0x145b0>
  407bc4:	add	x20, x20, #0x179
  407bc8:	b	407ca8 <ferror@plt+0x5258>
  407bcc:	ldr	w8, [x19, #8]
  407bd0:	adrp	x9, 416000 <ferror@plt+0x135b0>
  407bd4:	adrp	x10, 416000 <ferror@plt+0x135b0>
  407bd8:	adrp	x11, 416000 <ferror@plt+0x135b0>
  407bdc:	add	x9, x9, #0x302
  407be0:	add	x10, x10, #0x317
  407be4:	add	x11, x11, #0x2f1
  407be8:	cmp	w8, #0x5
  407bec:	b	407c30 <ferror@plt+0x51e0>
  407bf0:	ldr	w8, [x19, #8]
  407bf4:	adrp	x9, 416000 <ferror@plt+0x135b0>
  407bf8:	adrp	x10, 416000 <ferror@plt+0x135b0>
  407bfc:	add	x9, x9, #0x33b
  407c00:	add	x10, x10, #0x328
  407c04:	cmp	w8, #0x3
  407c08:	csel	x20, x10, x9, eq  // eq = none
  407c0c:	b	407ca8 <ferror@plt+0x5258>
  407c10:	ldr	w8, [x19, #8]
  407c14:	adrp	x9, 416000 <ferror@plt+0x135b0>
  407c18:	adrp	x10, 416000 <ferror@plt+0x135b0>
  407c1c:	adrp	x11, 416000 <ferror@plt+0x135b0>
  407c20:	add	x9, x9, #0x707
  407c24:	add	x10, x10, #0x360
  407c28:	add	x11, x11, #0x34e
  407c2c:	cmp	w8, #0x2
  407c30:	csel	x9, x10, x9, eq  // eq = none
  407c34:	cmp	w8, #0x1
  407c38:	csel	x20, x11, x9, eq  // eq = none
  407c3c:	b	407ca8 <ferror@plt+0x5258>
  407c40:	cmp	w8, #0x21
  407c44:	b.eq	407c94 <ferror@plt+0x5244>  // b.none
  407c48:	cmp	w8, #0x3a
  407c4c:	b.eq	407ca0 <ferror@plt+0x5250>  // b.none
  407c50:	cmp	w8, #0x84
  407c54:	b.ne	407c70 <ferror@plt+0x5220>  // b.any
  407c58:	adrp	x20, 415000 <ferror@plt+0x125b0>
  407c5c:	add	x20, x20, #0x6cf
  407c60:	b	407ca8 <ferror@plt+0x5258>
  407c64:	adrp	x20, 416000 <ferror@plt+0x135b0>
  407c68:	add	x20, x20, #0x6ee
  407c6c:	b	407ca8 <ferror@plt+0x5258>
  407c70:	adrp	x20, 416000 <ferror@plt+0x135b0>
  407c74:	add	x20, x20, #0x707
  407c78:	b	407ca8 <ferror@plt+0x5258>
  407c7c:	adrp	x20, 417000 <ferror@plt+0x145b0>
  407c80:	add	x20, x20, #0xfb
  407c84:	b	407ca8 <ferror@plt+0x5258>
  407c88:	adrp	x20, 417000 <ferror@plt+0x145b0>
  407c8c:	add	x20, x20, #0x1a5
  407c90:	b	407ca8 <ferror@plt+0x5258>
  407c94:	adrp	x20, 415000 <ferror@plt+0x125b0>
  407c98:	add	x20, x20, #0x6ca
  407c9c:	b	407ca8 <ferror@plt+0x5258>
  407ca0:	adrp	x20, 416000 <ferror@plt+0x135b0>
  407ca4:	add	x20, x20, #0x701
  407ca8:	adrp	x1, 415000 <ferror@plt+0x125b0>
  407cac:	add	x1, x1, #0x6cf
  407cb0:	mov	x0, x20
  407cb4:	bl	402720 <strcmp@plt>
  407cb8:	adrp	x22, 429000 <memcpy@GLIBC_2.17>
  407cbc:	adrp	x21, 429000 <memcpy@GLIBC_2.17>
  407cc0:	add	x22, x22, #0x3a8
  407cc4:	cbnz	w0, 407cfc <ferror@plt+0x52ac>
  407cc8:	adrp	x8, 42d000 <stdin@@GLIBC_2.17+0x218>
  407ccc:	ldr	w8, [x8, #1648]
  407cd0:	cbz	w8, 407cfc <ferror@plt+0x52ac>
  407cd4:	ldr	w9, [x19, #564]
  407cd8:	cmp	w8, w9
  407cdc:	b.ne	407cfc <ferror@plt+0x52ac>  // b.any
  407ce0:	ldr	x8, [x21, #1336]
  407ce4:	sub	x8, x8, x22
  407ce8:	cmp	x8, #0x28
  407cec:	b.eq	407dc8 <ferror@plt+0x5378>  // b.none
  407cf0:	bl	4080cc <ferror@plt+0x567c>
  407cf4:	b	407ce0 <ferror@plt+0x5290>
  407cf8:	bl	4080cc <ferror@plt+0x567c>
  407cfc:	ldr	x8, [x21, #1336]
  407d00:	cmp	x8, x22
  407d04:	b.ne	407cf8 <ferror@plt+0x52a8>  // b.any
  407d08:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407d0c:	add	x0, x0, #0x6f9
  407d10:	mov	x1, x20
  407d14:	bl	4070e4 <ferror@plt+0x4694>
  407d18:	ldr	x8, [x21, #1336]
  407d1c:	sub	x8, x8, x22
  407d20:	cmp	x8, #0x28
  407d24:	b.eq	407d30 <ferror@plt+0x52e0>  // b.none
  407d28:	bl	4080cc <ferror@plt+0x567c>
  407d2c:	b	407d18 <ferror@plt+0x52c8>
  407d30:	ldrsw	x8, [x19, #552]
  407d34:	adrp	x9, 415000 <ferror@plt+0x125b0>
  407d38:	add	x9, x9, #0x2e0
  407d3c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407d40:	add	x8, x9, x8, lsl #3
  407d44:	add	x0, x0, #0x6f9
  407d48:	ldr	x1, [x8]
  407d4c:	bl	4070e4 <ferror@plt+0x4694>
  407d50:	ldr	x8, [x21, #1336]
  407d54:	sub	x8, x8, x22
  407d58:	cmp	x8, #0x50
  407d5c:	b.eq	407d68 <ferror@plt+0x5318>  // b.none
  407d60:	bl	4080cc <ferror@plt+0x567c>
  407d64:	b	407d50 <ferror@plt+0x5300>
  407d68:	ldr	w1, [x19, #556]
  407d6c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407d70:	add	x0, x0, #0x6fc
  407d74:	bl	4070e4 <ferror@plt+0x4694>
  407d78:	ldr	x8, [x21, #1336]
  407d7c:	sub	x8, x8, x22
  407d80:	cmp	x8, #0x78
  407d84:	b.eq	407d90 <ferror@plt+0x5340>  // b.none
  407d88:	bl	4080cc <ferror@plt+0x567c>
  407d8c:	b	407d78 <ferror@plt+0x5328>
  407d90:	ldr	w1, [x19, #560]
  407d94:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407d98:	add	x0, x0, #0x6fc
  407d9c:	bl	4070e4 <ferror@plt+0x4694>
  407da0:	ldr	x8, [x21, #1336]
  407da4:	sub	x8, x8, x22
  407da8:	cmp	x8, #0xa0
  407dac:	b.eq	407db8 <ferror@plt+0x5368>  // b.none
  407db0:	bl	4080cc <ferror@plt+0x567c>
  407db4:	b	407da0 <ferror@plt+0x5350>
  407db8:	ldp	x20, x19, [sp, #32]
  407dbc:	ldp	x22, x21, [sp, #16]
  407dc0:	ldp	x29, x30, [sp], #48
  407dc4:	ret
  407dc8:	ldrsw	x8, [x19, #552]
  407dcc:	adrp	x9, 415000 <ferror@plt+0x125b0>
  407dd0:	add	x9, x9, #0x340
  407dd4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407dd8:	add	x8, x9, x8, lsl #3
  407ddc:	add	x0, x0, #0x6f6
  407de0:	b	407d48 <ferror@plt+0x52f8>
  407de4:	stp	x29, x30, [sp, #-96]!
  407de8:	stp	x28, x27, [sp, #16]
  407dec:	stp	x26, x25, [sp, #32]
  407df0:	stp	x24, x23, [sp, #48]
  407df4:	stp	x22, x21, [sp, #64]
  407df8:	stp	x20, x19, [sp, #80]
  407dfc:	mov	x29, sp
  407e00:	sub	sp, sp, #0x400
  407e04:	mov	x8, x0
  407e08:	ldrh	w0, [x0, #6]
  407e0c:	mov	w21, w2
  407e10:	mov	w19, w1
  407e14:	cmp	w0, #0x2
  407e18:	b.ne	407e34 <ferror@plt+0x53e4>  // b.any
  407e1c:	add	x2, x8, #0x8
  407e20:	mov	w1, #0x4                   	// #4
  407e24:	bl	40cf88 <ferror@plt+0xa538>
  407e28:	mov	x20, x0
  407e2c:	cbnz	w21, 407e94 <ferror@plt+0x5444>
  407e30:	b	407f84 <ferror@plt+0x5534>
  407e34:	tbnz	w3, #0, 407e58 <ferror@plt+0x5408>
  407e38:	adrp	x9, 428000 <ferror@plt+0x255b0>
  407e3c:	add	x9, x9, #0x9d8
  407e40:	ldp	x10, x11, [x8, #8]
  407e44:	ldp	x12, x9, [x9]
  407e48:	eor	x10, x10, x12
  407e4c:	eor	x9, x11, x9
  407e50:	orr	x9, x10, x9
  407e54:	cbz	x9, 407f74 <ferror@plt+0x5524>
  407e58:	add	x2, x8, #0x8
  407e5c:	mov	w1, #0x10                  	// #16
  407e60:	bl	40cf88 <ferror@plt+0xa538>
  407e64:	mov	w1, #0x3a                  	// #58
  407e68:	mov	x20, x0
  407e6c:	bl	4027f0 <strchr@plt>
  407e70:	cbz	x0, 407e90 <ferror@plt+0x5440>
  407e74:	adrp	x2, 416000 <ferror@plt+0x135b0>
  407e78:	add	x2, x2, #0x77e
  407e7c:	mov	x0, sp
  407e80:	mov	w1, #0x400                 	// #1024
  407e84:	mov	x3, x20
  407e88:	bl	4024c0 <snprintf@plt>
  407e8c:	mov	x20, sp
  407e90:	cbz	w21, 407f84 <ferror@plt+0x5534>
  407e94:	mov	w0, w21
  407e98:	bl	40f448 <ferror@plt+0xc9f8>
  407e9c:	mov	x21, x0
  407ea0:	cbz	w19, 407f8c <ferror@plt+0x553c>
  407ea4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  407ea8:	ldr	w8, [x8, #1720]
  407eac:	cbz	w8, 407ed0 <ferror@plt+0x5480>
  407eb0:	adrp	x22, 42d000 <stdin@@GLIBC_2.17+0x218>
  407eb4:	add	x22, x22, #0x674
  407eb8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  407ebc:	add	x1, x1, #0xb2
  407ec0:	mov	x0, x22
  407ec4:	mov	w2, w19
  407ec8:	bl	402450 <sprintf@plt>
  407ecc:	b	407f9c <ferror@plt+0x554c>
  407ed0:	adrp	x23, 42d000 <stdin@@GLIBC_2.17+0x218>
  407ed4:	ldr	x26, [x23, #1784]
  407ed8:	adrp	x8, 417000 <ferror@plt+0x145b0>
  407edc:	add	x8, x8, #0xfb
  407ee0:	cmp	x26, x8
  407ee4:	b.eq	407fd4 <ferror@plt+0x5584>  // b.none
  407ee8:	eor	w8, w19, w26, lsr #2
  407eec:	adrp	x25, 42d000 <stdin@@GLIBC_2.17+0x218>
  407ef0:	and	w24, w8, #0x3ff
  407ef4:	add	x25, x25, #0x700
  407ef8:	ldr	x22, [x25, w24, uxtw #3]
  407efc:	cbz	x22, 407f20 <ferror@plt+0x54d0>
  407f00:	ldr	w8, [x22, #8]
  407f04:	cmp	w8, w19
  407f08:	b.ne	407f18 <ferror@plt+0x54c8>  // b.any
  407f0c:	ldr	x8, [x22, #24]
  407f10:	cmp	x8, x26
  407f14:	b.eq	40804c <ferror@plt+0x55fc>  // b.none
  407f18:	ldr	x22, [x22]
  407f1c:	cbnz	x22, 407f00 <ferror@plt+0x54b0>
  407f20:	mov	w0, #0x20                  	// #32
  407f24:	bl	402530 <malloc@plt>
  407f28:	cbz	x0, 407eb0 <ferror@plt+0x5460>
  407f2c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  407f30:	ldr	x8, [x8, #3624]
  407f34:	mov	x22, x0
  407f38:	cbz	x8, 407f5c <ferror@plt+0x550c>
  407f3c:	ldr	w9, [x8, #8]
  407f40:	cmp	w9, w19
  407f44:	b.ne	407f54 <ferror@plt+0x5504>  // b.any
  407f48:	ldr	x9, [x8, #24]
  407f4c:	cmp	x9, x26
  407f50:	b.eq	408024 <ferror@plt+0x55d4>  // b.none
  407f54:	ldr	x8, [x8]
  407f58:	cbnz	x8, 407f3c <ferror@plt+0x54ec>
  407f5c:	mov	w0, w19
  407f60:	bl	406e5c <ferror@plt+0x440c>
  407f64:	cbz	w0, 407ff0 <ferror@plt+0x55a0>
  407f68:	mov	x0, xzr
  407f6c:	str	w19, [x22, #8]
  407f70:	b	408038 <ferror@plt+0x55e8>
  407f74:	mov	w8, #0x2a                  	// #42
  407f78:	mov	x20, sp
  407f7c:	strh	w8, [sp]
  407f80:	cbnz	w21, 407e94 <ferror@plt+0x5444>
  407f84:	mov	x21, xzr
  407f88:	cbnz	w19, 407ea4 <ferror@plt+0x5454>
  407f8c:	adrp	x22, 42d000 <stdin@@GLIBC_2.17+0x218>
  407f90:	add	x22, x22, #0x674
  407f94:	mov	w8, #0x2a                  	// #42
  407f98:	strh	w8, [x22]
  407f9c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  407fa0:	add	x1, x1, #0x4d0
  407fa4:	mov	x0, x20
  407fa8:	mov	x2, x22
  407fac:	mov	x3, x21
  407fb0:	bl	408214 <ferror@plt+0x57c4>
  407fb4:	add	sp, sp, #0x400
  407fb8:	ldp	x20, x19, [sp, #80]
  407fbc:	ldp	x22, x21, [sp, #64]
  407fc0:	ldp	x24, x23, [sp, #48]
  407fc4:	ldp	x26, x25, [sp, #32]
  407fc8:	ldp	x28, x27, [sp, #16]
  407fcc:	ldp	x29, x30, [sp], #96
  407fd0:	ret
  407fd4:	adrp	x1, 42d000 <stdin@@GLIBC_2.17+0x218>
  407fd8:	add	x1, x1, #0x674
  407fdc:	mov	w2, #0x80                  	// #128
  407fe0:	mov	w0, w19
  407fe4:	bl	40fd34 <ferror@plt+0xd2e4>
  407fe8:	mov	x22, x0
  407fec:	b	407f9c <ferror@plt+0x554c>
  407ff0:	adrp	x26, 42f000 <stdin@@GLIBC_2.17+0x2218>
  407ff4:	ldrb	w8, [x26, #1792]
  407ff8:	tbnz	w8, #0, 40800c <ferror@plt+0x55bc>
  407ffc:	mov	w0, #0x1                   	// #1
  408000:	mov	w27, #0x1                   	// #1
  408004:	bl	402900 <setservent@plt>
  408008:	strb	w27, [x26, #1792]
  40800c:	ldr	x1, [x23, #1784]
  408010:	rev	w8, w19
  408014:	lsr	w0, w8, #16
  408018:	bl	4026c0 <getservbyport@plt>
  40801c:	cbnz	x0, 408028 <ferror@plt+0x55d8>
  408020:	b	407f68 <ferror@plt+0x5518>
  408024:	add	x0, x8, #0x10
  408028:	ldr	x0, [x0]
  40802c:	str	w19, [x22, #8]
  408030:	cbz	x0, 408038 <ferror@plt+0x55e8>
  408034:	bl	402640 <strdup@plt>
  408038:	ldr	x8, [x23, #1784]
  40803c:	ldr	x9, [x25, x24, lsl #3]
  408040:	str	x22, [x25, x24, lsl #3]
  408044:	stp	x0, x8, [x22, #16]
  408048:	str	x9, [x22]
  40804c:	ldr	x22, [x22, #16]
  408050:	cbnz	x22, 407f9c <ferror@plt+0x554c>
  408054:	b	407eb0 <ferror@plt+0x5460>
  408058:	stp	x29, x30, [sp, #-32]!
  40805c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  408060:	ldr	w8, [x8, #3660]
  408064:	str	x19, [sp, #16]
  408068:	mov	x29, sp
  40806c:	cbz	w8, 408080 <ferror@plt+0x5630>
  408070:	ldr	w0, [x0, #564]
  408074:	add	x1, x29, #0x18
  408078:	mov	w2, #0x1                   	// #1
  40807c:	b	408098 <ferror@plt+0x5648>
  408080:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  408084:	ldr	w8, [x8, #3644]
  408088:	cbz	w8, 4080c0 <ferror@plt+0x5670>
  40808c:	ldr	w0, [x0, #564]
  408090:	add	x1, x29, #0x18
  408094:	mov	w2, wzr
  408098:	bl	408278 <ferror@plt+0x5828>
  40809c:	cmp	w0, #0x1
  4080a0:	b.lt	4080c0 <ferror@plt+0x5670>  // b.tstop
  4080a4:	ldr	x19, [x29, #24]
  4080a8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4080ac:	add	x0, x0, #0x78c
  4080b0:	mov	x1, x19
  4080b4:	bl	4070e4 <ferror@plt+0x4694>
  4080b8:	mov	x0, x19
  4080bc:	bl	4027a0 <free@plt>
  4080c0:	ldr	x19, [sp, #16]
  4080c4:	ldp	x29, x30, [sp], #32
  4080c8:	ret
  4080cc:	stp	x29, x30, [sp, #-48]!
  4080d0:	stp	x20, x19, [sp, #32]
  4080d4:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  4080d8:	ldr	w9, [x8, #1888]
  4080dc:	adrp	x19, 429000 <memcpy@GLIBC_2.17>
  4080e0:	ldr	x8, [x19, #1336]
  4080e4:	adrp	x20, 429000 <memcpy@GLIBC_2.17>
  4080e8:	cmp	w9, #0x5
  4080ec:	add	x20, x20, #0x3a8
  4080f0:	str	x21, [sp, #16]
  4080f4:	mov	x29, sp
  4080f8:	b.lt	408118 <ferror@plt+0x56c8>  // b.tstop
  4080fc:	sub	x9, x8, x20
  408100:	cmp	x9, #0x168
  408104:	b.ne	408118 <ferror@plt+0x56c8>  // b.any
  408108:	ldp	x20, x19, [sp, #32]
  40810c:	ldr	x21, [sp, #16]
  408110:	ldp	x29, x30, [sp], #48
  408114:	b	405bac <ferror@plt+0x315c>
  408118:	ldr	w9, [x8, #24]
  40811c:	cbnz	w9, 408198 <ferror@plt+0x5748>
  408120:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x2218>
  408124:	ldr	x10, [x9, #1864]
  408128:	ldr	w12, [x8, #32]
  40812c:	adrp	x13, 42f000 <stdin@@GLIBC_2.17+0x2218>
  408130:	ldr	x21, [x13, #1880]
  408134:	ldrh	w11, [x10]
  408138:	cmp	w12, w11
  40813c:	and	x12, x11, #0x1
  408140:	b.ge	408148 <ferror@plt+0x56f8>  // b.tcont
  408144:	str	w11, [x8, #32]
  408148:	ldr	x13, [x21, #8]
  40814c:	sub	w14, w21, w13
  408150:	sub	w14, w14, w12
  408154:	add	w14, w14, #0x100, lsl #12
  408158:	cmp	w14, #0x1
  40815c:	b.hi	408178 <ferror@plt+0x5728>  // b.pmore
  408160:	add	x8, x13, x12
  408164:	str	x8, [x21, #8]
  408168:	bl	4081c4 <ferror@plt+0x5774>
  40816c:	str	x0, [x21]
  408170:	ldr	x8, [x19, #1336]
  408174:	b	408198 <ferror@plt+0x5748>
  408178:	add	w11, w11, #0x1
  40817c:	and	x11, x11, #0x1fffe
  408180:	add	x10, x10, x11
  408184:	add	x11, x10, #0x2
  408188:	add	x12, x10, #0x4
  40818c:	str	x11, [x9, #1864]
  408190:	strh	wzr, [x10, #2]
  408194:	str	x12, [x21, #8]
  408198:	sub	x9, x8, x20
  40819c:	cmp	x9, #0x168
  4081a0:	b.ne	4081ac <ferror@plt+0x575c>  // b.any
  4081a4:	str	x20, [x19, #1336]
  4081a8:	b	4081b4 <ferror@plt+0x5764>
  4081ac:	add	x8, x8, #0x28
  4081b0:	str	x8, [x19, #1336]
  4081b4:	ldp	x20, x19, [sp, #32]
  4081b8:	ldr	x21, [sp, #16]
  4081bc:	ldp	x29, x30, [sp], #48
  4081c0:	ret
  4081c4:	stp	x29, x30, [sp, #-16]!
  4081c8:	mov	w0, #0x100000              	// #1048576
  4081cc:	mov	x29, sp
  4081d0:	bl	402530 <malloc@plt>
  4081d4:	cbz	x0, 408210 <ferror@plt+0x57c0>
  4081d8:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  4081dc:	adrp	x11, 42f000 <stdin@@GLIBC_2.17+0x2218>
  4081e0:	str	x0, [x8, #1880]
  4081e4:	ldr	w8, [x11, #1888]
  4081e8:	add	x9, x0, #0x10
  4081ec:	adrp	x10, 42f000 <stdin@@GLIBC_2.17+0x2218>
  4081f0:	str	x9, [x10, #1864]
  4081f4:	add	x9, x0, #0x12
  4081f8:	add	w8, w8, #0x1
  4081fc:	strh	wzr, [x0, #16]
  408200:	stp	xzr, x9, [x0]
  408204:	str	w8, [x11, #1888]
  408208:	ldp	x29, x30, [sp], #16
  40820c:	ret
  408210:	bl	4026b0 <abort@plt>
  408214:	stp	x29, x30, [sp, #-32]!
  408218:	str	x19, [sp, #16]
  40821c:	mov	x19, x2
  408220:	mov	x8, x1
  408224:	mov	x1, x0
  408228:	mov	x29, sp
  40822c:	cbz	x3, 408248 <ferror@plt+0x57f8>
  408230:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408234:	add	x0, x0, #0x783
  408238:	mov	x2, x3
  40823c:	mov	x3, x8
  408240:	bl	4070e4 <ferror@plt+0x4694>
  408244:	b	408258 <ferror@plt+0x5808>
  408248:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40824c:	add	x0, x0, #0x787
  408250:	mov	x2, x8
  408254:	bl	4070e4 <ferror@plt+0x4694>
  408258:	bl	4080cc <ferror@plt+0x567c>
  40825c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408260:	add	x0, x0, #0x6f9
  408264:	mov	x1, x19
  408268:	bl	4070e4 <ferror@plt+0x4694>
  40826c:	ldr	x19, [sp, #16]
  408270:	ldp	x29, x30, [sp], #32
  408274:	b	4080cc <ferror@plt+0x567c>
  408278:	sub	sp, sp, #0x80
  40827c:	stp	x29, x30, [sp, #32]
  408280:	stp	x28, x27, [sp, #48]
  408284:	stp	x26, x25, [sp, #64]
  408288:	stp	x24, x23, [sp, #80]
  40828c:	stp	x22, x21, [sp, #96]
  408290:	stp	x20, x19, [sp, #112]
  408294:	add	x29, sp, #0x20
  408298:	cbz	w0, 4083f0 <ferror@plt+0x59a0>
  40829c:	eor	w8, w0, w0, lsr #16
  4082a0:	eor	w8, w8, w0, lsr #24
  4082a4:	eor	w8, w8, w0, lsr #8
  4082a8:	adrp	x9, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4082ac:	and	w8, w8, #0xff
  4082b0:	add	x9, x9, #0xe68
  4082b4:	ldr	x28, [x9, w8, uxtw #3]
  4082b8:	mov	x20, x1
  4082bc:	mov	w10, w0
  4082c0:	str	xzr, [x1]
  4082c4:	cbz	x28, 4083ec <ferror@plt+0x599c>
  4082c8:	adrp	x24, 416000 <ferror@plt+0x135b0>
  4082cc:	adrp	x25, 416000 <ferror@plt+0x135b0>
  4082d0:	adrp	x26, 416000 <ferror@plt+0x135b0>
  4082d4:	mov	w19, w2
  4082d8:	mov	w23, wzr
  4082dc:	mov	w9, wzr
  4082e0:	mov	w0, wzr
  4082e4:	add	x24, x24, #0x7ce
  4082e8:	add	x25, x25, #0x7ad
  4082ec:	add	x26, x26, #0x798
  4082f0:	str	w10, [sp, #12]
  4082f4:	ldr	w8, [x28, #8]
  4082f8:	cmp	w8, w10
  4082fc:	b.ne	4083d0 <ferror@plt+0x5980>  // b.any
  408300:	stur	w0, [x29, #-4]
  408304:	ldr	x0, [x20]
  408308:	mov	x8, xzr
  40830c:	sxtw	x22, w9
  408310:	sxtw	x23, w23
  408314:	sub	x21, x8, w9, sxtw
  408318:	str	x9, [sp, #16]
  40831c:	cmp	w19, #0x2
  408320:	add	x0, x0, x22
  408324:	b.eq	408374 <ferror@plt+0x5924>  // b.none
  408328:	cmp	w19, #0x1
  40832c:	b.eq	408354 <ferror@plt+0x5904>  // b.none
  408330:	cbnz	w19, 408410 <ferror@plt+0x59c0>
  408334:	ldr	x3, [x28, #24]
  408338:	ldp	w4, w5, [x28, #12]
  40833c:	add	x27, x21, x23
  408340:	mov	x1, x27
  408344:	mov	x2, x26
  408348:	bl	4024c0 <snprintf@plt>
  40834c:	tbz	w0, #31, 408394 <ferror@plt+0x5944>
  408350:	b	4083a0 <ferror@plt+0x5950>
  408354:	ldp	x3, x5, [x28, #24]
  408358:	ldp	w4, w6, [x28, #12]
  40835c:	add	x1, x21, x23
  408360:	mov	x2, x25
  408364:	sub	x27, x23, x22
  408368:	bl	4024c0 <snprintf@plt>
  40836c:	tbz	w0, #31, 408394 <ferror@plt+0x5944>
  408370:	b	4083a0 <ferror@plt+0x5950>
  408374:	ldp	x3, x5, [x28, #24]
  408378:	ldp	w4, w6, [x28, #12]
  40837c:	ldr	x7, [x28, #40]
  408380:	add	x1, x21, x23
  408384:	mov	x2, x24
  408388:	sub	x27, x23, x22
  40838c:	bl	4024c0 <snprintf@plt>
  408390:	tbnz	w0, #31, 4083a0 <ferror@plt+0x5950>
  408394:	sxtw	x8, w0
  408398:	cmp	x27, x8
  40839c:	b.gt	4083bc <ferror@plt+0x596c>
  4083a0:	ldr	x0, [x20]
  4083a4:	add	x23, x23, #0x200
  4083a8:	mov	x1, x23
  4083ac:	bl	402620 <realloc@plt>
  4083b0:	cbz	x0, 40842c <ferror@plt+0x59dc>
  4083b4:	str	x0, [x20]
  4083b8:	b	40831c <ferror@plt+0x58cc>
  4083bc:	ldr	x9, [sp, #16]
  4083c0:	ldr	w10, [sp, #12]
  4083c4:	add	w9, w0, w9
  4083c8:	ldur	w0, [x29, #-4]
  4083cc:	add	w0, w0, #0x1
  4083d0:	ldr	x28, [x28]
  4083d4:	cbnz	x28, 4082f4 <ferror@plt+0x58a4>
  4083d8:	cbz	w9, 4083f0 <ferror@plt+0x59a0>
  4083dc:	ldr	x8, [x20]
  4083e0:	add	x8, x8, w9, sxtw
  4083e4:	sturb	wzr, [x8, #-1]
  4083e8:	b	4083f0 <ferror@plt+0x59a0>
  4083ec:	mov	w0, wzr
  4083f0:	ldp	x20, x19, [sp, #112]
  4083f4:	ldp	x22, x21, [sp, #96]
  4083f8:	ldp	x24, x23, [sp, #80]
  4083fc:	ldp	x26, x25, [sp, #64]
  408400:	ldp	x28, x27, [sp, #48]
  408404:	ldp	x29, x30, [sp, #32]
  408408:	add	sp, sp, #0x80
  40840c:	ret
  408410:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  408414:	ldr	x0, [x8, #3528]
  408418:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40841c:	add	x1, x1, #0x7fb
  408420:	mov	w2, w19
  408424:	bl	402a10 <fprintf@plt>
  408428:	bl	4026b0 <abort@plt>
  40842c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  408430:	ldr	x3, [x8, #3528]
  408434:	adrp	x0, 415000 <ferror@plt+0x125b0>
  408438:	add	x0, x0, #0x79e
  40843c:	mov	w1, #0x1c                  	// #28
  408440:	mov	w2, #0x1                   	// #1
  408444:	bl	402810 <fwrite@plt>
  408448:	bl	4026b0 <abort@plt>
  40844c:	stp	x29, x30, [sp, #-48]!
  408450:	mov	w8, #0x4dd3                	// #19923
  408454:	movk	w8, #0x1062, lsl #16
  408458:	lsr	w10, w0, #5
  40845c:	umull	x8, w0, w8
  408460:	stp	x20, x19, [sp, #32]
  408464:	mov	w19, w0
  408468:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40846c:	cmp	w10, #0x753
  408470:	lsr	x20, x8, #38
  408474:	str	x21, [sp, #16]
  408478:	mov	x29, sp
  40847c:	strb	wzr, [x9, #1796]
  408480:	b.cc	4084c4 <ferror@plt+0x5a74>  // b.lo, b.ul, b.last
  408484:	mov	w8, #0xb273                	// #45683
  408488:	movk	w8, #0x45e7, lsl #16
  40848c:	umull	x8, w19, w8
  408490:	adrp	x0, 42f000 <stdin@@GLIBC_2.17+0x2218>
  408494:	adrp	x2, 416000 <ferror@plt+0x135b0>
  408498:	lsr	x3, x8, #46
  40849c:	add	x0, x0, #0x704
  4084a0:	add	x2, x2, #0x827
  4084a4:	mov	w1, #0x30                  	// #48
  4084a8:	bl	4024c0 <snprintf@plt>
  4084ac:	mov	w8, #0x27bf                	// #10175
  4084b0:	movk	w8, #0x9, lsl #16
  4084b4:	cmp	w19, w8
  4084b8:	b.hi	408558 <ferror@plt+0x5b08>  // b.pmore
  4084bc:	mov	w19, wzr
  4084c0:	b	4084cc <ferror@plt+0x5a7c>
  4084c4:	mov	w8, #0x3e8                 	// #1000
  4084c8:	msub	w19, w20, w8, w19
  4084cc:	mov	w8, #0x8889                	// #34953
  4084d0:	movk	w8, #0x8888, lsl #16
  4084d4:	mul	x8, x20, x8
  4084d8:	lsr	x8, x8, #37
  4084dc:	mov	w9, #0x3c                  	// #60
  4084e0:	msub	w21, w8, w9, w20
  4084e4:	adrp	x20, 42f000 <stdin@@GLIBC_2.17+0x2218>
  4084e8:	add	x20, x20, #0x704
  4084ec:	cbz	w21, 40852c <ferror@plt+0x5adc>
  4084f0:	cmp	w21, #0x9
  4084f4:	mov	x0, x20
  4084f8:	csel	w19, wzr, w19, hi  // hi = pmore
  4084fc:	bl	402360 <strlen@plt>
  408500:	adrp	x8, 418000 <ferror@plt+0x155b0>
  408504:	adrp	x9, 417000 <ferror@plt+0x145b0>
  408508:	add	x8, x8, #0x1b
  40850c:	add	x9, x9, #0x7f1
  408510:	cmp	w19, #0x0
  408514:	adrp	x1, 416000 <ferror@plt+0x135b0>
  408518:	add	x0, x20, x0
  40851c:	csel	x3, x9, x8, eq  // eq = none
  408520:	add	x1, x1, #0x82d
  408524:	mov	w2, w21
  408528:	bl	402450 <sprintf@plt>
  40852c:	cbz	w19, 408558 <ferror@plt+0x5b08>
  408530:	mov	x0, x20
  408534:	bl	402360 <strlen@plt>
  408538:	add	x0, x20, x0
  40853c:	mov	w2, w19
  408540:	ldp	x20, x19, [sp, #32]
  408544:	ldr	x21, [sp, #16]
  408548:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40854c:	add	x1, x1, #0x832
  408550:	ldp	x29, x30, [sp], #48
  408554:	b	402450 <sprintf@plt>
  408558:	ldp	x20, x19, [sp, #32]
  40855c:	ldr	x21, [sp, #16]
  408560:	ldp	x29, x30, [sp], #48
  408564:	ret
  408568:	stp	x29, x30, [sp, #-48]!
  40856c:	stp	x20, x19, [sp, #32]
  408570:	ldr	x20, [x0, w1, sxtw #3]
  408574:	mov	x19, x0
  408578:	str	x21, [sp, #16]
  40857c:	mov	x29, sp
  408580:	cbz	x20, 408608 <ferror@plt+0x5bb8>
  408584:	ldp	w8, w2, [x20, #4]
  408588:	ldp	w3, w4, [x20, #12]
  40858c:	ldp	w5, w6, [x20, #20]
  408590:	ldr	w7, [x20, #28]
  408594:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408598:	sxtw	x21, w1
  40859c:	add	x0, x0, #0x8c0
  4085a0:	mov	w1, w8
  4085a4:	bl	4070e4 <ferror@plt+0x4694>
  4085a8:	ldr	x8, [x19, x21, lsl #3]
  4085ac:	ldrh	w8, [x8]
  4085b0:	sub	x8, x8, #0x4
  4085b4:	cmp	x8, #0x20
  4085b8:	b.cc	4085f0 <ferror@plt+0x5ba0>  // b.lo, b.ul, b.last
  4085bc:	ldr	w1, [x20, #32]
  4085c0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4085c4:	add	x0, x0, #0x8e6
  4085c8:	bl	4070e4 <ferror@plt+0x4694>
  4085cc:	ldr	x8, [x19, x21, lsl #3]
  4085d0:	ldrh	w8, [x8]
  4085d4:	sub	x8, x8, #0x4
  4085d8:	cmp	x8, #0x24
  4085dc:	b.cc	4085f0 <ferror@plt+0x5ba0>  // b.lo, b.ul, b.last
  4085e0:	ldr	w1, [x20, #36]
  4085e4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4085e8:	add	x0, x0, #0x8ec
  4085ec:	bl	4070e4 <ferror@plt+0x4694>
  4085f0:	ldp	x20, x19, [sp, #32]
  4085f4:	ldr	x21, [sp, #16]
  4085f8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4085fc:	add	x0, x0, #0xeab
  408600:	ldp	x29, x30, [sp], #48
  408604:	b	4070e4 <ferror@plt+0x4694>
  408608:	cmp	w1, #0x7
  40860c:	b.ne	408638 <ferror@plt+0x5be8>  // b.any
  408610:	ldr	x8, [x19, #8]
  408614:	cbz	x8, 408638 <ferror@plt+0x5be8>
  408618:	ldp	w1, w2, [x8, #4]
  40861c:	ldp	w3, w4, [x8, #12]
  408620:	ldp	x20, x19, [sp, #32]
  408624:	ldr	x21, [sp, #16]
  408628:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40862c:	add	x0, x0, #0x8a9
  408630:	ldp	x29, x30, [sp], #48
  408634:	b	4070e4 <ferror@plt+0x4694>
  408638:	ldp	x20, x19, [sp, #32]
  40863c:	ldr	x21, [sp, #16]
  408640:	ldp	x29, x30, [sp], #48
  408644:	ret
  408648:	ldrh	w8, [x0]
  40864c:	cmp	w8, #0xa
  408650:	b.eq	40866c <ferror@plt+0x5c1c>  // b.none
  408654:	cmp	w8, #0x2
  408658:	b.ne	40867c <ferror@plt+0x5c2c>  // b.any
  40865c:	add	x2, x0, #0x4
  408660:	mov	w0, #0x2                   	// #2
  408664:	mov	w1, #0x4                   	// #4
  408668:	b	40cf88 <ferror@plt+0xa538>
  40866c:	add	x2, x0, #0x8
  408670:	mov	w0, #0xa                   	// #10
  408674:	mov	w1, #0x10                  	// #16
  408678:	b	40cf88 <ferror@plt+0xa538>
  40867c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408680:	add	x0, x0, #0x68b
  408684:	ret
  408688:	sub	sp, sp, #0x60
  40868c:	stp	x29, x30, [sp, #64]
  408690:	stp	x20, x19, [sp, #80]
  408694:	ldrb	w8, [x0, #912]
  408698:	mov	x19, x0
  40869c:	add	x29, sp, #0x40
  4086a0:	cbz	w8, 4086b0 <ferror@plt+0x5c60>
  4086a4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4086a8:	add	x0, x0, #0xa21
  4086ac:	bl	4070e4 <ferror@plt+0x4694>
  4086b0:	ldrb	w8, [x19, #913]
  4086b4:	cbz	w8, 4086c4 <ferror@plt+0x5c74>
  4086b8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4086bc:	add	x0, x0, #0xa25
  4086c0:	bl	4070e4 <ferror@plt+0x4694>
  4086c4:	ldrb	w8, [x19, #914]
  4086c8:	cbz	w8, 4086d8 <ferror@plt+0x5c88>
  4086cc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4086d0:	add	x0, x0, #0xa2b
  4086d4:	bl	4070e4 <ferror@plt+0x4694>
  4086d8:	ldrb	w8, [x19, #915]
  4086dc:	cbz	w8, 4086ec <ferror@plt+0x5c9c>
  4086e0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4086e4:	add	x0, x0, #0xa30
  4086e8:	bl	4070e4 <ferror@plt+0x4694>
  4086ec:	ldrb	w8, [x19, #916]
  4086f0:	cbz	w8, 408700 <ferror@plt+0x5cb0>
  4086f4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4086f8:	add	x0, x0, #0xa39
  4086fc:	bl	4070e4 <ferror@plt+0x4694>
  408700:	ldrb	w8, [x19, #628]
  408704:	cbz	w8, 408718 <ferror@plt+0x5cc8>
  408708:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40870c:	add	x1, x19, #0x274
  408710:	add	x0, x0, #0x6f8
  408714:	bl	4070e4 <ferror@plt+0x4694>
  408718:	ldrb	w8, [x19, #917]
  40871c:	cbz	w8, 408734 <ferror@plt+0x5ce4>
  408720:	ldr	w1, [x19, #704]
  408724:	ldr	w2, [x19, #708]
  408728:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40872c:	add	x0, x0, #0xa43
  408730:	bl	4070e4 <ferror@plt+0x4694>
  408734:	ldr	d0, [x19, #648]
  408738:	fcmp	d0, #0.0
  40873c:	b.eq	40874c <ferror@plt+0x5cfc>  // b.none
  408740:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408744:	add	x0, x0, #0xa51
  408748:	bl	4070e4 <ferror@plt+0x4694>
  40874c:	ldr	w1, [x19, #688]
  408750:	cbz	w1, 408760 <ferror@plt+0x5d10>
  408754:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408758:	add	x0, x0, #0xa59
  40875c:	bl	4070e4 <ferror@plt+0x4694>
  408760:	ldr	d0, [x19, #664]
  408764:	fcmp	d0, #0.0
  408768:	b.eq	40877c <ferror@plt+0x5d2c>  // b.none
  40876c:	ldr	d1, [x19, #672]
  408770:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408774:	add	x0, x0, #0xa65
  408778:	bl	4070e4 <ferror@plt+0x4694>
  40877c:	ldr	d0, [x19, #656]
  408780:	fcmp	d0, #0.0
  408784:	b.eq	408794 <ferror@plt+0x5d44>  // b.none
  408788:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40878c:	add	x0, x0, #0xa70
  408790:	bl	4070e4 <ferror@plt+0x4694>
  408794:	ldr	w1, [x19, #680]
  408798:	cbz	w1, 4087bc <ferror@plt+0x5d6c>
  40879c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4087a0:	add	x0, x0, #0xa78
  4087a4:	bl	4070e4 <ferror@plt+0x4694>
  4087a8:	ldrb	w8, [x19, #680]
  4087ac:	tbz	w8, #0, 4087bc <ferror@plt+0x5d6c>
  4087b0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4087b4:	add	x0, x0, #0xa81
  4087b8:	bl	4070e4 <ferror@plt+0x4694>
  4087bc:	ldr	w1, [x19, #712]
  4087c0:	cbz	w1, 4087d0 <ferror@plt+0x5d80>
  4087c4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4087c8:	add	x0, x0, #0xa88
  4087cc:	bl	4070e4 <ferror@plt+0x4694>
  4087d0:	ldr	w1, [x19, #724]
  4087d4:	cbz	w1, 4087e4 <ferror@plt+0x5d94>
  4087d8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4087dc:	add	x0, x0, #0xa90
  4087e0:	bl	4070e4 <ferror@plt+0x4694>
  4087e4:	ldr	w1, [x19, #716]
  4087e8:	cbz	w1, 4087f8 <ferror@plt+0x5da8>
  4087ec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4087f0:	add	x0, x0, #0xa99
  4087f4:	bl	4070e4 <ferror@plt+0x4694>
  4087f8:	ldr	w1, [x19, #720]
  4087fc:	cbz	w1, 40880c <ferror@plt+0x5dbc>
  408800:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408804:	add	x0, x0, #0xaa4
  408808:	bl	4070e4 <ferror@plt+0x4694>
  40880c:	ldr	w1, [x19, #728]
  408810:	cbz	w1, 408820 <ferror@plt+0x5dd0>
  408814:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408818:	add	x0, x0, #0xaaf
  40881c:	bl	4070e4 <ferror@plt+0x4694>
  408820:	ldr	w1, [x19, #684]
  408824:	cbz	w1, 408834 <ferror@plt+0x5de4>
  408828:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40882c:	add	x0, x0, #0xab8
  408830:	bl	4070e4 <ferror@plt+0x4694>
  408834:	ldr	x1, [x19, #896]
  408838:	cbz	x1, 408848 <ferror@plt+0x5df8>
  40883c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408840:	add	x0, x0, #0xac5
  408844:	bl	4070e4 <ferror@plt+0x4694>
  408848:	ldr	x1, [x19, #904]
  40884c:	cbz	x1, 40885c <ferror@plt+0x5e0c>
  408850:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408854:	add	x0, x0, #0xad6
  408858:	bl	4070e4 <ferror@plt+0x4694>
  40885c:	ldr	x1, [x19, #768]
  408860:	cbz	x1, 408870 <ferror@plt+0x5e20>
  408864:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408868:	add	x0, x0, #0xaea
  40886c:	bl	4070e4 <ferror@plt+0x4694>
  408870:	ldr	x1, [x19, #776]
  408874:	cbz	x1, 408884 <ferror@plt+0x5e34>
  408878:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40887c:	add	x0, x0, #0xafc
  408880:	bl	4070e4 <ferror@plt+0x4694>
  408884:	ldr	w1, [x19, #784]
  408888:	cbz	w1, 408898 <ferror@plt+0x5e48>
  40888c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408890:	add	x0, x0, #0xb11
  408894:	bl	4070e4 <ferror@plt+0x4694>
  408898:	ldr	w1, [x19, #788]
  40889c:	cbz	w1, 4088ac <ferror@plt+0x5e5c>
  4088a0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4088a4:	add	x0, x0, #0xb1e
  4088a8:	bl	4070e4 <ferror@plt+0x4694>
  4088ac:	ldr	w1, [x19, #792]
  4088b0:	cbz	w1, 4088c0 <ferror@plt+0x5e70>
  4088b4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4088b8:	add	x0, x0, #0xb2a
  4088bc:	bl	4070e4 <ferror@plt+0x4694>
  4088c0:	ldr	w1, [x19, #796]
  4088c4:	cbz	w1, 4088d4 <ferror@plt+0x5e84>
  4088c8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4088cc:	add	x0, x0, #0xb3c
  4088d0:	bl	4070e4 <ferror@plt+0x4694>
  4088d4:	ldr	x8, [x19, #920]
  4088d8:	cbz	x8, 408908 <ferror@plt+0x5eb8>
  4088dc:	ldrb	w9, [x8, #16]
  4088e0:	cbz	w9, 4088fc <ferror@plt+0x5eac>
  4088e4:	ldp	w1, w2, [x8]
  4088e8:	ldp	w3, w4, [x8, #8]
  4088ec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4088f0:	add	x0, x0, #0xb4d
  4088f4:	bl	4070e4 <ferror@plt+0x4694>
  4088f8:	b	408908 <ferror@plt+0x5eb8>
  4088fc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408900:	add	x0, x0, #0xb7f
  408904:	bl	4070e4 <ferror@plt+0x4694>
  408908:	ldr	x8, [x19, #928]
  40890c:	cbz	x8, 4089ac <ferror@plt+0x5f5c>
  408910:	ldr	d0, [x8]
  408914:	fmov	d1, #8.000000000000000000e+00
  408918:	mov	x0, sp
  40891c:	ucvtf	d0, d0
  408920:	fmul	d0, d0, d1
  408924:	bl	408d74 <ferror@plt+0x6324>
  408928:	ldr	x8, [x19, #928]
  40892c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408930:	add	x0, x0, #0xb94
  408934:	mov	x1, sp
  408938:	ldr	s0, [x8, #8]
  40893c:	adrp	x8, 413000 <ferror@plt+0x105b0>
  408940:	ldr	d1, [x8, #3032]
  408944:	ucvtf	d0, d0
  408948:	fdiv	d0, d0, d1
  40894c:	bl	4070e4 <ferror@plt+0x4694>
  408950:	ldr	x8, [x19, #928]
  408954:	ldr	w9, [x8, #12]
  408958:	cbz	w9, 40897c <ferror@plt+0x5f2c>
  40895c:	mov	x8, #0x3f70000000000000    	// #4571153621781053440
  408960:	ucvtf	d0, w9
  408964:	fmov	d1, x8
  408968:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40896c:	fmul	d0, d0, d1
  408970:	add	x0, x0, #0xbab
  408974:	bl	4070e4 <ferror@plt+0x4694>
  408978:	ldr	x8, [x19, #928]
  40897c:	ldr	w8, [x8, #16]
  408980:	cbz	w8, 4089a0 <ferror@plt+0x5f50>
  408984:	mov	x9, #0x3f70000000000000    	// #4571153621781053440
  408988:	ucvtf	d0, w8
  40898c:	fmov	d1, x9
  408990:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408994:	fmul	d0, d0, d1
  408998:	add	x0, x0, #0xbbb
  40899c:	bl	4070e4 <ferror@plt+0x4694>
  4089a0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4089a4:	add	x0, x0, #0xeab
  4089a8:	bl	4070e4 <ferror@plt+0x4694>
  4089ac:	ldr	d0, [x19, #696]
  4089b0:	fcmp	d0, #0.0
  4089b4:	b.eq	4089d0 <ferror@plt+0x5f80>  // b.none
  4089b8:	mov	x0, sp
  4089bc:	bl	408d74 <ferror@plt+0x6324>
  4089c0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4089c4:	add	x0, x0, #0xbc9
  4089c8:	mov	x1, sp
  4089cc:	bl	4070e4 <ferror@plt+0x4694>
  4089d0:	ldr	w1, [x19, #732]
  4089d4:	cbz	w1, 4089e4 <ferror@plt+0x5f94>
  4089d8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4089dc:	add	x0, x0, #0xbd5
  4089e0:	bl	4070e4 <ferror@plt+0x4694>
  4089e4:	ldr	w1, [x19, #736]
  4089e8:	cbz	w1, 4089f8 <ferror@plt+0x5fa8>
  4089ec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4089f0:	add	x0, x0, #0xbe1
  4089f4:	bl	4070e4 <ferror@plt+0x4694>
  4089f8:	ldr	w1, [x19, #740]
  4089fc:	cbz	w1, 408a0c <ferror@plt+0x5fbc>
  408a00:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408a04:	add	x0, x0, #0xbed
  408a08:	bl	4070e4 <ferror@plt+0x4694>
  408a0c:	ldr	d0, [x19, #744]
  408a10:	fcmp	d0, #0.0
  408a14:	b.eq	408a54 <ferror@plt+0x6004>  // b.none
  408a18:	mov	x0, sp
  408a1c:	bl	408d74 <ferror@plt+0x6324>
  408a20:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408a24:	add	x0, x0, #0xbf9
  408a28:	mov	x1, sp
  408a2c:	bl	4070e4 <ferror@plt+0x4694>
  408a30:	ldr	d0, [x19, #752]
  408a34:	fcmp	d0, #0.0
  408a38:	b.eq	408a54 <ferror@plt+0x6004>  // b.none
  408a3c:	mov	x0, sp
  408a40:	bl	408d74 <ferror@plt+0x6324>
  408a44:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408a48:	add	x0, x0, #0xc0c
  408a4c:	mov	x1, sp
  408a50:	bl	4070e4 <ferror@plt+0x4694>
  408a54:	ldr	d0, [x19, #760]
  408a58:	fcmp	d0, #0.0
  408a5c:	b.eq	408a78 <ferror@plt+0x6028>  // b.none
  408a60:	mov	x0, sp
  408a64:	bl	408d74 <ferror@plt+0x6324>
  408a68:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408a6c:	add	x0, x0, #0xc13
  408a70:	mov	x1, sp
  408a74:	bl	4070e4 <ferror@plt+0x4694>
  408a78:	ldr	w1, [x19, #832]
  408a7c:	cbz	w1, 408a8c <ferror@plt+0x603c>
  408a80:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408a84:	add	x0, x0, #0xc28
  408a88:	bl	4070e4 <ferror@plt+0x4694>
  408a8c:	ldr	w1, [x19, #836]
  408a90:	cbz	w1, 408aa0 <ferror@plt+0x6050>
  408a94:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408a98:	add	x0, x0, #0xc36
  408a9c:	bl	4070e4 <ferror@plt+0x4694>
  408aa0:	ldrb	w8, [x19, #918]
  408aa4:	cbz	w8, 408ab4 <ferror@plt+0x6064>
  408aa8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408aac:	add	x0, x0, #0xc47
  408ab0:	bl	4070e4 <ferror@plt+0x4694>
  408ab4:	ldr	x8, [x19, #872]
  408ab8:	cbz	x8, 408b6c <ferror@plt+0x611c>
  408abc:	mov	x20, #0xf7cf                	// #63439
  408ac0:	movk	x20, #0xe353, lsl #16
  408ac4:	movk	x20, #0x9ba5, lsl #32
  408ac8:	lsr	x8, x8, #3
  408acc:	movk	x20, #0x20c4, lsl #48
  408ad0:	umulh	x8, x8, x20
  408ad4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408ad8:	lsr	x1, x8, #4
  408adc:	add	x0, x0, #0xc54
  408ae0:	bl	4070e4 <ferror@plt+0x4694>
  408ae4:	ldr	x8, [x19, #880]
  408ae8:	cbz	x8, 408b20 <ferror@plt+0x60d0>
  408aec:	ldr	d0, [x19, #872]
  408af0:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  408af4:	lsr	x9, x8, #3
  408af8:	ucvtf	d1, x8
  408afc:	fmov	d2, x10
  408b00:	umulh	x9, x9, x20
  408b04:	fmul	d1, d1, d2
  408b08:	ucvtf	d0, d0
  408b0c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408b10:	lsr	x1, x9, #4
  408b14:	fdiv	d0, d1, d0
  408b18:	add	x0, x0, #0xc61
  408b1c:	bl	4070e4 <ferror@plt+0x4694>
  408b20:	ldr	x8, [x19, #888]
  408b24:	cbz	x8, 408b6c <ferror@plt+0x611c>
  408b28:	mov	x10, #0xf7cf                	// #63439
  408b2c:	ldr	d0, [x19, #872]
  408b30:	movk	x10, #0xe353, lsl #16
  408b34:	movk	x10, #0x9ba5, lsl #32
  408b38:	mov	x11, #0x4059000000000000    	// #4636737291354636288
  408b3c:	lsr	x9, x8, #3
  408b40:	movk	x10, #0x20c4, lsl #48
  408b44:	ucvtf	d1, x8
  408b48:	fmov	d2, x11
  408b4c:	umulh	x9, x9, x10
  408b50:	fmul	d1, d1, d2
  408b54:	ucvtf	d0, d0
  408b58:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408b5c:	lsr	x1, x9, #4
  408b60:	fdiv	d0, d1, d0
  408b64:	add	x0, x0, #0xc7e
  408b68:	bl	4070e4 <ferror@plt+0x4694>
  408b6c:	ldr	w1, [x19, #800]
  408b70:	cbz	w1, 408b80 <ferror@plt+0x6130>
  408b74:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408b78:	add	x0, x0, #0xc9d
  408b7c:	bl	4070e4 <ferror@plt+0x4694>
  408b80:	ldr	w1, [x19, #804]
  408b84:	ldr	w2, [x19, #808]
  408b88:	orr	w8, w1, w2
  408b8c:	cbz	w8, 408b9c <ferror@plt+0x614c>
  408b90:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408b94:	add	x0, x0, #0xca9
  408b98:	bl	4070e4 <ferror@plt+0x4694>
  408b9c:	ldr	w1, [x19, #812]
  408ba0:	cbz	w1, 408bb0 <ferror@plt+0x6160>
  408ba4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408ba8:	add	x0, x0, #0xcb8
  408bac:	bl	4070e4 <ferror@plt+0x4694>
  408bb0:	ldr	w1, [x19, #816]
  408bb4:	cbz	w1, 408bd0 <ferror@plt+0x6180>
  408bb8:	ldr	w8, [x19, #552]
  408bbc:	cmp	w8, #0xa
  408bc0:	b.eq	408bd0 <ferror@plt+0x6180>  // b.none
  408bc4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408bc8:	add	x0, x0, #0xcc1
  408bcc:	bl	4070e4 <ferror@plt+0x4694>
  408bd0:	ldr	w1, [x19, #840]
  408bd4:	cbz	w1, 408be4 <ferror@plt+0x6194>
  408bd8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408bdc:	add	x0, x0, #0xccc
  408be0:	bl	4070e4 <ferror@plt+0x4694>
  408be4:	ldr	w1, [x19, #820]
  408be8:	cbz	w1, 408bf8 <ferror@plt+0x61a8>
  408bec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408bf0:	add	x0, x0, #0xcdb
  408bf4:	bl	4070e4 <ferror@plt+0x4694>
  408bf8:	ldr	w1, [x19, #824]
  408bfc:	cmp	w1, #0x3
  408c00:	b.eq	408c10 <ferror@plt+0x61c0>  // b.none
  408c04:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c08:	add	x0, x0, #0xce7
  408c0c:	bl	4070e4 <ferror@plt+0x4694>
  408c10:	ldr	w1, [x19, #844]
  408c14:	cbz	w1, 408c24 <ferror@plt+0x61d4>
  408c18:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c1c:	add	x0, x0, #0xcf6
  408c20:	bl	4070e4 <ferror@plt+0x4694>
  408c24:	ldr	d0, [x19, #848]
  408c28:	fcmp	d0, #0.0
  408c2c:	b.eq	408c3c <ferror@plt+0x61ec>  // b.none
  408c30:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c34:	add	x0, x0, #0xd05
  408c38:	bl	4070e4 <ferror@plt+0x4694>
  408c3c:	ldr	w1, [x19, #864]
  408c40:	cbz	w1, 408c50 <ferror@plt+0x6200>
  408c44:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c48:	add	x0, x0, #0xd11
  408c4c:	bl	4070e4 <ferror@plt+0x4694>
  408c50:	ldr	w1, [x19, #868]
  408c54:	cbz	w1, 408c64 <ferror@plt+0x6214>
  408c58:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c5c:	add	x0, x0, #0xd1f
  408c60:	bl	4070e4 <ferror@plt+0x4694>
  408c64:	ldr	w1, [x19, #828]
  408c68:	cbz	w1, 408c78 <ferror@plt+0x6228>
  408c6c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c70:	add	x0, x0, #0xd30
  408c74:	bl	4070e4 <ferror@plt+0x4694>
  408c78:	ldr	d0, [x19, #856]
  408c7c:	fcmp	d0, #0.0
  408c80:	b.eq	408c90 <ferror@plt+0x6240>  // b.none
  408c84:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408c88:	add	x0, x0, #0xd3c
  408c8c:	bl	4070e4 <ferror@plt+0x4694>
  408c90:	ldp	x20, x19, [sp, #80]
  408c94:	ldp	x29, x30, [sp, #64]
  408c98:	add	sp, sp, #0x60
  408c9c:	ret
  408ca0:	stp	x29, x30, [sp, #-32]!
  408ca4:	str	x19, [sp, #16]
  408ca8:	mov	x19, x0
  408cac:	ldrb	w0, [x0]
  408cb0:	mov	w8, #0x4                   	// #4
  408cb4:	mov	w9, #0x10                  	// #16
  408cb8:	add	x2, x19, #0x4
  408cbc:	cmp	w0, #0xa
  408cc0:	csel	w1, w9, w8, eq  // eq = none
  408cc4:	mov	x29, sp
  408cc8:	bl	40cf88 <ferror@plt+0xa538>
  408ccc:	ldrb	w2, [x19, #1]
  408cd0:	mov	x1, x0
  408cd4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408cd8:	add	x0, x0, #0xd58
  408cdc:	bl	4070e4 <ferror@plt+0x4694>
  408ce0:	ldrh	w1, [x19, #2]
  408ce4:	add	x0, x19, #0x14
  408ce8:	ldr	x19, [sp, #16]
  408cec:	adrp	x2, 416000 <ferror@plt+0x135b0>
  408cf0:	add	x2, x2, #0xd5f
  408cf4:	ldp	x29, x30, [sp], #32
  408cf8:	b	40d298 <ferror@plt+0xa848>
  408cfc:	cbz	x1, 408d38 <ferror@plt+0x62e8>
  408d00:	ldrh	w2, [x1, #4]
  408d04:	mov	x8, x0
  408d08:	sub	w9, w2, #0x1
  408d0c:	cmp	w9, #0x3
  408d10:	b.hi	408d3c <ferror@plt+0x62ec>  // b.pmore
  408d14:	adrp	x10, 413000 <ferror@plt+0x105b0>
  408d18:	add	x10, x10, #0xca8
  408d1c:	adr	x11, 408d2c <ferror@plt+0x62dc>
  408d20:	ldrb	w12, [x10, x9]
  408d24:	add	x11, x11, x12, lsl #2
  408d28:	br	x11
  408d2c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408d30:	add	x0, x0, #0xdbf
  408d34:	b	408d6c <ferror@plt+0x631c>
  408d38:	ret
  408d3c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408d40:	add	x0, x0, #0xde8
  408d44:	mov	x1, x8
  408d48:	b	4070e4 <ferror@plt+0x4694>
  408d4c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408d50:	add	x0, x0, #0xdc9
  408d54:	b	408d6c <ferror@plt+0x631c>
  408d58:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408d5c:	add	x0, x0, #0xdd1
  408d60:	b	408d6c <ferror@plt+0x631c>
  408d64:	adrp	x0, 416000 <ferror@plt+0x135b0>
  408d68:	add	x0, x0, #0xdd9
  408d6c:	mov	x1, x8
  408d70:	b	4070e4 <ferror@plt+0x4694>
  408d74:	stp	x29, x30, [sp, #-32]!
  408d78:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  408d7c:	ldr	w8, [x8, #1720]
  408d80:	str	x19, [sp, #16]
  408d84:	mov	x19, x0
  408d88:	mov	x29, sp
  408d8c:	cbz	w8, 408d9c <ferror@plt+0x634c>
  408d90:	adrp	x1, 416000 <ferror@plt+0x135b0>
  408d94:	add	x1, x1, #0xd47
  408d98:	b	408de4 <ferror@plt+0x6394>
  408d9c:	adrp	x8, 413000 <ferror@plt+0x105b0>
  408da0:	ldr	d1, [x8, #3048]
  408da4:	fcmp	d0, d1
  408da8:	b.le	408dbc <ferror@plt+0x636c>
  408dac:	adrp	x1, 416000 <ferror@plt+0x135b0>
  408db0:	fdiv	d0, d0, d1
  408db4:	add	x1, x1, #0xd4c
  408db8:	b	408de4 <ferror@plt+0x6394>
  408dbc:	adrp	x8, 413000 <ferror@plt+0x105b0>
  408dc0:	ldr	d1, [x8, #3032]
  408dc4:	fcmp	d0, d1
  408dc8:	b.le	408ddc <ferror@plt+0x638c>
  408dcc:	adrp	x1, 416000 <ferror@plt+0x135b0>
  408dd0:	fdiv	d0, d0, d1
  408dd4:	add	x1, x1, #0xd52
  408dd8:	b	408de4 <ferror@plt+0x6394>
  408ddc:	adrp	x1, 416000 <ferror@plt+0x135b0>
  408de0:	add	x1, x1, #0xa6d
  408de4:	mov	x0, x19
  408de8:	bl	402450 <sprintf@plt>
  408dec:	mov	x0, x19
  408df0:	ldr	x19, [sp, #16]
  408df4:	ldp	x29, x30, [sp], #32
  408df8:	ret
  408dfc:	sub	sp, sp, #0x40
  408e00:	mov	w8, #0x100                 	// #256
  408e04:	stp	x29, x30, [sp, #32]
  408e08:	str	x1, [sp, #8]
  408e0c:	str	w8, [sp, #16]
  408e10:	str	xzr, [sp, #24]
  408e14:	ldrb	w8, [x0, #16]
  408e18:	str	x19, [sp, #48]
  408e1c:	mov	w19, #0xffffffff            	// #-1
  408e20:	add	x29, sp, #0x20
  408e24:	cmp	w8, #0xf
  408e28:	b.le	408e4c <ferror@plt+0x63fc>
  408e2c:	cmp	w8, #0x27
  408e30:	b.gt	408e7c <ferror@plt+0x642c>
  408e34:	cmp	w8, #0x10
  408e38:	b.eq	408e94 <ferror@plt+0x6444>  // b.none
  408e3c:	cmp	w8, #0x11
  408e40:	b.ne	408eac <ferror@plt+0x645c>  // b.any
  408e44:	bl	4090f4 <ferror@plt+0x66a4>
  408e48:	b	408e74 <ferror@plt+0x6424>
  408e4c:	cmp	w8, #0x1
  408e50:	b.eq	408e9c <ferror@plt+0x644c>  // b.none
  408e54:	cmp	w8, #0x2
  408e58:	b.eq	408e64 <ferror@plt+0x6414>  // b.none
  408e5c:	cmp	w8, #0xa
  408e60:	b.ne	408eac <ferror@plt+0x645c>  // b.any
  408e64:	ldr	x8, [x1, #32]
  408e68:	add	x1, sp, #0x8
  408e6c:	str	x8, [sp, #24]
  408e70:	bl	4062e4 <ferror@plt+0x3894>
  408e74:	mov	w19, w0
  408e78:	b	408eac <ferror@plt+0x645c>
  408e7c:	cmp	w8, #0x28
  408e80:	b.eq	408ea4 <ferror@plt+0x6454>  // b.none
  408e84:	cmp	w8, #0x2c
  408e88:	b.ne	408eac <ferror@plt+0x645c>  // b.any
  408e8c:	bl	4096c4 <ferror@plt+0x6c74>
  408e90:	b	408ea8 <ferror@plt+0x6458>
  408e94:	bl	4094d8 <ferror@plt+0x6a88>
  408e98:	b	408ea8 <ferror@plt+0x6458>
  408e9c:	bl	408ec4 <ferror@plt+0x6474>
  408ea0:	b	408ea8 <ferror@plt+0x6458>
  408ea4:	bl	4095a0 <ferror@plt+0x6b50>
  408ea8:	mov	w19, wzr
  408eac:	bl	405bac <ferror@plt+0x315c>
  408eb0:	mov	w0, w19
  408eb4:	ldr	x19, [sp, #48]
  408eb8:	ldp	x29, x30, [sp, #32]
  408ebc:	add	sp, sp, #0x40
  408ec0:	ret
  408ec4:	stp	x29, x30, [sp, #-64]!
  408ec8:	str	x28, [sp, #16]
  408ecc:	stp	x22, x21, [sp, #32]
  408ed0:	stp	x20, x19, [sp, #48]
  408ed4:	mov	x29, sp
  408ed8:	sub	sp, sp, #0x330
  408edc:	mov	x19, x1
  408ee0:	mov	x20, x0
  408ee4:	add	x0, sp, #0x8
  408ee8:	mov	w2, #0x268                 	// #616
  408eec:	mov	w1, wzr
  408ef0:	bl	4025b0 <memset@plt>
  408ef4:	adrp	x8, 415000 <ferror@plt+0x125b0>
  408ef8:	add	x8, x8, #0x426
  408efc:	str	x8, [sp, #600]
  408f00:	str	x8, [sp, #608]
  408f04:	ldr	w8, [x20]
  408f08:	add	x2, x20, #0x20
  408f0c:	sub	x0, x29, #0x40
  408f10:	mov	w1, #0x7                   	// #7
  408f14:	sub	w3, w8, #0x20
  408f18:	bl	4137a0 <ferror@plt+0x10d50>
  408f1c:	ldrb	w8, [x20, #17]
  408f20:	mov	w9, #0x1                   	// #1
  408f24:	add	x0, sp, #0x8
  408f28:	mov	x1, x19
  408f2c:	str	w8, [sp, #16]
  408f30:	ldrb	w8, [x20, #18]
  408f34:	str	w8, [sp, #560]
  408f38:	ldr	w8, [x20, #20]
  408f3c:	strh	w9, [sp, #294]
  408f40:	strh	w9, [sp, #30]
  408f44:	str	w8, [sp, #552]
  408f48:	str	w8, [sp, #572]
  408f4c:	bl	4099e0 <ferror@plt+0x6f90>
  408f50:	tbnz	w0, #0, 4090d8 <ferror@plt+0x6688>
  408f54:	ldur	x8, [x29, #-32]
  408f58:	cbz	x8, 408f6c <ferror@plt+0x651c>
  408f5c:	ldur	x8, [x8, #4]
  408f60:	add	x9, sp, #0x8
  408f64:	add	x9, x9, #0x22c
  408f68:	str	x8, [x9]
  408f6c:	ldur	x1, [x29, #-64]
  408f70:	cbz	x1, 408fd8 <ferror@plt+0x6588>
  408f74:	ldrh	w22, [x1], #4
  408f78:	sub	x0, x29, #0xc0
  408f7c:	sub	x21, x29, #0xc0
  408f80:	sub	x20, x22, #0x4
  408f84:	mov	x2, x20
  408f88:	bl	402330 <memcpy@plt>
  408f8c:	strb	wzr, [x21, x20]
  408f90:	ldurb	w8, [x29, #-192]
  408f94:	cbnz	w8, 408fd0 <ferror@plt+0x6580>
  408f98:	cmp	w22, #0x5
  408f9c:	b.cc	408fd0 <ferror@plt+0x6580>  // b.lo, b.ul, b.last
  408fa0:	sub	x9, x29, #0xc0
  408fa4:	mov	w11, wzr
  408fa8:	sub	x8, x20, #0x1
  408fac:	orr	x9, x9, #0x1
  408fb0:	mov	w10, #0x40                  	// #64
  408fb4:	tst	w11, #0xff
  408fb8:	b.ne	408fc0 <ferror@plt+0x6570>  // b.any
  408fbc:	sturb	w10, [x9, #-1]
  408fc0:	cbz	x8, 408fd0 <ferror@plt+0x6580>
  408fc4:	ldrb	w11, [x9], #1
  408fc8:	sub	x8, x8, #0x1
  408fcc:	b	408fb4 <ferror@plt+0x6564>
  408fd0:	str	x21, [sp, #600]
  408fd4:	str	x21, [sp, #32]
  408fd8:	ldur	x8, [x29, #-48]
  408fdc:	cbz	x8, 408fe8 <ferror@plt+0x6598>
  408fe0:	ldr	w8, [x8, #4]
  408fe4:	str	w8, [sp, #556]
  408fe8:	ldr	x0, [x19, #16]
  408fec:	cbz	x0, 408ffc <ferror@plt+0x65ac>
  408ff0:	add	x1, sp, #0x8
  408ff4:	bl	40695c <ferror@plt+0x3f0c>
  408ff8:	cbz	w0, 4090d8 <ferror@plt+0x6688>
  408ffc:	add	x0, sp, #0x8
  409000:	bl	409a28 <ferror@plt+0x6fd8>
  409004:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  409008:	ldrb	w8, [x8, #3636]
  40900c:	cmp	w8, #0x1
  409010:	b.ne	409020 <ferror@plt+0x65d0>  // b.any
  409014:	sub	x0, x29, #0x40
  409018:	mov	w1, #0x5                   	// #5
  40901c:	bl	408568 <ferror@plt+0x5b18>
  409020:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  409024:	ldr	w8, [x8, #1672]
  409028:	cbz	w8, 4090d8 <ferror@plt+0x6688>
  40902c:	ldur	x8, [x29, #-16]
  409030:	cbz	x8, 409060 <ferror@plt+0x6610>
  409034:	ldrb	w8, [x8, #4]
  409038:	mov	w9, #0x2d                  	// #45
  40903c:	mov	w10, #0x3c                  	// #60
  409040:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409044:	tst	w8, #0x1
  409048:	csel	w1, w10, w9, eq  // eq = none
  40904c:	tst	w8, #0x2
  409050:	mov	w8, #0x3e                  	// #62
  409054:	csel	w2, w8, w9, eq  // eq = none
  409058:	add	x0, x0, #0x65f
  40905c:	bl	4070e4 <ferror@plt+0x4694>
  409060:	ldur	x8, [x29, #-56]
  409064:	cbz	x8, 409098 <ferror@plt+0x6648>
  409068:	ldp	w19, w20, [x8, #4]
  40906c:	mov	x0, x20
  409070:	bl	4026d0 <gnu_dev_major@plt>
  409074:	mov	w21, w0
  409078:	mov	x0, x20
  40907c:	bl	402850 <gnu_dev_minor@plt>
  409080:	mov	w3, w0
  409084:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409088:	add	x0, x0, #0xe3e
  40908c:	mov	w1, w19
  409090:	mov	w2, w21
  409094:	bl	4070e4 <ferror@plt+0x4694>
  409098:	ldur	x20, [x29, #-40]
  40909c:	cbz	x20, 4090d8 <ferror@plt+0x6688>
  4090a0:	ldrh	w8, [x20], #4
  4090a4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4090a8:	add	x0, x0, #0xe50
  4090ac:	sub	x19, x8, #0x4
  4090b0:	bl	4070e4 <ferror@plt+0x4694>
  4090b4:	lsr	x21, x19, #2
  4090b8:	cbz	x21, 4090d8 <ferror@plt+0x6688>
  4090bc:	adrp	x19, 417000 <ferror@plt+0x145b0>
  4090c0:	add	x19, x19, #0xb1
  4090c4:	ldr	w1, [x20], #4
  4090c8:	mov	x0, x19
  4090cc:	bl	4070e4 <ferror@plt+0x4694>
  4090d0:	subs	x21, x21, #0x1
  4090d4:	b.ne	4090c4 <ferror@plt+0x6674>  // b.any
  4090d8:	mov	w0, wzr
  4090dc:	add	sp, sp, #0x330
  4090e0:	ldp	x20, x19, [sp, #48]
  4090e4:	ldp	x22, x21, [sp, #32]
  4090e8:	ldr	x28, [sp, #16]
  4090ec:	ldp	x29, x30, [sp], #64
  4090f0:	ret
  4090f4:	stp	x29, x30, [sp, #-96]!
  4090f8:	str	x28, [sp, #16]
  4090fc:	stp	x26, x25, [sp, #32]
  409100:	stp	x24, x23, [sp, #48]
  409104:	stp	x22, x21, [sp, #64]
  409108:	stp	x20, x19, [sp, #80]
  40910c:	mov	x29, sp
  409110:	sub	sp, sp, #0x2b0
  409114:	mov	x21, x1
  409118:	mov	x19, x0
  40911c:	add	x0, sp, #0x8
  409120:	mov	w2, #0x268                 	// #616
  409124:	mov	w1, wzr
  409128:	bl	4025b0 <memset@plt>
  40912c:	mov	x2, x19
  409130:	ldr	w8, [x2], #32
  409134:	sub	x0, x29, #0x40
  409138:	mov	w1, #0x7                   	// #7
  40913c:	mov	w20, #0x7                   	// #7
  409140:	sub	w3, w8, #0x20
  409144:	bl	4137a0 <ferror@plt+0x10d50>
  409148:	ldur	x8, [x29, #-16]
  40914c:	cbz	x8, 4091d0 <ferror@plt+0x6780>
  409150:	ldrb	w9, [x19, #17]
  409154:	ldur	x25, [x29, #-64]
  409158:	str	w9, [sp, #16]
  40915c:	ldrh	w9, [x19, #18]
  409160:	strh	w9, [sp, #20]
  409164:	ldr	w9, [x19, #20]
  409168:	str	w20, [sp, #560]
  40916c:	str	w9, [sp, #572]
  409170:	ldr	x9, [x19, #24]
  409174:	str	x9, [sp, #592]
  409178:	ldr	w8, [x8, #4]
  40917c:	str	w8, [sp, #564]
  409180:	cbz	x25, 409190 <ferror@plt+0x6740>
  409184:	ldr	w8, [x25, #4]!
  409188:	str	w8, [sp, #584]
  40918c:	str	w8, [sp, #552]
  409190:	ldur	x8, [x29, #-24]
  409194:	cbz	x8, 4091a0 <ferror@plt+0x6750>
  409198:	ldr	w8, [x8, #4]
  40919c:	str	w8, [sp, #576]
  4091a0:	ldp	x26, x24, [x29, #-48]
  4091a4:	ldur	x8, [x29, #-32]
  4091a8:	add	x9, x26, #0x4
  4091ac:	cmp	x26, #0x0
  4091b0:	add	x10, x24, #0x4
  4091b4:	csel	x20, xzr, x9, eq  // eq = none
  4091b8:	cmp	x24, #0x0
  4091bc:	csel	x19, xzr, x10, eq  // eq = none
  4091c0:	cbz	x8, 4091d8 <ferror@plt+0x6788>
  4091c4:	ldr	w22, [x8, #4]
  4091c8:	mov	w23, #0x1                   	// #1
  4091cc:	b	4091e0 <ferror@plt+0x6790>
  4091d0:	mov	w0, #0xffffffff            	// #-1
  4091d4:	b	4094b8 <ferror@plt+0x6a68>
  4091d8:	mov	w22, wzr
  4091dc:	mov	w23, wzr
  4091e0:	add	x0, sp, #0x8
  4091e4:	mov	x1, x21
  4091e8:	bl	409ad4 <ferror@plt+0x7084>
  4091ec:	cbnz	w0, 4094b4 <ferror@plt+0x6a64>
  4091f0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4091f4:	ldr	w8, [x8, #1672]
  4091f8:	adrp	x21, 434000 <stdin@@GLIBC_2.17+0x7218>
  4091fc:	cbz	w8, 40941c <ferror@plt+0x69cc>
  409200:	cbz	x25, 40926c <ferror@plt+0x681c>
  409204:	ldr	w8, [x21, #1676]
  409208:	ldr	w1, [x25, #4]
  40920c:	adrp	x9, 416000 <ferror@plt+0x135b0>
  409210:	adrp	x10, 416000 <ferror@plt+0x135b0>
  409214:	add	x9, x9, #0xe58
  409218:	add	x10, x10, #0xe60
  40921c:	cmp	w8, #0x0
  409220:	csel	x0, x10, x9, eq  // eq = none
  409224:	bl	4070e4 <ferror@plt+0x4694>
  409228:	ldr	w1, [x25, #12]
  40922c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409230:	add	x0, x0, #0xe69
  409234:	bl	4070e4 <ferror@plt+0x4694>
  409238:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40923c:	add	x0, x0, #0xe78
  409240:	bl	4070e4 <ferror@plt+0x4694>
  409244:	ldr	w8, [x25, #20]
  409248:	tbnz	w8, #0, 40934c <ferror@plt+0x68fc>
  40924c:	tbnz	w8, #1, 409360 <ferror@plt+0x6910>
  409250:	tbnz	w8, #2, 409374 <ferror@plt+0x6924>
  409254:	tbnz	w8, #3, 409388 <ferror@plt+0x6938>
  409258:	tbnz	w8, #4, 40939c <ferror@plt+0x694c>
  40925c:	cbz	w8, 4093b0 <ferror@plt+0x6960>
  409260:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409264:	add	x0, x0, #0xeaa
  409268:	bl	4070e4 <ferror@plt+0x4694>
  40926c:	cbz	x26, 4092a4 <ferror@plt+0x6854>
  409270:	ldr	w8, [x21, #1676]
  409274:	adrp	x9, 416000 <ferror@plt+0x135b0>
  409278:	adrp	x10, 416000 <ferror@plt+0x135b0>
  40927c:	add	x9, x9, #0xead
  409280:	add	x10, x10, #0xeb7
  409284:	cmp	w8, #0x0
  409288:	csel	x0, x10, x9, eq  // eq = none
  40928c:	bl	4070e4 <ferror@plt+0x4694>
  409290:	mov	x0, x20
  409294:	bl	409be4 <ferror@plt+0x7194>
  409298:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40929c:	add	x0, x0, #0xeab
  4092a0:	bl	4070e4 <ferror@plt+0x4694>
  4092a4:	cbz	x24, 4092dc <ferror@plt+0x688c>
  4092a8:	ldr	w8, [x21, #1676]
  4092ac:	adrp	x9, 416000 <ferror@plt+0x135b0>
  4092b0:	adrp	x10, 416000 <ferror@plt+0x135b0>
  4092b4:	add	x9, x9, #0xec2
  4092b8:	add	x10, x10, #0xecc
  4092bc:	cmp	w8, #0x0
  4092c0:	csel	x0, x10, x9, eq  // eq = none
  4092c4:	bl	4070e4 <ferror@plt+0x4694>
  4092c8:	mov	x0, x19
  4092cc:	bl	409be4 <ferror@plt+0x7194>
  4092d0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4092d4:	add	x0, x0, #0xeab
  4092d8:	bl	4070e4 <ferror@plt+0x4694>
  4092dc:	cbz	w23, 40941c <ferror@plt+0x69cc>
  4092e0:	ldr	w8, [x21, #1676]
  4092e4:	adrp	x9, 416000 <ferror@plt+0x135b0>
  4092e8:	adrp	x10, 416000 <ferror@plt+0x135b0>
  4092ec:	add	x9, x9, #0xed7
  4092f0:	add	x10, x10, #0xee0
  4092f4:	cmp	w8, #0x0
  4092f8:	csel	x0, x10, x9, eq  // eq = none
  4092fc:	lsr	w19, w22, #16
  409300:	bl	4070e4 <ferror@plt+0x4694>
  409304:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409308:	and	w1, w22, #0xffff
  40930c:	add	x0, x0, #0xeea
  409310:	bl	4070e4 <ferror@plt+0x4694>
  409314:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409318:	add	x0, x0, #0xef1
  40931c:	bl	4070e4 <ferror@plt+0x4694>
  409320:	cmp	w19, #0x5
  409324:	b.hi	4093c0 <ferror@plt+0x6970>  // b.pmore
  409328:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40932c:	add	x8, x8, #0xcac
  409330:	adr	x9, 409340 <ferror@plt+0x68f0>
  409334:	ldrb	w10, [x8, x19]
  409338:	add	x9, x9, x10, lsl #2
  40933c:	br	x9
  409340:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409344:	add	x0, x0, #0xef7
  409348:	b	40940c <ferror@plt+0x69bc>
  40934c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409350:	add	x0, x0, #0xe81
  409354:	bl	4070e4 <ferror@plt+0x4694>
  409358:	ldr	w8, [x25, #20]
  40935c:	tbz	w8, #1, 409250 <ferror@plt+0x6800>
  409360:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409364:	add	x0, x0, #0xe89
  409368:	bl	4070e4 <ferror@plt+0x4694>
  40936c:	ldr	w8, [x25, #20]
  409370:	tbz	w8, #2, 409254 <ferror@plt+0x6804>
  409374:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409378:	add	x0, x0, #0xe92
  40937c:	bl	4070e4 <ferror@plt+0x4694>
  409380:	ldr	w8, [x25, #20]
  409384:	tbz	w8, #3, 409258 <ferror@plt+0x6808>
  409388:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40938c:	add	x0, x0, #0xe9b
  409390:	bl	4070e4 <ferror@plt+0x4694>
  409394:	ldr	w8, [x25, #20]
  409398:	tbz	w8, #4, 40925c <ferror@plt+0x680c>
  40939c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4093a0:	add	x0, x0, #0xea4
  4093a4:	bl	4070e4 <ferror@plt+0x4694>
  4093a8:	ldr	w8, [x25, #20]
  4093ac:	cbnz	w8, 409260 <ferror@plt+0x6810>
  4093b0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4093b4:	add	x0, x0, #0x16e
  4093b8:	bl	4070e4 <ferror@plt+0x4694>
  4093bc:	b	409260 <ferror@plt+0x6810>
  4093c0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4093c4:	add	x0, x0, #0x88b
  4093c8:	mov	w1, w19
  4093cc:	bl	4070e4 <ferror@plt+0x4694>
  4093d0:	b	409410 <ferror@plt+0x69c0>
  4093d4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4093d8:	add	x0, x0, #0xefc
  4093dc:	b	40940c <ferror@plt+0x69bc>
  4093e0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4093e4:	add	x0, x0, #0xeff
  4093e8:	b	40940c <ferror@plt+0x69bc>
  4093ec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4093f0:	add	x0, x0, #0xf03
  4093f4:	b	40940c <ferror@plt+0x69bc>
  4093f8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4093fc:	add	x0, x0, #0xf08
  409400:	b	40940c <ferror@plt+0x69bc>
  409404:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409408:	add	x0, x0, #0xf0f
  40940c:	bl	4070e4 <ferror@plt+0x4694>
  409410:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409414:	add	x0, x0, #0xeab
  409418:	bl	4070e4 <ferror@plt+0x4694>
  40941c:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  409420:	ldr	w8, [x8, #3648]
  409424:	cbz	w8, 409498 <ferror@plt+0x6a48>
  409428:	ldur	x20, [x29, #-8]
  40942c:	cbz	x20, 409498 <ferror@plt+0x6a48>
  409430:	ldrh	w8, [x20]
  409434:	ldr	w10, [x21, #1676]
  409438:	mov	x9, #0x7fffffffc           	// #34359738364
  40943c:	adrp	x11, 416000 <ferror@plt+0x135b0>
  409440:	adrp	x12, 416000 <ferror@plt+0x135b0>
  409444:	add	x8, x8, x9
  409448:	add	x11, x11, #0xf12
  40944c:	add	x12, x12, #0xf25
  409450:	cmp	w10, #0x0
  409454:	lsr	x19, x8, #3
  409458:	csel	x0, x12, x11, eq  // eq = none
  40945c:	mov	w1, w19
  409460:	bl	4070e4 <ferror@plt+0x4694>
  409464:	cbz	w19, 409498 <ferror@plt+0x6a48>
  409468:	add	x21, x20, #0x4
  40946c:	adrp	x20, 416000 <ferror@plt+0x135b0>
  409470:	add	x20, x20, #0xf39
  409474:	ldrh	w1, [x21]
  409478:	ldrb	w2, [x21, #2]
  40947c:	ldrb	w3, [x21, #3]
  409480:	ldr	w4, [x21, #4]
  409484:	mov	x0, x20
  409488:	bl	4070e4 <ferror@plt+0x4694>
  40948c:	subs	w19, w19, #0x1
  409490:	add	x21, x21, #0x8
  409494:	b.ne	409474 <ferror@plt+0x6a24>  // b.any
  409498:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40949c:	ldrb	w8, [x8, #3636]
  4094a0:	cmp	w8, #0x1
  4094a4:	b.ne	4094b4 <ferror@plt+0x6a64>  // b.any
  4094a8:	sub	x0, x29, #0x40
  4094ac:	mov	w1, #0x6                   	// #6
  4094b0:	bl	408568 <ferror@plt+0x5b18>
  4094b4:	mov	w0, wzr
  4094b8:	add	sp, sp, #0x2b0
  4094bc:	ldp	x20, x19, [sp, #80]
  4094c0:	ldp	x22, x21, [sp, #64]
  4094c4:	ldp	x24, x23, [sp, #48]
  4094c8:	ldp	x26, x25, [sp, #32]
  4094cc:	ldr	x28, [sp, #16]
  4094d0:	ldp	x29, x30, [sp], #96
  4094d4:	ret
  4094d8:	sub	sp, sp, #0x60
  4094dc:	stp	x29, x30, [sp, #64]
  4094e0:	stp	x20, x19, [sp, #80]
  4094e4:	mov	x2, x0
  4094e8:	ldr	w8, [x2], #44
  4094ec:	mov	x19, x1
  4094f0:	mov	x20, x0
  4094f4:	add	x0, sp, #0x18
  4094f8:	sub	w3, w8, #0x2c
  4094fc:	mov	w1, #0x4                   	// #4
  409500:	add	x29, sp, #0x40
  409504:	bl	4137a0 <ferror@plt+0x10d50>
  409508:	ldr	x8, [sp, #32]
  40950c:	cbz	x8, 40951c <ferror@plt+0x6acc>
  409510:	ldrh	w9, [x8]
  409514:	cmp	w9, #0x4
  409518:	b.ne	409524 <ferror@plt+0x6ad4>  // b.any
  40951c:	mov	w3, wzr
  409520:	b	409528 <ferror@plt+0x6ad8>
  409524:	ldr	w3, [x8, #4]
  409528:	ldr	x8, [sp, #24]
  40952c:	cbz	x8, 40953c <ferror@plt+0x6aec>
  409530:	ldr	w7, [x8, #4]
  409534:	ldr	w8, [x8, #12]
  409538:	b	409540 <ferror@plt+0x6af0>
  40953c:	mov	w7, wzr
  409540:	ldrb	w1, [x20, #18]
  409544:	ldrb	w4, [x20, #19]
  409548:	ldp	w2, w5, [x20, #20]
  40954c:	ldr	w6, [x20, #28]
  409550:	mov	x0, x19
  409554:	stp	xzr, xzr, [sp, #8]
  409558:	str	w8, [sp]
  40955c:	bl	409c5c <ferror@plt+0x720c>
  409560:	cbnz	w0, 40958c <ferror@plt+0x6b3c>
  409564:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  409568:	ldrb	w8, [x8, #3636]
  40956c:	cmp	w8, #0x1
  409570:	b.ne	40958c <ferror@plt+0x6b3c>  // b.any
  409574:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409578:	add	x0, x0, #0x68a
  40957c:	bl	4070e4 <ferror@plt+0x4694>
  409580:	add	x0, sp, #0x18
  409584:	mov	w1, wzr
  409588:	bl	408568 <ferror@plt+0x5b18>
  40958c:	ldp	x20, x19, [sp, #80]
  409590:	ldp	x29, x30, [sp, #64]
  409594:	mov	w0, wzr
  409598:	add	sp, sp, #0x60
  40959c:	ret
  4095a0:	str	d8, [sp, #-80]!
  4095a4:	stp	x29, x30, [sp, #16]
  4095a8:	stp	x28, x23, [sp, #32]
  4095ac:	stp	x22, x21, [sp, #48]
  4095b0:	stp	x20, x19, [sp, #64]
  4095b4:	mov	x29, sp
  4095b8:	sub	sp, sp, #0x270
  4095bc:	mov	x19, x1
  4095c0:	mov	x20, x0
  4095c4:	add	x0, sp, #0x8
  4095c8:	mov	w2, #0x268                 	// #616
  4095cc:	mov	w1, wzr
  4095d0:	add	x21, sp, #0x8
  4095d4:	bl	4025b0 <memset@plt>
  4095d8:	ldrb	w22, [x20, #17]
  4095dc:	adrp	x9, 413000 <ferror@plt+0x105b0>
  4095e0:	ldr	d8, [x9, #2984]
  4095e4:	add	x0, x21, #0x1c
  4095e8:	str	w22, [sp, #16]
  4095ec:	ldp	w23, w8, [x20, #20]
  4095f0:	mov	w2, #0xfc                  	// #252
  4095f4:	mov	w1, wzr
  4095f8:	str	w8, [sp, #552]
  4095fc:	ldr	w8, [x20, #32]
  409600:	str	w8, [sp, #556]
  409604:	ldrb	w8, [x20, #18]
  409608:	str	w8, [sp, #560]
  40960c:	ldr	w8, [x20, #36]
  409610:	str	d8, [sp, #24]
  409614:	str	w8, [sp, #572]
  409618:	bl	4025b0 <memset@plt>
  40961c:	str	w23, [sp, #32]
  409620:	ldr	w23, [x20, #28]
  409624:	add	x20, x21, #0x118
  409628:	mov	x0, x20
  40962c:	str	d8, [x0], #12
  409630:	mov	w2, #0xfc                  	// #252
  409634:	mov	w1, wzr
  409638:	bl	4025b0 <memset@plt>
  40963c:	cmp	w22, #0x2
  409640:	str	w23, [sp, #296]
  409644:	b.eq	40965c <ferror@plt+0x6c0c>  // b.none
  409648:	cmp	w22, #0x1
  40964c:	b.ne	409664 <ferror@plt+0x6c14>  // b.any
  409650:	ldrb	w8, [x19, #1]
  409654:	tbnz	w8, #3, 409664 <ferror@plt+0x6c14>
  409658:	b	4096a4 <ferror@plt+0x6c54>
  40965c:	ldrb	w8, [x19, #1]
  409660:	tbz	w8, #4, 4096a4 <ferror@plt+0x6c54>
  409664:	ldr	x0, [x19, #16]
  409668:	cbz	x0, 409678 <ferror@plt+0x6c28>
  40966c:	add	x1, sp, #0x8
  409670:	bl	40695c <ferror@plt+0x3f0c>
  409674:	cbz	w0, 4096a4 <ferror@plt+0x6c54>
  409678:	add	x0, sp, #0x8
  40967c:	add	x19, x21, #0x10
  409680:	bl	407af4 <ferror@plt+0x50a4>
  409684:	ldr	w1, [sp, #552]
  409688:	mov	x0, x19
  40968c:	bl	409ed4 <ferror@plt+0x7484>
  409690:	ldr	w1, [sp, #556]
  409694:	mov	x0, x20
  409698:	bl	409ed4 <ferror@plt+0x7484>
  40969c:	add	x0, sp, #0x8
  4096a0:	bl	408058 <ferror@plt+0x5608>
  4096a4:	mov	w0, wzr
  4096a8:	add	sp, sp, #0x270
  4096ac:	ldp	x20, x19, [sp, #64]
  4096b0:	ldp	x22, x21, [sp, #48]
  4096b4:	ldp	x28, x23, [sp, #32]
  4096b8:	ldp	x29, x30, [sp, #16]
  4096bc:	ldr	d8, [sp], #80
  4096c0:	ret
  4096c4:	stp	x29, x30, [sp, #-96]!
  4096c8:	stp	x28, x27, [sp, #16]
  4096cc:	stp	x26, x25, [sp, #32]
  4096d0:	stp	x24, x23, [sp, #48]
  4096d4:	stp	x22, x21, [sp, #64]
  4096d8:	stp	x20, x19, [sp, #80]
  4096dc:	mov	x29, sp
  4096e0:	sub	sp, sp, #0x2d0
  4096e4:	mov	x23, x1
  4096e8:	mov	x19, x0
  4096ec:	add	x0, sp, #0x8
  4096f0:	mov	w2, #0x268                 	// #616
  4096f4:	mov	w1, wzr
  4096f8:	bl	4025b0 <memset@plt>
  4096fc:	ldr	w8, [x19]
  409700:	add	x2, x19, #0x20
  409704:	sub	x0, x29, #0x60
  409708:	mov	w1, #0x8                   	// #8
  40970c:	sub	w3, w8, #0x20
  409710:	bl	4137a0 <ferror@plt+0x10d50>
  409714:	ldrb	w8, [x19, #17]
  409718:	mov	w9, #0x7                   	// #7
  40971c:	str	w8, [sp, #16]
  409720:	ldr	w8, [x19, #20]
  409724:	str	w9, [sp, #560]
  409728:	str	w8, [sp, #572]
  40972c:	ldr	x9, [x19, #24]
  409730:	ldur	x8, [x29, #-88]
  409734:	str	x9, [sp, #592]
  409738:	cbz	x8, 40974c <ferror@plt+0x6cfc>
  40973c:	ldr	w9, [x8, #4]
  409740:	str	w9, [sp, #584]
  409744:	ldr	w8, [x8, #8]
  409748:	str	w8, [sp, #552]
  40974c:	ldur	x8, [x29, #-80]
  409750:	cbz	x8, 40975c <ferror@plt+0x6d0c>
  409754:	ldr	w8, [x8, #4]
  409758:	str	w8, [sp, #576]
  40975c:	ldp	x19, x28, [x29, #-72]
  409760:	ldp	x27, x25, [x29, #-56]
  409764:	ldp	x24, x8, [x29, #-40]
  409768:	add	x9, x19, #0x4
  40976c:	cmp	x19, #0x0
  409770:	add	x10, x28, #0x4
  409774:	csel	x22, xzr, x9, eq  // eq = none
  409778:	cmp	x28, #0x0
  40977c:	add	x11, x27, #0x4
  409780:	csel	x21, xzr, x10, eq  // eq = none
  409784:	cmp	x27, #0x0
  409788:	add	x12, x25, #0x4
  40978c:	csel	x26, xzr, x11, eq  // eq = none
  409790:	cmp	x25, #0x0
  409794:	add	x13, x24, #0x4
  409798:	csel	x20, xzr, x12, eq  // eq = none
  40979c:	cmp	x24, #0x0
  4097a0:	csel	x9, xzr, x13, eq  // eq = none
  4097a4:	str	x9, [sp]
  4097a8:	cbz	x8, 4097b4 <ferror@plt+0x6d64>
  4097ac:	ldr	w8, [x8, #4]
  4097b0:	str	w8, [sp, #564]
  4097b4:	mov	w8, #0x2c                  	// #44
  4097b8:	strh	w8, [sp, #294]
  4097bc:	strh	w8, [sp, #30]
  4097c0:	ldr	x0, [x23, #16]
  4097c4:	cbz	x0, 4097d4 <ferror@plt+0x6d84>
  4097c8:	add	x1, sp, #0x8
  4097cc:	bl	40695c <ferror@plt+0x3f0c>
  4097d0:	cbz	w0, 4099bc <ferror@plt+0x6f6c>
  4097d4:	add	x0, sp, #0x8
  4097d8:	bl	407af4 <ferror@plt+0x50a4>
  4097dc:	ldr	w23, [sp, #584]
  4097e0:	cbz	w23, 40982c <ferror@plt+0x6ddc>
  4097e4:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4097e8:	ldrb	w8, [x8, #3676]
  4097ec:	tbnz	w8, #0, 4097f4 <ferror@plt+0x6da4>
  4097f0:	bl	405f38 <ferror@plt+0x34e8>
  4097f4:	mov	w0, w23
  4097f8:	bl	40f448 <ferror@plt+0xc9f8>
  4097fc:	ldr	w3, [sp, #552]
  409800:	adrp	x2, 416000 <ferror@plt+0x135b0>
  409804:	mov	x23, x0
  409808:	add	x2, x2, #0xfba
  40980c:	sub	x0, x29, #0x18
  409810:	mov	w1, #0x10                  	// #16
  409814:	bl	4024c0 <snprintf@plt>
  409818:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40981c:	add	x1, x1, #0x4d0
  409820:	sub	x2, x29, #0x18
  409824:	mov	x0, x23
  409828:	b	409840 <ferror@plt+0x6df0>
  40982c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409830:	adrp	x1, 415000 <ferror@plt+0x125b0>
  409834:	add	x0, x0, #0x68b
  409838:	add	x1, x1, #0x426
  40983c:	mov	x2, x0
  409840:	mov	x3, xzr
  409844:	bl	408214 <ferror@plt+0x57c4>
  409848:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40984c:	adrp	x1, 415000 <ferror@plt+0x125b0>
  409850:	add	x0, x0, #0x68b
  409854:	add	x1, x1, #0x426
  409858:	mov	x2, x0
  40985c:	mov	x3, xzr
  409860:	bl	408214 <ferror@plt+0x57c4>
  409864:	add	x0, sp, #0x8
  409868:	bl	408058 <ferror@plt+0x5608>
  40986c:	adrp	x23, 434000 <stdin@@GLIBC_2.17+0x7218>
  409870:	ldr	w8, [x23, #1672]
  409874:	cbz	w8, 4099a0 <ferror@plt+0x6f50>
  409878:	add	x0, sp, #0x8
  40987c:	bl	407078 <ferror@plt+0x4628>
  409880:	ldr	w8, [x23, #1672]
  409884:	cbz	w8, 4099a0 <ferror@plt+0x6f50>
  409888:	cbz	x19, 40989c <ferror@plt+0x6e4c>
  40988c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409890:	add	x0, x0, #0xfb4
  409894:	mov	x1, x22
  409898:	bl	409f68 <ferror@plt+0x7518>
  40989c:	cbz	x28, 4098b0 <ferror@plt+0x6e60>
  4098a0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4098a4:	add	x0, x0, #0xfb7
  4098a8:	mov	x1, x21
  4098ac:	bl	409f68 <ferror@plt+0x7518>
  4098b0:	cbz	x27, 4099a0 <ferror@plt+0x6f50>
  4098b4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4098b8:	ldr	w8, [x8, #1676]
  4098bc:	adrp	x9, 416000 <ferror@plt+0x135b0>
  4098c0:	adrp	x10, 416000 <ferror@plt+0x135b0>
  4098c4:	add	x9, x9, #0xfd4
  4098c8:	add	x10, x10, #0xfdc
  4098cc:	cmp	w8, #0x0
  4098d0:	csel	x0, x10, x9, eq  // eq = none
  4098d4:	bl	4070e4 <ferror@plt+0x4694>
  4098d8:	ldr	w1, [x26, #8]
  4098dc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4098e0:	add	x0, x0, #0x27
  4098e4:	bl	4070e4 <ferror@plt+0x4694>
  4098e8:	ldr	x1, [x26]
  4098ec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4098f0:	add	x0, x0, #0xfe4
  4098f4:	bl	4070e4 <ferror@plt+0x4694>
  4098f8:	ldr	w1, [x26, #12]
  4098fc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409900:	add	x0, x0, #0xfef
  409904:	bl	4070e4 <ferror@plt+0x4694>
  409908:	ldr	w1, [x26, #16]
  40990c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409910:	add	x0, x0, #0xffd
  409914:	bl	4070e4 <ferror@plt+0x4694>
  409918:	ldr	w1, [x26, #20]
  40991c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409920:	add	x0, x0, #0xc
  409924:	bl	4070e4 <ferror@plt+0x4694>
  409928:	ldr	w1, [x26, #24]
  40992c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409930:	add	x0, x0, #0x19
  409934:	bl	4070e4 <ferror@plt+0x4694>
  409938:	ldr	w1, [x26, #28]
  40993c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409940:	add	x0, x0, #0x25
  409944:	bl	4070e4 <ferror@plt+0x4694>
  409948:	ldr	w8, [x26, #32]
  40994c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409950:	add	x0, x0, #0x2d
  409954:	and	w1, w8, #0x1
  409958:	bl	4070e4 <ferror@plt+0x4694>
  40995c:	ldr	w1, [x26, #36]
  409960:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409964:	add	x0, x0, #0x34
  409968:	bl	4070e4 <ferror@plt+0x4694>
  40996c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409970:	add	x0, x0, #0xeab
  409974:	bl	4070e4 <ferror@plt+0x4694>
  409978:	cbz	x25, 40998c <ferror@plt+0x6f3c>
  40997c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409980:	add	x0, x0, #0x3d
  409984:	mov	x1, x20
  409988:	bl	409f68 <ferror@plt+0x7518>
  40998c:	cbz	x24, 4099a0 <ferror@plt+0x6f50>
  409990:	ldr	x1, [sp]
  409994:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409998:	add	x0, x0, #0x40
  40999c:	bl	409f68 <ferror@plt+0x7518>
  4099a0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  4099a4:	ldrb	w8, [x8, #3636]
  4099a8:	cmp	w8, #0x1
  4099ac:	b.ne	4099bc <ferror@plt+0x6f6c>  // b.any
  4099b0:	sub	x0, x29, #0x60
  4099b4:	mov	w1, #0x8                   	// #8
  4099b8:	bl	408568 <ferror@plt+0x5b18>
  4099bc:	mov	w0, wzr
  4099c0:	add	sp, sp, #0x2d0
  4099c4:	ldp	x20, x19, [sp, #80]
  4099c8:	ldp	x22, x21, [sp, #64]
  4099cc:	ldp	x24, x23, [sp, #48]
  4099d0:	ldp	x26, x25, [sp, #32]
  4099d4:	ldp	x28, x27, [sp, #16]
  4099d8:	ldp	x29, x30, [sp], #96
  4099dc:	ret
  4099e0:	ldr	w8, [x0, #8]
  4099e4:	cmp	w8, #0x5
  4099e8:	b.eq	409a0c <ferror@plt+0x6fbc>  // b.none
  4099ec:	cmp	w8, #0x2
  4099f0:	b.eq	409a1c <ferror@plt+0x6fcc>  // b.none
  4099f4:	cmp	w8, #0x1
  4099f8:	b.ne	409a14 <ferror@plt+0x6fc4>  // b.any
  4099fc:	ldrb	w8, [x1]
  409a00:	tbnz	w8, #5, 409a14 <ferror@plt+0x6fc4>
  409a04:	mov	w0, #0x1                   	// #1
  409a08:	ret
  409a0c:	ldrb	w8, [x1]
  409a10:	tbz	w8, #6, 409a04 <ferror@plt+0x6fb4>
  409a14:	mov	w0, wzr
  409a18:	ret
  409a1c:	ldrb	w8, [x1]
  409a20:	tbz	w8, #4, 409a04 <ferror@plt+0x6fb4>
  409a24:	b	409a14 <ferror@plt+0x6fc4>
  409a28:	sub	sp, sp, #0x50
  409a2c:	stp	x29, x30, [sp, #32]
  409a30:	stp	x22, x21, [sp, #48]
  409a34:	stp	x20, x19, [sp, #64]
  409a38:	add	x29, sp, #0x20
  409a3c:	mov	x19, x0
  409a40:	stp	xzr, xzr, [sp]
  409a44:	stur	xzr, [sp, #22]
  409a48:	str	xzr, [sp, #16]
  409a4c:	bl	407af4 <ferror@plt+0x50a4>
  409a50:	ldr	x8, [x19, #592]
  409a54:	ldr	w0, [x19, #544]
  409a58:	adrp	x22, 415000 <ferror@plt+0x125b0>
  409a5c:	add	x22, x22, #0x426
  409a60:	cmp	x8, #0x0
  409a64:	mov	x1, sp
  409a68:	csel	x20, x22, x8, eq  // eq = none
  409a6c:	bl	40d844 <ferror@plt+0xadf4>
  409a70:	adrp	x21, 418000 <ferror@plt+0x155b0>
  409a74:	add	x21, x21, #0x1bb
  409a78:	mov	x2, x0
  409a7c:	mov	x0, x20
  409a80:	mov	x1, x21
  409a84:	mov	x3, xzr
  409a88:	bl	408214 <ferror@plt+0x57c4>
  409a8c:	ldr	x8, [x19, #600]
  409a90:	ldr	w0, [x19, #548]
  409a94:	mov	x1, sp
  409a98:	cmp	x8, #0x0
  409a9c:	csel	x20, x22, x8, eq  // eq = none
  409aa0:	bl	40d844 <ferror@plt+0xadf4>
  409aa4:	mov	x2, x0
  409aa8:	mov	x0, x20
  409aac:	mov	x1, x21
  409ab0:	mov	x3, xzr
  409ab4:	bl	408214 <ferror@plt+0x57c4>
  409ab8:	mov	x0, x19
  409abc:	bl	408058 <ferror@plt+0x5608>
  409ac0:	ldp	x20, x19, [sp, #64]
  409ac4:	ldp	x22, x21, [sp, #48]
  409ac8:	ldp	x29, x30, [sp, #32]
  409acc:	add	sp, sp, #0x50
  409ad0:	ret
  409ad4:	sub	sp, sp, #0x40
  409ad8:	mov	w8, #0x11                  	// #17
  409adc:	stp	x29, x30, [sp, #16]
  409ae0:	stp	x20, x19, [sp, #48]
  409ae4:	strh	w8, [x0, #286]
  409ae8:	strh	w8, [x0, #22]
  409aec:	mov	x19, x0
  409af0:	ldr	x0, [x1, #16]
  409af4:	str	x21, [sp, #32]
  409af8:	add	x29, sp, #0x10
  409afc:	cbz	x0, 409b14 <ferror@plt+0x70c4>
  409b00:	ldrh	w8, [x19, #12]
  409b04:	mov	x1, x19
  409b08:	str	w8, [x19, #24]
  409b0c:	bl	40695c <ferror@plt+0x3f0c>
  409b10:	cbz	w0, 409bcc <ferror@plt+0x717c>
  409b14:	mov	x0, x19
  409b18:	bl	407af4 <ferror@plt+0x50a4>
  409b1c:	ldrh	w8, [x19, #12]
  409b20:	cmp	w8, #0x3
  409b24:	b.ne	409b34 <ferror@plt+0x70e4>  // b.any
  409b28:	adrp	x20, 415000 <ferror@plt+0x125b0>
  409b2c:	add	x20, x20, #0x426
  409b30:	b	409b48 <ferror@plt+0x70f8>
  409b34:	rev16	w0, w8
  409b38:	mov	x1, sp
  409b3c:	mov	w2, #0x10                  	// #16
  409b40:	bl	40f9f4 <ferror@plt+0xcfa4>
  409b44:	mov	x20, x0
  409b48:	ldr	w21, [x19, #576]
  409b4c:	cbz	w21, 409b70 <ferror@plt+0x7120>
  409b50:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  409b54:	ldrb	w8, [x8, #3676]
  409b58:	tbnz	w8, #0, 409b60 <ferror@plt+0x7110>
  409b5c:	bl	405f38 <ferror@plt+0x34e8>
  409b60:	mov	w0, w21
  409b64:	bl	40f448 <ferror@plt+0xc9f8>
  409b68:	mov	x2, x0
  409b6c:	b	409b78 <ferror@plt+0x7128>
  409b70:	adrp	x2, 415000 <ferror@plt+0x125b0>
  409b74:	add	x2, x2, #0x426
  409b78:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409b7c:	add	x1, x1, #0x4d0
  409b80:	mov	x0, x20
  409b84:	mov	x3, xzr
  409b88:	bl	408214 <ferror@plt+0x57c4>
  409b8c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409b90:	adrp	x1, 415000 <ferror@plt+0x125b0>
  409b94:	add	x0, x0, #0x68b
  409b98:	add	x1, x1, #0x426
  409b9c:	mov	x2, x0
  409ba0:	mov	x3, xzr
  409ba4:	bl	408214 <ferror@plt+0x57c4>
  409ba8:	mov	x0, x19
  409bac:	bl	408058 <ferror@plt+0x5608>
  409bb0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  409bb4:	ldr	w8, [x8, #1672]
  409bb8:	cbz	w8, 409bc4 <ferror@plt+0x7174>
  409bbc:	mov	x0, x19
  409bc0:	bl	407078 <ferror@plt+0x4628>
  409bc4:	mov	w0, wzr
  409bc8:	b	409bd0 <ferror@plt+0x7180>
  409bcc:	mov	w0, #0x1                   	// #1
  409bd0:	ldp	x20, x19, [sp, #48]
  409bd4:	ldr	x21, [sp, #32]
  409bd8:	ldp	x29, x30, [sp, #16]
  409bdc:	add	sp, sp, #0x40
  409be0:	ret
  409be4:	stp	x29, x30, [sp, #-32]!
  409be8:	ldr	w1, [x0]
  409bec:	str	x19, [sp, #16]
  409bf0:	mov	x19, x0
  409bf4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409bf8:	add	x0, x0, #0xf4b
  409bfc:	mov	x29, sp
  409c00:	bl	4070e4 <ferror@plt+0x4694>
  409c04:	ldr	w1, [x19, #4]
  409c08:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409c0c:	add	x0, x0, #0xf57
  409c10:	bl	4070e4 <ferror@plt+0x4694>
  409c14:	ldr	w1, [x19, #8]
  409c18:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409c1c:	add	x0, x0, #0xf62
  409c20:	bl	4070e4 <ferror@plt+0x4694>
  409c24:	ldr	w1, [x19, #12]
  409c28:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409c2c:	add	x0, x0, #0xf6f
  409c30:	bl	4070e4 <ferror@plt+0x4694>
  409c34:	ldr	w1, [x19, #16]
  409c38:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409c3c:	add	x0, x0, #0xf7a
  409c40:	bl	4070e4 <ferror@plt+0x4694>
  409c44:	ldr	w1, [x19, #24]
  409c48:	ldr	x19, [sp, #16]
  409c4c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409c50:	add	x0, x0, #0xf82
  409c54:	ldp	x29, x30, [sp], #32
  409c58:	b	4070e4 <ferror@plt+0x4694>
  409c5c:	stp	x29, x30, [sp, #-96]!
  409c60:	stp	x28, x27, [sp, #16]
  409c64:	stp	x26, x25, [sp, #32]
  409c68:	stp	x24, x23, [sp, #48]
  409c6c:	stp	x22, x21, [sp, #64]
  409c70:	stp	x20, x19, [sp, #80]
  409c74:	mov	x29, sp
  409c78:	sub	sp, sp, #0x330
  409c7c:	ldr	w27, [x29, #96]
  409c80:	mov	w23, w2
  409c84:	mov	w24, w1
  409c88:	mov	x26, x0
  409c8c:	add	x0, sp, #0xc8
  409c90:	mov	w2, #0x268                 	// #616
  409c94:	mov	w1, wzr
  409c98:	mov	w25, w7
  409c9c:	mov	w21, w6
  409ca0:	mov	w20, w5
  409ca4:	mov	w22, w4
  409ca8:	mov	w19, w3
  409cac:	bl	4025b0 <memset@plt>
  409cb0:	mov	w8, #0x10                  	// #16
  409cb4:	mov	w9, #0x7                   	// #7
  409cb8:	movi	v0.2d, #0x0
  409cbc:	str	w25, [sp, #756]
  409cc0:	str	w27, [sp, #760]
  409cc4:	strh	w8, [sp, #222]
  409cc8:	strh	w8, [sp, #486]
  409ccc:	str	w9, [sp, #752]
  409cd0:	stp	q0, q0, [sp, #160]
  409cd4:	stp	q0, q0, [sp, #128]
  409cd8:	stp	q0, q0, [sp, #96]
  409cdc:	stp	q0, q0, [sp, #64]
  409ce0:	ldr	x0, [x26, #16]
  409ce4:	cbz	x0, 409d04 <ferror@plt+0x72b4>
  409ce8:	mov	w8, #0xffffffff            	// #-1
  409cec:	add	x1, sp, #0xc8
  409cf0:	str	w8, [sp, #748]
  409cf4:	str	w23, [sp, #744]
  409cf8:	str	w24, [sp, #224]
  409cfc:	bl	40695c <ferror@plt+0x3f0c>
  409d00:	cbz	w0, 409de0 <ferror@plt+0x7390>
  409d04:	add	x0, sp, #0xc8
  409d08:	bl	407af4 <ferror@plt+0x50a4>
  409d0c:	add	x1, sp, #0x80
  409d10:	mov	w2, #0x40                  	// #64
  409d14:	mov	w0, w24
  409d18:	bl	40ec64 <ferror@plt+0xc214>
  409d1c:	cmn	w23, #0x1
  409d20:	mov	x24, x0
  409d24:	b.eq	409d44 <ferror@plt+0x72f4>  // b.none
  409d28:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  409d2c:	ldr	w8, [x8, #1720]
  409d30:	cbz	w8, 409e04 <ferror@plt+0x73b4>
  409d34:	add	x1, sp, #0x40
  409d38:	mov	w0, w23
  409d3c:	bl	40d844 <ferror@plt+0xadf4>
  409d40:	b	409d4c <ferror@plt+0x72fc>
  409d44:	mov	w8, #0x2a                  	// #42
  409d48:	strb	w8, [sp, #64]
  409d4c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409d50:	add	x1, x1, #0x4d0
  409d54:	add	x2, sp, #0x40
  409d58:	mov	x0, x24
  409d5c:	mov	x3, xzr
  409d60:	bl	408214 <ferror@plt+0x57c4>
  409d64:	cmp	w22, #0x1
  409d68:	b.ne	409d9c <ferror@plt+0x734c>  // b.any
  409d6c:	add	x1, sp, #0x20
  409d70:	mov	w0, w21
  409d74:	bl	40d844 <ferror@plt+0xadf4>
  409d78:	mov	x21, x0
  409d7c:	mov	x1, sp
  409d80:	mov	w0, w20
  409d84:	bl	40d844 <ferror@plt+0xadf4>
  409d88:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409d8c:	mov	x2, x0
  409d90:	add	x1, x1, #0x4d0
  409d94:	mov	x0, x21
  409d98:	b	409db0 <ferror@plt+0x7360>
  409d9c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409da0:	adrp	x1, 415000 <ferror@plt+0x125b0>
  409da4:	add	x0, x0, #0x68b
  409da8:	add	x1, x1, #0x426
  409dac:	mov	x2, x0
  409db0:	mov	x3, xzr
  409db4:	bl	408214 <ferror@plt+0x57c4>
  409db8:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  409dbc:	ldr	w8, [x8, #1672]
  409dc0:	cbz	w8, 409dd8 <ferror@plt+0x7388>
  409dc4:	ldp	x1, x2, [x29, #104]
  409dc8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409dcc:	add	x0, x0, #0xf95
  409dd0:	mov	w3, w19
  409dd4:	bl	4070e4 <ferror@plt+0x4694>
  409dd8:	mov	w0, wzr
  409ddc:	b	409de4 <ferror@plt+0x7394>
  409de0:	mov	w0, #0x1                   	// #1
  409de4:	add	sp, sp, #0x330
  409de8:	ldp	x20, x19, [sp, #80]
  409dec:	ldp	x22, x21, [sp, #64]
  409df0:	ldp	x24, x23, [sp, #48]
  409df4:	ldp	x26, x25, [sp, #32]
  409df8:	ldp	x28, x27, [sp, #16]
  409dfc:	ldp	x29, x30, [sp], #96
  409e00:	ret
  409e04:	cbz	w23, 409eac <ferror@plt+0x745c>
  409e08:	cmp	w23, #0x1
  409e0c:	b.lt	409d34 <ferror@plt+0x72e4>  // b.tstop
  409e10:	adrp	x0, 415000 <ferror@plt+0x125b0>
  409e14:	add	x0, x0, #0x73d
  409e18:	bl	4029d0 <getenv@plt>
  409e1c:	adrp	x8, 416000 <ferror@plt+0x135b0>
  409e20:	add	x8, x8, #0x48d
  409e24:	cmp	x0, #0x0
  409e28:	adrp	x2, 415000 <ferror@plt+0x125b0>
  409e2c:	csel	x3, x8, x0, eq  // eq = none
  409e30:	add	x2, x2, #0x787
  409e34:	add	x0, sp, #0x40
  409e38:	mov	w1, #0x40                  	// #64
  409e3c:	mov	w4, w23
  409e40:	bl	4024c0 <snprintf@plt>
  409e44:	adrp	x1, 418000 <ferror@plt+0x155b0>
  409e48:	add	x1, x1, #0x1c4
  409e4c:	add	x0, sp, #0x40
  409e50:	bl	402880 <fopen64@plt>
  409e54:	cbz	x0, 409d34 <ferror@plt+0x72e4>
  409e58:	adrp	x1, 415000 <ferror@plt+0x125b0>
  409e5c:	add	x1, x1, #0x792
  409e60:	add	x2, sp, #0x40
  409e64:	mov	x25, x0
  409e68:	add	x26, sp, #0x40
  409e6c:	bl	402560 <__isoc99_fscanf@plt>
  409e70:	cmp	w0, #0x1
  409e74:	b.ne	409ec8 <ferror@plt+0x7478>  // b.any
  409e78:	add	x0, sp, #0x40
  409e7c:	bl	402360 <strlen@plt>
  409e80:	add	x8, x26, x0
  409e84:	mov	w9, #0x40                  	// #64
  409e88:	adrp	x2, 416000 <ferror@plt+0x135b0>
  409e8c:	sub	x1, x9, x0
  409e90:	add	x2, x2, #0xf91
  409e94:	mov	x0, x8
  409e98:	mov	w3, w23
  409e9c:	bl	4024c0 <snprintf@plt>
  409ea0:	mov	x0, x25
  409ea4:	bl	402500 <fclose@plt>
  409ea8:	b	409d4c <ferror@plt+0x72fc>
  409eac:	mov	w8, #0x656e                	// #25966
  409eb0:	mov	w9, #0x656b                	// #25963
  409eb4:	movk	w8, #0x6c, lsl #16
  409eb8:	movk	w9, #0x6e72, lsl #16
  409ebc:	stur	w8, [sp, #67]
  409ec0:	str	w9, [sp, #64]
  409ec4:	b	409d4c <ferror@plt+0x72fc>
  409ec8:	mov	x0, x25
  409ecc:	bl	402500 <fclose@plt>
  409ed0:	b	409d34 <ferror@plt+0x72e4>
  409ed4:	sub	sp, sp, #0x40
  409ed8:	stp	x29, x30, [sp, #32]
  409edc:	ldr	w3, [x0, #8]
  409ee0:	str	x19, [sp, #48]
  409ee4:	mov	w19, w1
  409ee8:	add	x29, sp, #0x20
  409eec:	cmn	w3, #0x1
  409ef0:	b.eq	409f0c <ferror@plt+0x74bc>  // b.none
  409ef4:	adrp	x2, 417000 <ferror@plt+0x145b0>
  409ef8:	add	x2, x2, #0xb2
  409efc:	sub	x0, x29, #0xc
  409f00:	mov	w1, #0xb                   	// #11
  409f04:	bl	4024c0 <snprintf@plt>
  409f08:	b	409f14 <ferror@plt+0x74c4>
  409f0c:	mov	w8, #0x2a                  	// #42
  409f10:	sturh	w8, [x29, #-12]
  409f14:	cmn	w19, #0x1
  409f18:	b.eq	409f38 <ferror@plt+0x74e8>  // b.none
  409f1c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  409f20:	add	x2, x2, #0xb2
  409f24:	add	x0, sp, #0x8
  409f28:	mov	w1, #0xb                   	// #11
  409f2c:	mov	w3, w19
  409f30:	bl	4024c0 <snprintf@plt>
  409f34:	b	409f40 <ferror@plt+0x74f0>
  409f38:	mov	w8, #0x2a                  	// #42
  409f3c:	strh	w8, [sp, #8]
  409f40:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409f44:	add	x1, x1, #0x4d0
  409f48:	sub	x0, x29, #0xc
  409f4c:	add	x2, sp, #0x8
  409f50:	mov	x3, xzr
  409f54:	bl	408214 <ferror@plt+0x57c4>
  409f58:	ldr	x19, [sp, #48]
  409f5c:	ldp	x29, x30, [sp, #32]
  409f60:	add	sp, sp, #0x40
  409f64:	ret
  409f68:	stp	x29, x30, [sp, #-32]!
  409f6c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  409f70:	ldr	w8, [x8, #1676]
  409f74:	adrp	x9, 416000 <ferror@plt+0x135b0>
  409f78:	adrp	x10, 416000 <ferror@plt+0x135b0>
  409f7c:	add	x9, x9, #0xfbe
  409f80:	add	x10, x10, #0xfc3
  409f84:	cmp	w8, #0x0
  409f88:	str	x19, [sp, #16]
  409f8c:	mov	x19, x1
  409f90:	mov	x1, x0
  409f94:	csel	x0, x10, x9, eq  // eq = none
  409f98:	mov	x29, sp
  409f9c:	bl	4070e4 <ferror@plt+0x4694>
  409fa0:	ldr	w1, [x19]
  409fa4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409fa8:	add	x0, x0, #0xfc9
  409fac:	bl	4070e4 <ferror@plt+0x4694>
  409fb0:	ldr	x19, [sp, #16]
  409fb4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409fb8:	add	x0, x0, #0xeab
  409fbc:	ldp	x29, x30, [sp], #32
  409fc0:	b	4070e4 <ferror@plt+0x4694>
  409fc4:	sub	sp, sp, #0x70
  409fc8:	str	x21, [sp, #80]
  409fcc:	stp	x20, x19, [sp, #96]
  409fd0:	mov	x19, x2
  409fd4:	mov	x20, x1
  409fd8:	mov	x21, x0
  409fdc:	add	x0, sp, #0x8
  409fe0:	mov	w2, #0x4                   	// #4
  409fe4:	mov	w1, wzr
  409fe8:	stp	x29, x30, [sp, #64]
  409fec:	add	x29, sp, #0x40
  409ff0:	bl	411a34 <ferror@plt+0xefe4>
  409ff4:	cbz	w0, 40a000 <ferror@plt+0x75b0>
  409ff8:	mov	w19, #0xffffffff            	// #-1
  409ffc:	b	40a050 <ferror@plt+0x7600>
  40a000:	mov	w8, #0xe240                	// #57920
  40a004:	movk	w8, #0x1, lsl #16
  40a008:	add	x0, sp, #0x8
  40a00c:	mov	x1, x21
  40a010:	mov	w2, w20
  40a014:	str	w8, [sp, #40]
  40a018:	bl	4122f4 <ferror@plt+0xf8a4>
  40a01c:	tbnz	w0, #31, 40a044 <ferror@plt+0x75f4>
  40a020:	adrp	x2, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a024:	add	x2, x2, #0xe00
  40a028:	add	x0, sp, #0x8
  40a02c:	mov	x1, x19
  40a030:	mov	w3, wzr
  40a034:	bl	412534 <ferror@plt+0xfae4>
  40a038:	cmp	w0, #0x0
  40a03c:	csetm	w19, ne  // ne = any
  40a040:	b	40a048 <ferror@plt+0x75f8>
  40a044:	mov	w19, #0xffffffff            	// #-1
  40a048:	add	x0, sp, #0x8
  40a04c:	bl	411a04 <ferror@plt+0xefb4>
  40a050:	mov	w0, w19
  40a054:	ldp	x20, x19, [sp, #96]
  40a058:	ldr	x21, [sp, #80]
  40a05c:	ldp	x29, x30, [sp, #64]
  40a060:	add	sp, sp, #0x70
  40a064:	ret
  40a068:	sub	sp, sp, #0x140
  40a06c:	stp	x20, x19, [sp, #304]
  40a070:	mov	x19, x0
  40a074:	stp	x22, x21, [sp, #288]
  40a078:	mov	w20, w2
  40a07c:	mov	x21, x1
  40a080:	mov	x0, sp
  40a084:	mov	w1, #0x100                 	// #256
  40a088:	mov	x2, x19
  40a08c:	stp	x29, x30, [sp, #256]
  40a090:	stp	x28, x23, [sp, #272]
  40a094:	add	x29, sp, #0x100
  40a098:	mov	x23, sp
  40a09c:	bl	402a20 <fgets@plt>
  40a0a0:	cbz	x0, 40a100 <ferror@plt+0x76b0>
  40a0a4:	adrp	x22, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a0a8:	add	x22, x22, #0xe00
  40a0ac:	mov	x0, sp
  40a0b0:	mov	w1, #0x100                 	// #256
  40a0b4:	mov	x2, x19
  40a0b8:	bl	402a20 <fgets@plt>
  40a0bc:	cbz	x0, 40a100 <ferror@plt+0x76b0>
  40a0c0:	mov	x0, sp
  40a0c4:	bl	402360 <strlen@plt>
  40a0c8:	cbz	w0, 40a114 <ferror@plt+0x76c4>
  40a0cc:	sub	w8, w0, #0x1
  40a0d0:	ldrb	w9, [x23, w8, sxtw]
  40a0d4:	cmp	w9, #0xa
  40a0d8:	b.ne	40a114 <ferror@plt+0x76c4>  // b.any
  40a0dc:	sxtw	x8, w8
  40a0e0:	mov	x0, sp
  40a0e4:	mov	x1, x22
  40a0e8:	mov	w2, w20
  40a0ec:	strb	wzr, [x23, x8]
  40a0f0:	blr	x21
  40a0f4:	tbz	w0, #31, 40a0ac <ferror@plt+0x765c>
  40a0f8:	mov	w0, wzr
  40a0fc:	b	40a124 <ferror@plt+0x76d4>
  40a100:	mov	x0, x19
  40a104:	bl	402a50 <ferror@plt>
  40a108:	cmp	w0, #0x0
  40a10c:	csetm	w0, ne  // ne = any
  40a110:	b	40a124 <ferror@plt+0x76d4>
  40a114:	bl	4029c0 <__errno_location@plt>
  40a118:	mov	w8, #0xffffffea            	// #-22
  40a11c:	str	w8, [x0]
  40a120:	mov	w0, #0xffffffff            	// #-1
  40a124:	ldp	x20, x19, [sp, #304]
  40a128:	ldp	x22, x21, [sp, #288]
  40a12c:	ldp	x28, x23, [sp, #272]
  40a130:	ldp	x29, x30, [sp, #256]
  40a134:	add	sp, sp, #0x140
  40a138:	ret
  40a13c:	stp	x29, x30, [sp, #-48]!
  40a140:	str	x28, [sp, #16]
  40a144:	stp	x20, x19, [sp, #32]
  40a148:	mov	x29, sp
  40a14c:	sub	sp, sp, #0x2a0
  40a150:	mov	x19, x1
  40a154:	mov	x20, x0
  40a158:	add	x0, sp, #0x38
  40a15c:	mov	w2, #0x268                 	// #616
  40a160:	mov	w1, wzr
  40a164:	bl	4025b0 <memset@plt>
  40a168:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40a16c:	add	x8, sp, #0x1c
  40a170:	add	x9, sp, #0x20
  40a174:	add	x1, x1, #0x97
  40a178:	add	x2, x29, #0x18
  40a17c:	add	x3, sp, #0x34
  40a180:	add	x4, sp, #0x30
  40a184:	add	x5, sp, #0x2c
  40a188:	add	x6, sp, #0x28
  40a18c:	add	x7, sp, #0x24
  40a190:	mov	x0, x20
  40a194:	stp	x9, x8, [sp]
  40a198:	bl	402940 <__isoc99_sscanf@plt>
  40a19c:	ldp	w9, w8, [sp, #48]
  40a1a0:	ldr	w10, [sp, #44]
  40a1a4:	ldp	w12, w11, [sp, #32]
  40a1a8:	ldr	w13, [sp, #28]
  40a1ac:	mov	w14, #0x7                   	// #7
  40a1b0:	add	x0, sp, #0x38
  40a1b4:	mov	x1, x19
  40a1b8:	str	w8, [sp, #64]
  40a1bc:	strh	w9, [sp, #68]
  40a1c0:	str	w10, [sp, #632]
  40a1c4:	str	w10, [sp, #600]
  40a1c8:	str	w11, [sp, #612]
  40a1cc:	str	w12, [sp, #624]
  40a1d0:	str	w13, [sp, #620]
  40a1d4:	str	w14, [sp, #608]
  40a1d8:	bl	409ad4 <ferror@plt+0x7084>
  40a1dc:	mov	w0, wzr
  40a1e0:	add	sp, sp, #0x2a0
  40a1e4:	ldp	x20, x19, [sp, #32]
  40a1e8:	ldr	x28, [sp, #16]
  40a1ec:	ldp	x29, x30, [sp], #48
  40a1f0:	ret
  40a1f4:	stp	x29, x30, [sp, #-64]!
  40a1f8:	str	x28, [sp, #16]
  40a1fc:	stp	x22, x21, [sp, #32]
  40a200:	stp	x20, x19, [sp, #48]
  40a204:	mov	x29, sp
  40a208:	sub	sp, sp, #0x390
  40a20c:	mov	w21, w2
  40a210:	mov	x20, x1
  40a214:	mov	x19, x0
  40a218:	add	x0, sp, #0x128
  40a21c:	mov	w2, #0x268                 	// #616
  40a220:	mov	w1, wzr
  40a224:	bl	4025b0 <memset@plt>
  40a228:	add	x1, x29, #0x18
  40a22c:	add	x2, sp, #0x120
  40a230:	add	x3, sp, #0x118
  40a234:	mov	x0, x19
  40a238:	bl	40a350 <ferror@plt+0x7900>
  40a23c:	cbz	w0, 40a248 <ferror@plt+0x77f8>
  40a240:	mov	w0, #0xffffffff            	// #-1
  40a244:	b	40a338 <ferror@plt+0x78e8>
  40a248:	ldr	x19, [sp, #280]
  40a24c:	ldr	w10, [x20, #4]
  40a250:	mov	w9, #0xffffffd0            	// #-48
  40a254:	mov	w11, #0xffffffc9            	// #-55
  40a258:	ldrb	w8, [x19, #1]
  40a25c:	cmp	w8, #0x40
  40a260:	csel	w9, w11, w9, hi  // hi = pmore
  40a264:	add	w8, w9, w8
  40a268:	lsr	w8, w10, w8
  40a26c:	tbz	w8, #0, 40a334 <ferror@plt+0x78e4>
  40a270:	ldr	x0, [x29, #24]
  40a274:	ldr	x1, [sp, #288]
  40a278:	add	x3, sp, #0x128
  40a27c:	mov	w2, w21
  40a280:	add	x22, sp, #0x128
  40a284:	bl	40a3d0 <ferror@plt+0x7980>
  40a288:	ldr	x0, [x20, #16]
  40a28c:	cbz	x0, 40a29c <ferror@plt+0x784c>
  40a290:	add	x1, sp, #0x128
  40a294:	bl	40695c <ferror@plt+0x3f0c>
  40a298:	cbz	w0, 40a338 <ferror@plt+0x78e8>
  40a29c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40a2a0:	add	x2, x22, #0x228
  40a2a4:	add	x3, x22, #0x230
  40a2a8:	add	x4, x22, #0x22c
  40a2ac:	add	x5, x22, #0x238
  40a2b0:	add	x6, x22, #0x234
  40a2b4:	add	x7, x22, #0x23c
  40a2b8:	add	x8, x22, #0x248
  40a2bc:	add	x9, sp, #0x18
  40a2c0:	add	x1, x1, #0x116
  40a2c4:	mov	x0, x19
  40a2c8:	strb	wzr, [sp, #24]
  40a2cc:	stp	x8, x9, [sp]
  40a2d0:	bl	402940 <__isoc99_sscanf@plt>
  40a2d4:	cmp	w0, #0x8
  40a2d8:	b.gt	40a2e0 <ferror@plt+0x7890>
  40a2dc:	strb	wzr, [sp, #24]
  40a2e0:	adrp	x8, 42d000 <stdin@@GLIBC_2.17+0x218>
  40a2e4:	ldr	x8, [x8, #1784]
  40a2e8:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40a2ec:	add	x9, x9, #0x179
  40a2f0:	add	x0, sp, #0x128
  40a2f4:	cmp	x8, x9
  40a2f8:	mov	w8, #0x11                  	// #17
  40a2fc:	csel	w8, w8, wzr, eq  // eq = none
  40a300:	mov	w1, wzr
  40a304:	str	w8, [sp, #304]
  40a308:	bl	406fb8 <ferror@plt+0x4568>
  40a30c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a310:	ldr	w8, [x8, #1672]
  40a314:	mov	w0, wzr
  40a318:	cbz	w8, 40a338 <ferror@plt+0x78e8>
  40a31c:	ldrb	w8, [sp, #24]
  40a320:	cbz	w8, 40a338 <ferror@plt+0x78e8>
  40a324:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a328:	add	x0, x0, #0x144
  40a32c:	add	x1, sp, #0x18
  40a330:	bl	4070e4 <ferror@plt+0x4694>
  40a334:	mov	w0, wzr
  40a338:	add	sp, sp, #0x390
  40a33c:	ldp	x20, x19, [sp, #48]
  40a340:	ldp	x22, x21, [sp, #32]
  40a344:	ldr	x28, [sp, #16]
  40a348:	ldp	x29, x30, [sp], #64
  40a34c:	ret
  40a350:	stp	x29, x30, [sp, #-48]!
  40a354:	str	x21, [sp, #16]
  40a358:	mov	x21, x1
  40a35c:	mov	w1, #0x3a                  	// #58
  40a360:	stp	x20, x19, [sp, #32]
  40a364:	mov	x29, sp
  40a368:	mov	x19, x3
  40a36c:	mov	x20, x2
  40a370:	bl	4027f0 <strchr@plt>
  40a374:	cbz	x0, 40a3bc <ferror@plt+0x796c>
  40a378:	add	x0, x0, #0x2
  40a37c:	mov	w1, #0x3a                  	// #58
  40a380:	str	x0, [x21]
  40a384:	bl	4027f0 <strchr@plt>
  40a388:	cbz	x0, 40a3bc <ferror@plt+0x796c>
  40a38c:	strb	wzr, [x0, #5]
  40a390:	add	x0, x0, #0x6
  40a394:	mov	w1, #0x3a                  	// #58
  40a398:	str	x0, [x20]
  40a39c:	bl	4027f0 <strchr@plt>
  40a3a0:	cbz	x0, 40a3bc <ferror@plt+0x796c>
  40a3a4:	mov	x8, x0
  40a3a8:	mov	w0, wzr
  40a3ac:	strb	wzr, [x8, #5]
  40a3b0:	add	x8, x8, #0x6
  40a3b4:	str	x8, [x19]
  40a3b8:	b	40a3c0 <ferror@plt+0x7970>
  40a3bc:	mov	w0, #0xffffffff            	// #-1
  40a3c0:	ldp	x20, x19, [sp, #32]
  40a3c4:	ldr	x21, [sp, #16]
  40a3c8:	ldp	x29, x30, [sp], #48
  40a3cc:	ret
  40a3d0:	stp	x29, x30, [sp, #-48]!
  40a3d4:	stp	x20, x19, [sp, #32]
  40a3d8:	mov	x19, x3
  40a3dc:	mov	x20, x1
  40a3e0:	strh	w2, [x3, #286]
  40a3e4:	strh	w2, [x3, #22]
  40a3e8:	cmp	w2, #0x2
  40a3ec:	add	x2, x3, #0x18
  40a3f0:	str	x21, [sp, #16]
  40a3f4:	mov	x29, sp
  40a3f8:	b.ne	40a42c <ferror@plt+0x79dc>  // b.any
  40a3fc:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40a400:	add	x21, x21, #0x14e
  40a404:	add	x3, x19, #0x220
  40a408:	mov	x1, x21
  40a40c:	bl	402940 <__isoc99_sscanf@plt>
  40a410:	add	x2, x19, #0x120
  40a414:	add	x3, x19, #0x224
  40a418:	mov	x0, x20
  40a41c:	mov	x1, x21
  40a420:	bl	402940 <__isoc99_sscanf@plt>
  40a424:	mov	w8, #0x4                   	// #4
  40a428:	b	40a470 <ferror@plt+0x7a20>
  40a42c:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40a430:	add	x21, x21, #0x154
  40a434:	add	x3, x19, #0x1c
  40a438:	add	x4, x19, #0x20
  40a43c:	add	x5, x19, #0x24
  40a440:	add	x6, x19, #0x220
  40a444:	mov	x1, x21
  40a448:	bl	402940 <__isoc99_sscanf@plt>
  40a44c:	add	x2, x19, #0x120
  40a450:	add	x3, x19, #0x124
  40a454:	add	x4, x19, #0x128
  40a458:	add	x5, x19, #0x12c
  40a45c:	add	x6, x19, #0x224
  40a460:	mov	x0, x20
  40a464:	mov	x1, x21
  40a468:	bl	402940 <__isoc99_sscanf@plt>
  40a46c:	mov	w8, #0x10                  	// #16
  40a470:	strh	w8, [x19, #282]
  40a474:	strh	w8, [x19, #18]
  40a478:	ldp	x20, x19, [sp, #32]
  40a47c:	ldr	x21, [sp, #16]
  40a480:	ldp	x29, x30, [sp], #48
  40a484:	ret
  40a488:	stp	x29, x30, [sp, #-64]!
  40a48c:	stp	x28, x23, [sp, #16]
  40a490:	stp	x22, x21, [sp, #32]
  40a494:	stp	x20, x19, [sp, #48]
  40a498:	mov	x29, sp
  40a49c:	sub	sp, sp, #0x520
  40a4a0:	mov	w22, w2
  40a4a4:	mov	x21, x1
  40a4a8:	mov	x20, x0
  40a4ac:	add	x0, sp, #0x170
  40a4b0:	mov	w2, #0x3a8                 	// #936
  40a4b4:	mov	w1, wzr
  40a4b8:	stur	xzr, [x29, #-8]
  40a4bc:	bl	4025b0 <memset@plt>
  40a4c0:	adrp	x23, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a4c4:	ldr	w19, [x23, #1716]
  40a4c8:	cbnz	w19, 40a4d8 <ferror@plt+0x7a88>
  40a4cc:	bl	40cb1c <ferror@plt+0xa0cc>
  40a4d0:	mov	w19, w0
  40a4d4:	str	w0, [x23, #1716]
  40a4d8:	add	x1, sp, #0x168
  40a4dc:	add	x2, sp, #0x160
  40a4e0:	add	x3, sp, #0x158
  40a4e4:	mov	x0, x20
  40a4e8:	bl	40a350 <ferror@plt+0x7900>
  40a4ec:	cbz	w0, 40a4f8 <ferror@plt+0x7aa8>
  40a4f0:	mov	w0, #0xffffffff            	// #-1
  40a4f4:	b	40a6e4 <ferror@plt+0x7c94>
  40a4f8:	ldr	x20, [sp, #344]
  40a4fc:	ldr	w10, [x21, #4]
  40a500:	mov	w9, #0xffffffd0            	// #-48
  40a504:	mov	w11, #0xffffffc9            	// #-55
  40a508:	ldrb	w8, [x20, #1]
  40a50c:	cmp	w8, #0x40
  40a510:	csel	w9, w11, w9, hi  // hi = pmore
  40a514:	add	w8, w9, w8
  40a518:	lsr	w8, w10, w8
  40a51c:	tbz	w8, #0, 40a6e0 <ferror@plt+0x7c90>
  40a520:	ldp	x1, x0, [sp, #352]
  40a524:	add	x3, sp, #0x170
  40a528:	mov	w2, w22
  40a52c:	add	x23, sp, #0x170
  40a530:	bl	40a3d0 <ferror@plt+0x7980>
  40a534:	ldr	x0, [x21, #16]
  40a538:	cbz	x0, 40a548 <ferror@plt+0x7af8>
  40a53c:	add	x1, sp, #0x170
  40a540:	bl	40695c <ferror@plt+0x3f0c>
  40a544:	cbz	w0, 40a6e4 <ferror@plt+0x7c94>
  40a548:	add	x14, x23, #0x2d8
  40a54c:	add	x15, x23, #0x2ac
  40a550:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40a554:	add	x2, x23, #0x228
  40a558:	add	x3, x23, #0x230
  40a55c:	add	x4, x23, #0x22c
  40a560:	add	x5, x23, #0x268
  40a564:	add	x6, x23, #0x26c
  40a568:	add	x7, x23, #0x324
  40a56c:	add	x8, x23, #0x238
  40a570:	add	x9, x23, #0x270
  40a574:	add	x10, x23, #0x234
  40a578:	add	x11, x23, #0x23c
  40a57c:	add	x12, x23, #0x248
  40a580:	add	x13, x23, #0x2a8
  40a584:	add	x16, sp, #0x58
  40a588:	stp	x14, x15, [sp, #64]
  40a58c:	sub	x14, x29, #0x8
  40a590:	sub	x15, x29, #0x4
  40a594:	add	x1, x1, #0x254
  40a598:	mov	x0, x20
  40a59c:	strb	wzr, [sp, #88]
  40a5a0:	stp	x10, x11, [sp, #16]
  40a5a4:	str	x16, [sp, #80]
  40a5a8:	stp	x14, x13, [sp, #48]
  40a5ac:	stp	x12, x15, [sp, #32]
  40a5b0:	stp	x8, x9, [sp]
  40a5b4:	bl	402940 <__isoc99_sscanf@plt>
  40a5b8:	cmp	w0, #0x10
  40a5bc:	b.gt	40a5e0 <ferror@plt+0x7b90>
  40a5c0:	cmp	w0, #0xb
  40a5c4:	strb	wzr, [sp, #88]
  40a5c8:	b.gt	40a5e0 <ferror@plt+0x7b90>
  40a5cc:	mov	w8, #0x2                   	// #2
  40a5d0:	movi	d0, #0xffffffff00000000
  40a5d4:	stur	xzr, [x29, #-8]
  40a5d8:	str	w8, [sp, #1096]
  40a5dc:	str	d0, [sp, #1048]
  40a5e0:	ldr	w8, [sp, #984]
  40a5e4:	ldr	w10, [sp, #988]
  40a5e8:	add	w12, w19, w19, lsl #1
  40a5ec:	scvtf	d0, w12
  40a5f0:	cmp	w8, #0x1
  40a5f4:	ldp	w12, w8, [x29, #-8]
  40a5f8:	mov	w11, #0x3e8                 	// #1000
  40a5fc:	madd	w10, w10, w11, w19
  40a600:	ldr	w11, [sp, #1048]
  40a604:	scvtf	d1, w12
  40a608:	ldr	w12, [sp, #1052]
  40a60c:	add	x9, sp, #0x170
  40a610:	scvtf	d2, w8
  40a614:	add	x8, x9, #0x270
  40a618:	add	x9, x9, #0x324
  40a61c:	csel	x8, x9, x8, eq  // eq = none
  40a620:	cmp	w11, #0x0
  40a624:	cinc	w9, w11, lt  // lt = tstop
  40a628:	cmn	w12, #0x1
  40a62c:	ldr	w8, [x8]
  40a630:	csel	w11, wzr, w12, eq  // eq = none
  40a634:	fcmp	d2, d0
  40a638:	scvtf	d0, w19
  40a63c:	sub	w10, w10, #0x1
  40a640:	udiv	w10, w10, w19
  40a644:	fdiv	d1, d1, d0
  40a648:	fdiv	d0, d2, d0
  40a64c:	fmov	d2, xzr
  40a650:	str	w10, [sp, #988]
  40a654:	mov	w10, #0x6                   	// #6
  40a658:	asr	w9, w9, #1
  40a65c:	fcsel	d0, d0, d2, ne  // ne = any
  40a660:	add	x0, sp, #0x170
  40a664:	mov	w1, wzr
  40a668:	str	d1, [sp, #1024]
  40a66c:	str	w9, [sp, #1048]
  40a670:	str	w11, [sp, #1052]
  40a674:	str	d0, [sp, #1016]
  40a678:	str	w8, [sp, #1172]
  40a67c:	str	w10, [sp, #376]
  40a680:	bl	406fb8 <ferror@plt+0x4568>
  40a684:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a688:	ldrb	w8, [x8, #3632]
  40a68c:	cmp	w8, #0x1
  40a690:	b.ne	40a69c <ferror@plt+0x7c4c>  // b.any
  40a694:	add	x0, sp, #0x170
  40a698:	bl	40700c <ferror@plt+0x45bc>
  40a69c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a6a0:	ldr	w8, [x8, #1672]
  40a6a4:	cbz	w8, 40a6c8 <ferror@plt+0x7c78>
  40a6a8:	add	x0, sp, #0x170
  40a6ac:	bl	407078 <ferror@plt+0x4628>
  40a6b0:	ldrb	w8, [sp, #88]
  40a6b4:	cbz	w8, 40a6c8 <ferror@plt+0x7c78>
  40a6b8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a6bc:	add	x0, x0, #0x144
  40a6c0:	add	x1, sp, #0x58
  40a6c4:	bl	4070e4 <ferror@plt+0x4694>
  40a6c8:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a6cc:	ldrb	w8, [x8, #3640]
  40a6d0:	cmp	w8, #0x1
  40a6d4:	b.ne	40a6e0 <ferror@plt+0x7c90>  // b.any
  40a6d8:	add	x0, sp, #0x170
  40a6dc:	bl	408688 <ferror@plt+0x5c38>
  40a6e0:	mov	w0, wzr
  40a6e4:	add	sp, sp, #0x520
  40a6e8:	ldp	x20, x19, [sp, #48]
  40a6ec:	ldp	x22, x21, [sp, #32]
  40a6f0:	ldp	x28, x23, [sp, #16]
  40a6f4:	ldp	x29, x30, [sp], #64
  40a6f8:	ret
  40a6fc:	stp	x29, x30, [sp, #-32]!
  40a700:	stp	x28, x19, [sp, #16]
  40a704:	mov	x29, sp
  40a708:	sub	sp, sp, #0x3a0
  40a70c:	mov	x19, x0
  40a710:	add	x8, sp, #0x270
  40a714:	movi	v0.2d, #0x0
  40a718:	add	x0, sp, #0x8
  40a71c:	mov	w2, #0x268                 	// #616
  40a720:	mov	w1, wzr
  40a724:	stur	xzr, [x29, #-16]
  40a728:	stur	xzr, [x29, #-64]
  40a72c:	str	xzr, [sp, #704]
  40a730:	stp	q0, q0, [x8, #256]
  40a734:	stp	q0, q0, [x8, #208]
  40a738:	stp	q0, q0, [x8, #176]
  40a73c:	stp	q0, q0, [x8, #144]
  40a740:	stp	q0, q0, [x8, #112]
  40a744:	str	q0, [x8, #96]
  40a748:	stp	q0, q0, [x8, #48]
  40a74c:	stp	q0, q0, [x8, #16]
  40a750:	str	q0, [x8]
  40a754:	bl	4025b0 <memset@plt>
  40a758:	ldr	w8, [x19], #16
  40a75c:	add	x0, sp, #0x270
  40a760:	mov	w1, #0xa                   	// #10
  40a764:	sub	w3, w8, #0x10
  40a768:	mov	x2, x19
  40a76c:	bl	4137a0 <ferror@plt+0x10d50>
  40a770:	ldr	x2, [sp, #640]
  40a774:	cbz	x2, 40a924 <ferror@plt+0x7ed4>
  40a778:	ldrh	w8, [x2], #4
  40a77c:	sub	x0, x29, #0xa0
  40a780:	mov	w1, #0xc                   	// #12
  40a784:	sub	w3, w8, #0x4
  40a788:	bl	4137a0 <ferror@plt+0x10d50>
  40a78c:	ldur	x2, [x29, #-120]
  40a790:	sub	x0, x29, #0x30
  40a794:	mov	w1, #0x4                   	// #4
  40a798:	ldrh	w8, [x2], #4
  40a79c:	sub	w3, w8, #0x4
  40a7a0:	bl	4137a0 <ferror@plt+0x10d50>
  40a7a4:	ldp	x8, x10, [x29, #-112]
  40a7a8:	mov	w9, #0x1e                  	// #30
  40a7ac:	strh	w9, [sp, #30]
  40a7b0:	add	x0, sp, #0x8
  40a7b4:	ldr	w19, [x8, #4]
  40a7b8:	ldp	x9, x8, [x29, #-96]
  40a7bc:	str	w19, [sp, #16]
  40a7c0:	ldr	w8, [x8, #4]
  40a7c4:	str	w8, [sp, #560]
  40a7c8:	ldr	w8, [x9, #4]
  40a7cc:	str	w8, [sp, #576]
  40a7d0:	ldr	w8, [x10, #4]
  40a7d4:	str	w8, [sp, #572]
  40a7d8:	ldp	x9, x8, [x29, #-48]
  40a7dc:	ldr	w9, [x9, #4]
  40a7e0:	str	w9, [sp, #564]
  40a7e4:	ldr	w8, [x8, #4]
  40a7e8:	ldur	x9, [x29, #-80]
  40a7ec:	str	w8, [sp, #568]
  40a7f0:	ldur	x8, [x9, #4]
  40a7f4:	str	x8, [sp, #592]
  40a7f8:	bl	407af4 <ferror@plt+0x50a4>
  40a7fc:	ldp	x0, x1, [x29, #-152]
  40a800:	bl	40a938 <ferror@plt+0x7ee8>
  40a804:	ldur	x2, [x29, #-136]
  40a808:	cbz	x2, 40a82c <ferror@plt+0x7ddc>
  40a80c:	ldrh	w8, [x2], #4
  40a810:	sub	x0, x29, #0xd0
  40a814:	mov	w1, #0x5                   	// #5
  40a818:	sub	w3, w8, #0x4
  40a81c:	bl	4137a0 <ferror@plt+0x10d50>
  40a820:	ldp	x0, x1, [x29, #-192]
  40a824:	bl	40a938 <ferror@plt+0x7ee8>
  40a828:	b	40a848 <ferror@plt+0x7df8>
  40a82c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40a830:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40a834:	add	x0, x0, #0x68b
  40a838:	add	x1, x1, #0x2a9
  40a83c:	mov	x2, x0
  40a840:	mov	x3, xzr
  40a844:	bl	408214 <ferror@plt+0x57c4>
  40a848:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a84c:	ldr	w8, [x8, #1672]
  40a850:	cbz	w8, 40a85c <ferror@plt+0x7e0c>
  40a854:	add	x0, sp, #0x8
  40a858:	bl	407078 <ferror@plt+0x4628>
  40a85c:	add	x0, sp, #0x8
  40a860:	bl	408058 <ferror@plt+0x5608>
  40a864:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a868:	ldrb	w8, [x8, #3664]
  40a86c:	cmp	w8, #0x1
  40a870:	b.ne	40a924 <ferror@plt+0x7ed4>  // b.any
  40a874:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a878:	ldr	w8, [x8, #1676]
  40a87c:	adrp	x9, 415000 <ferror@plt+0x125b0>
  40a880:	add	x9, x9, #0x3c8
  40a884:	ldr	x1, [x9, x19, lsl #3]
  40a888:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40a88c:	adrp	x10, 417000 <ferror@plt+0x145b0>
  40a890:	add	x9, x9, #0x2ac
  40a894:	add	x10, x10, #0x2ab
  40a898:	cmp	w8, #0x0
  40a89c:	csel	x0, x10, x9, eq  // eq = none
  40a8a0:	bl	4070e4 <ferror@plt+0x4694>
  40a8a4:	ldp	x8, x9, [x29, #-32]
  40a8a8:	adrp	x10, 417000 <ferror@plt+0x145b0>
  40a8ac:	adrp	x11, 416000 <ferror@plt+0x135b0>
  40a8b0:	add	x10, x10, #0x2bf
  40a8b4:	add	x11, x11, #0xdc4
  40a8b8:	adrp	x12, 417000 <ferror@plt+0x145b0>
  40a8bc:	cmp	x9, #0x0
  40a8c0:	add	x12, x12, #0x5b
  40a8c4:	csel	x9, x11, x10, eq  // eq = none
  40a8c8:	cmp	x8, #0x0
  40a8cc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a8d0:	csel	x1, x9, x12, eq  // eq = none
  40a8d4:	add	x0, x0, #0x2b5
  40a8d8:	bl	4070e4 <ferror@plt+0x4694>
  40a8dc:	ldur	x8, [x29, #-16]
  40a8e0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a8e4:	add	x0, x0, #0x2c4
  40a8e8:	ldr	w1, [x8, #4]
  40a8ec:	bl	4070e4 <ferror@plt+0x4694>
  40a8f0:	ldur	x8, [x29, #-128]
  40a8f4:	cbz	x8, 40a904 <ferror@plt+0x7eb4>
  40a8f8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a8fc:	add	x0, x0, #0x2ce
  40a900:	bl	4070e4 <ferror@plt+0x4694>
  40a904:	ldur	x8, [x29, #-200]
  40a908:	cbz	x8, 40a924 <ferror@plt+0x7ed4>
  40a90c:	ldp	x8, x9, [x29, #-176]
  40a910:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a914:	add	x0, x0, #0x2d4
  40a918:	ldr	w1, [x8, #4]
  40a91c:	ldr	w2, [x9, #4]
  40a920:	bl	4070e4 <ferror@plt+0x4694>
  40a924:	mov	w0, wzr
  40a928:	add	sp, sp, #0x3a0
  40a92c:	ldp	x28, x19, [sp, #16]
  40a930:	ldp	x29, x30, [sp], #32
  40a934:	ret
  40a938:	sub	sp, sp, #0xa0
  40a93c:	stp	x29, x30, [sp, #128]
  40a940:	stp	x20, x19, [sp, #144]
  40a944:	ldr	w2, [x0, #4]
  40a948:	ldr	w19, [x1, #4]
  40a94c:	adrp	x20, 417000 <ferror@plt+0x145b0>
  40a950:	add	x20, x20, #0xb2
  40a954:	movi	v0.2d, #0x0
  40a958:	add	x0, sp, #0x40
  40a95c:	mov	x1, x20
  40a960:	add	x29, sp, #0x80
  40a964:	stp	q0, q0, [sp, #96]
  40a968:	stp	q0, q0, [sp, #64]
  40a96c:	stp	q0, q0, [sp, #32]
  40a970:	stp	q0, q0, [sp]
  40a974:	bl	402450 <sprintf@plt>
  40a978:	mov	x0, sp
  40a97c:	mov	x1, x20
  40a980:	mov	w2, w19
  40a984:	bl	402450 <sprintf@plt>
  40a988:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40a98c:	add	x1, x1, #0x4d0
  40a990:	add	x0, sp, #0x40
  40a994:	mov	x2, sp
  40a998:	mov	x3, xzr
  40a99c:	bl	408214 <ferror@plt+0x57c4>
  40a9a0:	ldp	x20, x19, [sp, #144]
  40a9a4:	ldp	x29, x30, [sp, #128]
  40a9a8:	add	sp, sp, #0xa0
  40a9ac:	ret
  40a9b0:	stp	x29, x30, [sp, #-96]!
  40a9b4:	stp	x28, x27, [sp, #16]
  40a9b8:	stp	x26, x25, [sp, #32]
  40a9bc:	stp	x24, x23, [sp, #48]
  40a9c0:	stp	x22, x21, [sp, #64]
  40a9c4:	stp	x20, x19, [sp, #80]
  40a9c8:	mov	x29, sp
  40a9cc:	sub	sp, sp, #0x730
  40a9d0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a9d4:	mov	x26, #0x6820                	// #26656
  40a9d8:	str	wzr, [x8, #1680]
  40a9dc:	add	x8, sp, #0x20
  40a9e0:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x7218>
  40a9e4:	mov	w9, #0xfffffffe            	// #-2
  40a9e8:	movk	x26, #0xffca, lsl #32
  40a9ec:	adrp	x27, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40a9f0:	str	x8, [sp, #16]
  40a9f4:	sub	x8, x29, #0xd0
  40a9f8:	mov	w11, wzr
  40a9fc:	add	x23, sp, #0x20
  40aa00:	mov	w22, #0xc8                  	// #200
  40aa04:	movk	x26, #0xfff, lsl #48
  40aa08:	adrp	x28, 429000 <memcpy@GLIBC_2.17>
  40aa0c:	adrp	x20, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40aa10:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40aa14:	add	x27, x27, #0x788
  40aa18:	str	w9, [x10, #1684]
  40aa1c:	sub	x24, x29, #0xd0
  40aa20:	str	x8, [sp, #24]
  40aa24:	ldr	x8, [sp, #24]
  40aa28:	strb	w11, [x24]
  40aa2c:	add	x8, x8, x22
  40aa30:	sub	x8, x8, #0x1
  40aa34:	cmp	x8, x24
  40aa38:	b.hi	40ab0c <ferror@plt+0x80bc>  // b.pmore
  40aa3c:	mov	w8, #0x270f                	// #9999
  40aa40:	cmp	x22, x8
  40aa44:	b.gt	40b318 <ferror@plt+0x88c8>
  40aa48:	lsl	x8, x22, #1
  40aa4c:	mov	w9, #0x2710                	// #10000
  40aa50:	cmp	x8, x9
  40aa54:	csel	x21, x8, x9, lt  // lt = tstop
  40aa58:	add	x8, x21, x21, lsl #3
  40aa5c:	add	x0, x8, #0x7
  40aa60:	mov	x19, x11
  40aa64:	bl	402530 <malloc@plt>
  40aa68:	cbz	x0, 40b318 <ferror@plt+0x88c8>
  40aa6c:	ldr	x8, [sp, #24]
  40aa70:	mov	x25, x0
  40aa74:	mov	x26, x21
  40aa78:	mov	x21, x28
  40aa7c:	sub	x20, x24, x8
  40aa80:	add	x23, x20, #0x1
  40aa84:	mov	x1, x8
  40aa88:	mov	x2, x23
  40aa8c:	mov	x24, x8
  40aa90:	bl	402330 <memcpy@plt>
  40aa94:	add	x8, x26, #0x7
  40aa98:	add	x9, x26, #0xe
  40aa9c:	cmp	x8, #0x0
  40aaa0:	csel	x8, x9, x8, lt  // lt = tstop
  40aaa4:	ldr	x1, [sp, #16]
  40aaa8:	and	x8, x8, #0xfffffffffffffff8
  40aaac:	mov	x22, x26
  40aab0:	add	x26, x25, x8
  40aab4:	lsl	x2, x23, #3
  40aab8:	mov	x0, x26
  40aabc:	bl	402330 <memcpy@plt>
  40aac0:	sub	x8, x29, #0xd0
  40aac4:	cmp	x24, x8
  40aac8:	b.eq	40aad4 <ferror@plt+0x8084>  // b.none
  40aacc:	mov	x0, x24
  40aad0:	bl	4027a0 <free@plt>
  40aad4:	add	x8, x25, x22
  40aad8:	add	x24, x25, x20
  40aadc:	sub	x8, x8, #0x1
  40aae0:	cmp	x8, x24
  40aae4:	b.ls	40b39c <ferror@plt+0x894c>  // b.plast
  40aae8:	add	x23, x26, x20, lsl #3
  40aaec:	stp	x26, x25, [sp, #16]
  40aaf0:	mov	x26, #0x6820                	// #26656
  40aaf4:	movk	x26, #0xffca, lsl #32
  40aaf8:	movk	x26, #0xfff, lsl #48
  40aafc:	mov	x28, x21
  40ab00:	adrp	x20, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ab04:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ab08:	mov	x11, x19
  40ab0c:	cmp	w11, #0x23
  40ab10:	b.eq	40b35c <ferror@plt+0x890c>  // b.none
  40ab14:	lsr	x8, x26, x11
  40ab18:	tbnz	w8, #0, 40ad30 <ferror@plt+0x82e0>
  40ab1c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40ab20:	ldr	w8, [x8, #1684]
  40ab24:	cmn	w8, #0x2
  40ab28:	b.ne	40aca0 <ferror@plt+0x8250>  // b.any
  40ab2c:	ldr	x8, [x28, #1344]
  40ab30:	str	x11, [sp, #8]
  40ab34:	ldrb	w9, [x8]
  40ab38:	adrp	x25, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ab3c:	cbnz	w9, 40abf8 <ferror@plt+0x81a8>
  40ab40:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ab44:	ldrsw	x9, [x20, #2952]
  40ab48:	ldr	w8, [x8, #1904]
  40ab4c:	str	xzr, [x28, #1344]
  40ab50:	cmp	w9, w8
  40ab54:	b.ge	40ab7c <ferror@plt+0x812c>  // b.tcont
  40ab58:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ab5c:	ldr	x8, [x8, #1912]
  40ab60:	ldr	x8, [x8, x9, lsl #3]
  40ab64:	add	w9, w9, #0x1
  40ab68:	str	w9, [x20, #2952]
  40ab6c:	str	x8, [x28, #1344]
  40ab70:	ldrb	w9, [x8]
  40ab74:	cbz	w9, 40ab40 <ferror@plt+0x80f0>
  40ab78:	b	40abf8 <ferror@plt+0x81a8>
  40ab7c:	ldr	x2, [x21, #1920]
  40ab80:	cbz	x2, 40ac90 <ferror@plt+0x8240>
  40ab84:	mov	w1, #0x400                 	// #1024
  40ab88:	mov	x0, x27
  40ab8c:	bl	402a20 <fgets@plt>
  40ab90:	cbz	x0, 40ac90 <ferror@plt+0x8240>
  40ab94:	mov	w1, #0x400                 	// #1024
  40ab98:	mov	x0, x27
  40ab9c:	bl	4023d0 <strnlen@plt>
  40aba0:	cbz	x0, 40b3a4 <ferror@plt+0x8954>
  40aba4:	cmp	x0, #0x3ff
  40aba8:	b.cs	40b3bc <ferror@plt+0x896c>  // b.hs, b.nlast
  40abac:	sub	x8, x0, #0x1
  40abb0:	ldrb	w9, [x27, x8]
  40abb4:	cmp	w9, #0xa
  40abb8:	b.ne	40abc0 <ferror@plt+0x8170>  // b.any
  40abbc:	strb	wzr, [x27, x8]
  40abc0:	ldrb	w9, [x25, #1928]
  40abc4:	cmp	w9, #0x23
  40abc8:	b.eq	40abd4 <ferror@plt+0x8184>  // b.none
  40abcc:	cmp	w9, #0x30
  40abd0:	b.ne	40abe4 <ferror@plt+0x8194>  // b.any
  40abd4:	ldr	x8, [x28, #1344]
  40abd8:	cbnz	x8, 40ab70 <ferror@plt+0x8120>
  40abdc:	ldr	x2, [x21, #1920]
  40abe0:	b	40ab84 <ferror@plt+0x8134>
  40abe4:	mov	x8, x27
  40abe8:	str	x27, [x28, #1344]
  40abec:	cbz	w9, 40ab40 <ferror@plt+0x80f0>
  40abf0:	b	40abf8 <ferror@plt+0x81a8>
  40abf4:	ldrb	w9, [x8, #1]!
  40abf8:	and	w10, w9, #0xff
  40abfc:	cmp	w10, #0x9
  40ac00:	b.eq	40abf4 <ferror@plt+0x81a4>  // b.none
  40ac04:	cmp	w10, #0x20
  40ac08:	b.eq	40abf4 <ferror@plt+0x81a4>  // b.none
  40ac0c:	cbnz	w10, 40ac18 <ferror@plt+0x81c8>
  40ac10:	mov	x25, xzr
  40ac14:	b	40ac84 <ferror@plt+0x8234>
  40ac18:	mov	x25, x8
  40ac1c:	and	w9, w9, #0xff
  40ac20:	cmp	w9, #0x5b
  40ac24:	b.le	40ac64 <ferror@plt+0x8214>
  40ac28:	cmp	w9, #0x5c
  40ac2c:	b.ne	40ac78 <ferror@plt+0x8228>  // b.any
  40ac30:	cmp	x8, x25
  40ac34:	b.eq	40ac54 <ferror@plt+0x8204>  // b.none
  40ac38:	mov	x10, x8
  40ac3c:	mov	x9, x8
  40ac40:	ldrb	w11, [x9, #-1]!
  40ac44:	cmp	x25, x9
  40ac48:	strb	w11, [x10]
  40ac4c:	mov	x10, x9
  40ac50:	b.ne	40ac40 <ferror@plt+0x81f0>  // b.any
  40ac54:	ldrb	w9, [x8, #1]!
  40ac58:	add	x25, x25, #0x1
  40ac5c:	cbnz	w9, 40ac78 <ferror@plt+0x8228>
  40ac60:	b	40adac <ferror@plt+0x835c>
  40ac64:	cbz	w9, 40ac84 <ferror@plt+0x8234>
  40ac68:	cmp	w9, #0x9
  40ac6c:	b.eq	40ac80 <ferror@plt+0x8230>  // b.none
  40ac70:	cmp	w9, #0x20
  40ac74:	b.eq	40ac80 <ferror@plt+0x8230>  // b.none
  40ac78:	ldrb	w9, [x8, #1]!
  40ac7c:	b	40ac1c <ferror@plt+0x81cc>
  40ac80:	strb	wzr, [x8], #1
  40ac84:	str	x8, [x28, #1344]
  40ac88:	cbz	x25, 40ab34 <ferror@plt+0x80e4>
  40ac8c:	b	40adb0 <ferror@plt+0x8360>
  40ac90:	mov	w8, wzr
  40ac94:	ldr	x11, [sp, #8]
  40ac98:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x7218>
  40ac9c:	str	w8, [x9, #1684]
  40aca0:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40aca4:	add	x9, x9, #0x370
  40aca8:	ldrsb	w9, [x9, w11, sxtw]
  40acac:	cmp	w8, #0x0
  40acb0:	b.le	40accc <ferror@plt+0x827c>
  40acb4:	cmp	w8, #0x10e
  40acb8:	b.gt	40acdc <ferror@plt+0x828c>
  40acbc:	adrp	x10, 417000 <ferror@plt+0x145b0>
  40acc0:	add	x10, x10, #0x3ac
  40acc4:	ldrsb	w8, [x10, w8, uxtw]
  40acc8:	b	40ace0 <ferror@plt+0x8290>
  40accc:	adrp	x10, 434000 <stdin@@GLIBC_2.17+0x7218>
  40acd0:	mov	w8, wzr
  40acd4:	str	wzr, [x10, #1684]
  40acd8:	b	40ace0 <ferror@plt+0x8290>
  40acdc:	mov	w8, #0x2                   	// #2
  40ace0:	add	w9, w8, w9
  40ace4:	cmp	w9, #0x54
  40ace8:	b.hi	40ad30 <ferror@plt+0x82e0>  // b.pmore
  40acec:	adrp	x10, 417000 <ferror@plt+0x145b0>
  40acf0:	add	x10, x10, #0x4bb
  40acf4:	ldrsb	w10, [x10, w9, uxtw]
  40acf8:	cmp	w8, w10
  40acfc:	b.ne	40ad30 <ferror@plt+0x82e0>  // b.any
  40ad00:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40ad04:	add	x8, x8, #0x510
  40ad08:	ldrsb	w11, [x8, x9]
  40ad0c:	cmp	w11, #0x0
  40ad10:	b.le	40b07c <ferror@plt+0x862c>
  40ad14:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40ad18:	ldr	x8, [x8, #1688]
  40ad1c:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x7218>
  40ad20:	str	x8, [x23, #8]!
  40ad24:	mov	w8, #0xfffffffe            	// #-2
  40ad28:	str	w8, [x9, #1684]
  40ad2c:	b	40b21c <ferror@plt+0x87cc>
  40ad30:	mov	x9, #0x8700                	// #34560
  40ad34:	movk	x9, #0xffff, lsl #16
  40ad38:	sxtw	x8, w11
  40ad3c:	movk	x9, #0x35, lsl #32
  40ad40:	lsr	x9, x9, x8
  40ad44:	tbnz	w9, #0, 40b328 <ferror@plt+0x88d8>
  40ad48:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40ad4c:	add	x9, x9, #0x565
  40ad50:	ldrsb	w8, [x9, x8]
  40ad54:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40ad58:	add	x9, x9, #0x5ad
  40ad5c:	ldrsb	x21, [x9, w8, sxtw]
  40ad60:	mov	w9, #0x1                   	// #1
  40ad64:	sxtw	x25, w8
  40ad68:	sub	x9, x9, x21
  40ad6c:	ldr	x0, [x23, x9, lsl #3]
  40ad70:	sub	w9, w8, #0x2
  40ad74:	cmp	w9, #0x1d
  40ad78:	b.hi	40b1a8 <ferror@plt+0x8758>  // b.pmore
  40ad7c:	adrp	x11, 417000 <ferror@plt+0x145b0>
  40ad80:	add	x11, x11, #0x334
  40ad84:	adr	x8, 40ad94 <ferror@plt+0x8344>
  40ad88:	ldrh	w10, [x11, x9, lsl #1]
  40ad8c:	add	x8, x8, x10, lsl #2
  40ad90:	br	x8
  40ad94:	ldr	x1, [x23]
  40ad98:	mov	w0, wzr
  40ad9c:	b	40b1a4 <ferror@plt+0x8754>
  40ada0:	ldr	x1, [x23]
  40ada4:	mov	w0, #0x1                   	// #1
  40ada8:	b	40b1a4 <ferror@plt+0x8754>
  40adac:	str	x8, [x28, #1344]
  40adb0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40adb4:	mov	x0, x25
  40adb8:	add	x1, x1, #0x66b
  40adbc:	bl	402720 <strcmp@plt>
  40adc0:	cbz	w0, 40b084 <ferror@plt+0x8634>
  40adc4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40adc8:	mov	x0, x25
  40adcc:	add	x1, x1, #0x66d
  40add0:	bl	402720 <strcmp@plt>
  40add4:	cbz	w0, 40b084 <ferror@plt+0x8634>
  40add8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40addc:	mov	x0, x25
  40ade0:	add	x1, x1, #0x672
  40ade4:	bl	402720 <strcmp@plt>
  40ade8:	cbz	w0, 40b224 <ferror@plt+0x87d4>
  40adec:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40adf0:	mov	x0, x25
  40adf4:	add	x1, x1, #0x671
  40adf8:	bl	402720 <strcmp@plt>
  40adfc:	cbz	w0, 40b224 <ferror@plt+0x87d4>
  40ae00:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ae04:	mov	x0, x25
  40ae08:	add	x1, x1, #0x674
  40ae0c:	bl	402720 <strcmp@plt>
  40ae10:	cbz	w0, 40b224 <ferror@plt+0x87d4>
  40ae14:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ae18:	mov	x0, x25
  40ae1c:	add	x1, x1, #0x679
  40ae20:	bl	402720 <strcmp@plt>
  40ae24:	cbz	w0, 40b22c <ferror@plt+0x87dc>
  40ae28:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ae2c:	mov	x0, x25
  40ae30:	add	x1, x1, #0x678
  40ae34:	bl	402720 <strcmp@plt>
  40ae38:	cbz	w0, 40b22c <ferror@plt+0x87dc>
  40ae3c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ae40:	mov	x0, x25
  40ae44:	add	x1, x1, #0x79
  40ae48:	bl	402720 <strcmp@plt>
  40ae4c:	cbz	w0, 40b22c <ferror@plt+0x87dc>
  40ae50:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40ae54:	mov	x0, x25
  40ae58:	add	x1, x1, #0xfe2
  40ae5c:	bl	402720 <strcmp@plt>
  40ae60:	cbz	w0, 40b234 <ferror@plt+0x87e4>
  40ae64:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40ae68:	mov	x0, x25
  40ae6c:	add	x1, x1, #0xeab
  40ae70:	bl	402720 <strcmp@plt>
  40ae74:	cbz	w0, 40b23c <ferror@plt+0x87ec>
  40ae78:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ae7c:	mov	x0, x25
  40ae80:	add	x1, x1, #0x67b
  40ae84:	bl	402720 <strcmp@plt>
  40ae88:	cbz	w0, 40b244 <ferror@plt+0x87f4>
  40ae8c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ae90:	mov	x0, x25
  40ae94:	add	x1, x1, #0x67f
  40ae98:	bl	402720 <strcmp@plt>
  40ae9c:	cbz	w0, 40b24c <ferror@plt+0x87fc>
  40aea0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40aea4:	mov	x0, x25
  40aea8:	add	x1, x1, #0x683
  40aeac:	bl	402720 <strcmp@plt>
  40aeb0:	cbz	w0, 40b254 <ferror@plt+0x8804>
  40aeb4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40aeb8:	mov	x0, x25
  40aebc:	add	x1, x1, #0x689
  40aec0:	bl	402720 <strcmp@plt>
  40aec4:	cbz	w0, 40b25c <ferror@plt+0x880c>
  40aec8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40aecc:	mov	x0, x25
  40aed0:	add	x1, x1, #0xe97
  40aed4:	bl	402720 <strcmp@plt>
  40aed8:	cbz	w0, 40b264 <ferror@plt+0x8814>
  40aedc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40aee0:	mov	x0, x25
  40aee4:	add	x1, x1, #0x68f
  40aee8:	bl	402720 <strcmp@plt>
  40aeec:	cbz	w0, 40b274 <ferror@plt+0x8824>
  40aef0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40aef4:	mov	x0, x25
  40aef8:	add	x1, x1, #0x696
  40aefc:	bl	402720 <strcmp@plt>
  40af00:	cbz	w0, 40b26c <ferror@plt+0x881c>
  40af04:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40af08:	mov	x0, x25
  40af0c:	add	x1, x1, #0xa4e
  40af10:	bl	402720 <strcmp@plt>
  40af14:	cbz	w0, 40b26c <ferror@plt+0x881c>
  40af18:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40af1c:	mov	x0, x25
  40af20:	add	x1, x1, #0x699
  40af24:	bl	402720 <strcmp@plt>
  40af28:	cbz	w0, 40b26c <ferror@plt+0x881c>
  40af2c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40af30:	mov	x0, x25
  40af34:	add	x1, x1, #0x69d
  40af38:	mov	x19, x27
  40af3c:	bl	402720 <strcmp@plt>
  40af40:	cbz	w0, 40b284 <ferror@plt+0x8834>
  40af44:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40af48:	mov	x0, x25
  40af4c:	add	x1, x1, #0x757
  40af50:	bl	402720 <strcmp@plt>
  40af54:	cbz	w0, 40b284 <ferror@plt+0x8834>
  40af58:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40af5c:	mov	x0, x25
  40af60:	add	x1, x1, #0x6a0
  40af64:	bl	402720 <strcmp@plt>
  40af68:	cbz	w0, 40b284 <ferror@plt+0x8834>
  40af6c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40af70:	mov	x0, x25
  40af74:	add	x1, x1, #0x6a4
  40af78:	bl	402720 <strcmp@plt>
  40af7c:	cbz	w0, 40b2a4 <ferror@plt+0x8854>
  40af80:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40af84:	mov	x0, x25
  40af88:	add	x1, x1, #0x73a
  40af8c:	bl	402720 <strcmp@plt>
  40af90:	cbz	w0, 40b2a4 <ferror@plt+0x8854>
  40af94:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40af98:	mov	x0, x25
  40af9c:	add	x1, x1, #0x6a7
  40afa0:	bl	402720 <strcmp@plt>
  40afa4:	cbz	w0, 40b2a4 <ferror@plt+0x8854>
  40afa8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40afac:	mov	x0, x25
  40afb0:	add	x1, x1, #0x6a5
  40afb4:	bl	402720 <strcmp@plt>
  40afb8:	cbz	w0, 40b2ac <ferror@plt+0x885c>
  40afbc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40afc0:	mov	x0, x25
  40afc4:	add	x1, x1, #0x6ab
  40afc8:	bl	402720 <strcmp@plt>
  40afcc:	cbz	w0, 40b2ac <ferror@plt+0x885c>
  40afd0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40afd4:	mov	x0, x25
  40afd8:	add	x1, x1, #0x69a
  40afdc:	bl	402720 <strcmp@plt>
  40afe0:	cbz	w0, 40b2ac <ferror@plt+0x885c>
  40afe4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40afe8:	mov	x0, x25
  40afec:	add	x1, x1, #0x6ae
  40aff0:	bl	402720 <strcmp@plt>
  40aff4:	cbz	w0, 40b2b4 <ferror@plt+0x8864>
  40aff8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40affc:	mov	x0, x25
  40b000:	add	x1, x1, #0x6b0
  40b004:	bl	402720 <strcmp@plt>
  40b008:	cbz	w0, 40b2b4 <ferror@plt+0x8864>
  40b00c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b010:	mov	x0, x25
  40b014:	add	x1, x1, #0x6b3
  40b018:	bl	402720 <strcmp@plt>
  40b01c:	cbz	w0, 40b2bc <ferror@plt+0x886c>
  40b020:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b024:	mov	x0, x25
  40b028:	add	x1, x1, #0xb48
  40b02c:	bl	402720 <strcmp@plt>
  40b030:	cbz	w0, 40b2bc <ferror@plt+0x886c>
  40b034:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b038:	mov	x0, x25
  40b03c:	add	x1, x1, #0x6b5
  40b040:	bl	402720 <strcmp@plt>
  40b044:	cbz	w0, 40b2c4 <ferror@plt+0x8874>
  40b048:	adrp	x8, 429000 <memcpy@GLIBC_2.17>
  40b04c:	ldr	w8, [x8, #1352]
  40b050:	cmp	w8, #0x10e
  40b054:	b.eq	40b2d4 <ferror@plt+0x8884>  // b.none
  40b058:	cmp	w8, #0x10c
  40b05c:	b.ne	40b2f0 <ferror@plt+0x88a0>  // b.any
  40b060:	mov	x0, x25
  40b064:	bl	402b6c <ferror@plt+0x11c>
  40b068:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40b06c:	str	x0, [x8, #1688]
  40b070:	cbz	x0, 40b3e0 <ferror@plt+0x8990>
  40b074:	mov	w8, #0x10b                 	// #267
  40b078:	b	40b288 <ferror@plt+0x8838>
  40b07c:	neg	w8, w11
  40b080:	b	40ad54 <ferror@plt+0x8304>
  40b084:	mov	w8, #0x21                  	// #33
  40b088:	b	40ac94 <ferror@plt+0x8244>
  40b08c:	ldr	x1, [x23]
  40b090:	mov	w0, #0x8                   	// #8
  40b094:	b	40b198 <ferror@plt+0x8748>
  40b098:	ldr	x1, [x23]
  40b09c:	mov	w0, #0x6                   	// #6
  40b0a0:	b	40b198 <ferror@plt+0x8748>
  40b0a4:	ldr	x1, [x23]
  40b0a8:	mov	w0, #0xa                   	// #10
  40b0ac:	b	40b1a4 <ferror@plt+0x8754>
  40b0b0:	mov	w0, #0x9                   	// #9
  40b0b4:	mov	x1, xzr
  40b0b8:	b	40b1a4 <ferror@plt+0x8754>
  40b0bc:	ldr	x1, [x23]
  40b0c0:	mov	w0, #0xb                   	// #11
  40b0c4:	b	40b1a4 <ferror@plt+0x8754>
  40b0c8:	ldur	x1, [x23, #-16]
  40b0cc:	mov	w0, #0x2                   	// #2
  40b0d0:	b	40b134 <ferror@plt+0x86e4>
  40b0d4:	ldur	x1, [x23, #-8]
  40b0d8:	b	40b130 <ferror@plt+0x86e0>
  40b0dc:	ldr	x1, [x23]
  40b0e0:	mov	w0, #0x6                   	// #6
  40b0e4:	b	40b1a4 <ferror@plt+0x8754>
  40b0e8:	ldr	x1, [x23]
  40b0ec:	mov	w0, #0x7                   	// #7
  40b0f0:	b	40b198 <ferror@plt+0x8748>
  40b0f4:	ldr	x1, [x23]
  40b0f8:	mov	w0, #0xa                   	// #10
  40b0fc:	b	40b198 <ferror@plt+0x8748>
  40b100:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b104:	ldr	x8, [x23]
  40b108:	ldr	x9, [x9, #1896]
  40b10c:	str	x8, [x9]
  40b110:	ldr	x0, [x23]
  40b114:	b	40b1a8 <ferror@plt+0x8758>
  40b118:	ldur	x0, [x23, #-8]
  40b11c:	b	40b1a8 <ferror@plt+0x8758>
  40b120:	ldr	x1, [x23]
  40b124:	mov	w0, #0x5                   	// #5
  40b128:	b	40b1a4 <ferror@plt+0x8754>
  40b12c:	ldur	x1, [x23, #-16]
  40b130:	mov	w0, #0x3                   	// #3
  40b134:	bl	40b438 <ferror@plt+0x89e8>
  40b138:	ldr	x8, [x23]
  40b13c:	str	x8, [x0, #8]
  40b140:	b	40b1a8 <ferror@plt+0x8758>
  40b144:	ldr	x1, [x23]
  40b148:	mov	w0, #0xb                   	// #11
  40b14c:	b	40b198 <ferror@plt+0x8748>
  40b150:	mov	x0, xzr
  40b154:	b	40b1a8 <ferror@plt+0x8758>
  40b158:	ldr	x1, [x23]
  40b15c:	b	40b1a0 <ferror@plt+0x8750>
  40b160:	ldr	x1, [x23]
  40b164:	mov	w0, #0x5                   	// #5
  40b168:	b	40b198 <ferror@plt+0x8748>
  40b16c:	ldr	x1, [x23]
  40b170:	mov	w0, wzr
  40b174:	b	40b198 <ferror@plt+0x8748>
  40b178:	ldr	x1, [x23]
  40b17c:	mov	w0, #0x8                   	// #8
  40b180:	b	40b1a4 <ferror@plt+0x8754>
  40b184:	ldr	x1, [x23]
  40b188:	mov	w0, #0x7                   	// #7
  40b18c:	b	40b1a4 <ferror@plt+0x8754>
  40b190:	ldr	x1, [x23]
  40b194:	mov	w0, #0x1                   	// #1
  40b198:	bl	40b438 <ferror@plt+0x89e8>
  40b19c:	mov	x1, x0
  40b1a0:	mov	w0, #0x4                   	// #4
  40b1a4:	bl	40b438 <ferror@plt+0x89e8>
  40b1a8:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40b1ac:	add	x8, x8, #0x5cd
  40b1b0:	ldrsb	x8, [x8, x25]
  40b1b4:	sub	x23, x23, x21, lsl #3
  40b1b8:	sub	x24, x24, x21
  40b1bc:	str	x0, [x23, #8]!
  40b1c0:	sub	x9, x8, #0x18
  40b1c4:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40b1c8:	add	x8, x8, #0x5a1
  40b1cc:	ldrsb	w8, [x8, x9]
  40b1d0:	ldrsb	w10, [x24]
  40b1d4:	add	w8, w10, w8
  40b1d8:	cmp	w8, #0x54
  40b1dc:	b.hi	40b208 <ferror@plt+0x87b8>  // b.pmore
  40b1e0:	adrp	x11, 417000 <ferror@plt+0x145b0>
  40b1e4:	add	x11, x11, #0x4bb
  40b1e8:	ldrb	w11, [x11, w8, uxtw]
  40b1ec:	and	w10, w10, #0xff
  40b1f0:	cmp	w11, w10
  40b1f4:	b.ne	40b208 <ferror@plt+0x87b8>  // b.any
  40b1f8:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40b1fc:	add	x9, x9, #0x510
  40b200:	add	x8, x9, x8
  40b204:	b	40b214 <ferror@plt+0x87c4>
  40b208:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40b20c:	add	x8, x8, #0x5a7
  40b210:	add	x8, x8, x9
  40b214:	ldrsb	w11, [x8]
  40b218:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b21c:	add	x24, x24, #0x1
  40b220:	b	40aa24 <ferror@plt+0x7fd4>
  40b224:	mov	w8, #0x26                  	// #38
  40b228:	b	40ac94 <ferror@plt+0x8244>
  40b22c:	mov	w8, #0x7c                  	// #124
  40b230:	b	40ac94 <ferror@plt+0x8244>
  40b234:	mov	w8, #0x28                  	// #40
  40b238:	b	40ac94 <ferror@plt+0x8244>
  40b23c:	mov	w8, #0x29                  	// #41
  40b240:	b	40ac94 <ferror@plt+0x8244>
  40b244:	mov	w8, #0x103                 	// #259
  40b248:	b	40b278 <ferror@plt+0x8828>
  40b24c:	mov	w8, #0x104                 	// #260
  40b250:	b	40b278 <ferror@plt+0x8828>
  40b254:	mov	w8, #0x105                 	// #261
  40b258:	b	40b278 <ferror@plt+0x8828>
  40b25c:	mov	w8, #0x106                 	// #262
  40b260:	b	40b278 <ferror@plt+0x8828>
  40b264:	mov	w8, #0x10c                 	// #268
  40b268:	b	40b278 <ferror@plt+0x8828>
  40b26c:	mov	w8, #0x108                 	// #264
  40b270:	b	40ac94 <ferror@plt+0x8244>
  40b274:	mov	w8, #0x10e                 	// #270
  40b278:	adrp	x9, 429000 <memcpy@GLIBC_2.17>
  40b27c:	str	w8, [x9, #1352]
  40b280:	b	40ac94 <ferror@plt+0x8244>
  40b284:	mov	w8, #0x107                 	// #263
  40b288:	ldr	x11, [sp, #8]
  40b28c:	mov	x26, #0x6820                	// #26656
  40b290:	movk	x26, #0xffca, lsl #32
  40b294:	movk	x26, #0xfff, lsl #48
  40b298:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b29c:	mov	x27, x19
  40b2a0:	b	40ac98 <ferror@plt+0x8248>
  40b2a4:	mov	w8, #0x109                 	// #265
  40b2a8:	b	40b288 <ferror@plt+0x8838>
  40b2ac:	mov	w8, #0x3d                  	// #61
  40b2b0:	b	40b288 <ferror@plt+0x8838>
  40b2b4:	mov	w8, #0x3e                  	// #62
  40b2b8:	b	40b288 <ferror@plt+0x8838>
  40b2bc:	mov	w8, #0x3c                  	// #60
  40b2c0:	b	40b288 <ferror@plt+0x8838>
  40b2c4:	mov	w8, #0x10a                 	// #266
  40b2c8:	adrp	x9, 429000 <memcpy@GLIBC_2.17>
  40b2cc:	str	w8, [x9, #1352]
  40b2d0:	b	40b288 <ferror@plt+0x8838>
  40b2d4:	mov	x0, x25
  40b2d8:	bl	4033b4 <ferror@plt+0x964>
  40b2dc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40b2e0:	str	x0, [x8, #1688]
  40b2e4:	cbz	x0, 40b3f8 <ferror@plt+0x89a8>
  40b2e8:	mov	w8, #0x10d                 	// #269
  40b2ec:	b	40b288 <ferror@plt+0x8838>
  40b2f0:	sub	w8, w8, #0x105
  40b2f4:	cmp	w8, #0x2
  40b2f8:	cset	w1, cc  // cc = lo, ul, last
  40b2fc:	mov	x0, x25
  40b300:	bl	402c38 <ferror@plt+0x1e8>
  40b304:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40b308:	str	x0, [x8, #1688]
  40b30c:	cbz	x0, 40b414 <ferror@plt+0x89c4>
  40b310:	mov	w8, #0x102                 	// #258
  40b314:	b	40b288 <ferror@plt+0x8838>
  40b318:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40b31c:	mov	w19, #0x2                   	// #2
  40b320:	add	x2, x2, #0x5fa
  40b324:	b	40b344 <ferror@plt+0x88f4>
  40b328:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x7218>
  40b32c:	ldr	w8, [x9, #1680]
  40b330:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40b334:	mov	w19, #0x1                   	// #1
  40b338:	add	x2, x2, #0x5ed
  40b33c:	add	w8, w8, #0x1
  40b340:	str	w8, [x9, #1680]
  40b344:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b348:	ldr	x0, [x8, #3528]
  40b34c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b350:	add	x1, x1, #0x614
  40b354:	bl	402a10 <fprintf@plt>
  40b358:	b	40b360 <ferror@plt+0x8910>
  40b35c:	mov	w19, wzr
  40b360:	ldr	x25, [sp, #24]
  40b364:	sub	x8, x29, #0xd0
  40b368:	cmp	x25, x8
  40b36c:	b.eq	40b378 <ferror@plt+0x8928>  // b.none
  40b370:	mov	x0, x25
  40b374:	bl	4027a0 <free@plt>
  40b378:	mov	w0, w19
  40b37c:	add	sp, sp, #0x730
  40b380:	ldp	x20, x19, [sp, #80]
  40b384:	ldp	x22, x21, [sp, #64]
  40b388:	ldp	x24, x23, [sp, #48]
  40b38c:	ldp	x26, x25, [sp, #32]
  40b390:	ldp	x28, x27, [sp, #16]
  40b394:	ldp	x29, x30, [sp], #96
  40b398:	ret
  40b39c:	mov	w19, #0x1                   	// #1
  40b3a0:	b	40b370 <ferror@plt+0x8920>
  40b3a4:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b3a8:	ldr	x3, [x8, #3528]
  40b3ac:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40b3b0:	add	x0, x0, #0x644
  40b3b4:	mov	w1, #0xd                   	// #13
  40b3b8:	b	40b3d0 <ferror@plt+0x8980>
  40b3bc:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b3c0:	ldr	x3, [x8, #3528]
  40b3c4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40b3c8:	add	x0, x0, #0x652
  40b3cc:	mov	w1, #0x18                  	// #24
  40b3d0:	mov	w2, #0x1                   	// #1
  40b3d4:	bl	402810 <fwrite@plt>
  40b3d8:	mov	w0, #0xffffffff            	// #-1
  40b3dc:	bl	402380 <exit@plt>
  40b3e0:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b3e4:	ldr	x3, [x8, #3528]
  40b3e8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40b3ec:	add	x0, x0, #0x6bf
  40b3f0:	mov	w1, #0x15                  	// #21
  40b3f4:	b	40b428 <ferror@plt+0x89d8>
  40b3f8:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b3fc:	ldr	x0, [x8, #3528]
  40b400:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b404:	add	x1, x1, #0x6d5
  40b408:	mov	x2, x25
  40b40c:	bl	402a10 <fprintf@plt>
  40b410:	b	40b430 <ferror@plt+0x89e0>
  40b414:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b418:	ldr	x3, [x8, #3528]
  40b41c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40b420:	add	x0, x0, #0x6ec
  40b424:	mov	w1, #0x1e                  	// #30
  40b428:	mov	w2, #0x1                   	// #1
  40b42c:	bl	402810 <fwrite@plt>
  40b430:	mov	w0, #0x1                   	// #1
  40b434:	bl	402380 <exit@plt>
  40b438:	stp	x29, x30, [sp, #-32]!
  40b43c:	stp	x20, x19, [sp, #16]
  40b440:	mov	w20, w0
  40b444:	mov	w0, #0x18                  	// #24
  40b448:	mov	x29, sp
  40b44c:	mov	x19, x1
  40b450:	bl	402530 <malloc@plt>
  40b454:	cbz	x0, 40b46c <ferror@plt+0x8a1c>
  40b458:	str	w20, [x0]
  40b45c:	stp	xzr, x19, [x0, #8]
  40b460:	ldp	x20, x19, [sp, #16]
  40b464:	ldp	x29, x30, [sp], #32
  40b468:	ret
  40b46c:	bl	4026b0 <abort@plt>
  40b470:	stp	x29, x30, [sp, #-16]!
  40b474:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b478:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b47c:	adrp	x10, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b480:	adrp	x11, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40b484:	mov	x29, sp
  40b488:	str	w1, [x8, #1904]
  40b48c:	str	x2, [x9, #1912]
  40b490:	str	x3, [x10, #1920]
  40b494:	str	x0, [x11, #1896]
  40b498:	bl	40a9b0 <ferror@plt+0x7f60>
  40b49c:	cbnz	w0, 40b4a8 <ferror@plt+0x8a58>
  40b4a0:	ldp	x29, x30, [sp], #16
  40b4a4:	ret
  40b4a8:	adrp	x8, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b4ac:	ldr	x3, [x8, #3528]
  40b4b0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40b4b4:	add	x0, x0, #0x60b
  40b4b8:	mov	w1, #0x8                   	// #8
  40b4bc:	mov	w2, #0x1                   	// #1
  40b4c0:	bl	402810 <fwrite@plt>
  40b4c4:	mov	w0, #0xffffffff            	// #-1
  40b4c8:	b	40b4a0 <ferror@plt+0x8a50>
  40b4cc:	sub	sp, sp, #0x110
  40b4d0:	stp	x20, x19, [sp, #256]
  40b4d4:	mov	x19, x2
  40b4d8:	mov	x20, x1
  40b4dc:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40b4e0:	mov	x3, x0
  40b4e4:	add	x2, x2, #0x72e
  40b4e8:	add	x0, sp, #0x60
  40b4ec:	mov	w1, #0x80                  	// #128
  40b4f0:	mov	x4, x20
  40b4f4:	stp	x29, x30, [sp, #224]
  40b4f8:	stp	x28, x21, [sp, #240]
  40b4fc:	add	x29, sp, #0xe0
  40b500:	bl	4024c0 <snprintf@plt>
  40b504:	cmp	w0, #0x1
  40b508:	b.lt	40b5b4 <ferror@plt+0x8b64>  // b.tstop
  40b50c:	cmp	w0, #0x80
  40b510:	b.cs	40b5b4 <ferror@plt+0x8b64>  // b.hs, b.nlast
  40b514:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40b518:	add	x1, x1, #0x1c4
  40b51c:	add	x0, sp, #0x60
  40b520:	bl	402880 <fopen64@plt>
  40b524:	cbz	x0, 40b5d8 <ferror@plt+0x8b88>
  40b528:	mov	x21, x0
  40b52c:	add	x0, sp, #0x10
  40b530:	mov	w1, #0x50                  	// #80
  40b534:	mov	x2, x21
  40b538:	bl	402a20 <fgets@plt>
  40b53c:	cbz	x0, 40b60c <ferror@plt+0x8bbc>
  40b540:	add	x0, sp, #0x10
  40b544:	mov	w1, #0xa                   	// #10
  40b548:	add	x20, sp, #0x10
  40b54c:	bl	4027f0 <strchr@plt>
  40b550:	cbz	x0, 40b558 <ferror@plt+0x8b08>
  40b554:	strb	wzr, [x0]
  40b558:	mov	x0, x21
  40b55c:	bl	402500 <fclose@plt>
  40b560:	add	x0, sp, #0x10
  40b564:	add	x1, sp, #0x8
  40b568:	mov	w2, wzr
  40b56c:	bl	402740 <strtol@plt>
  40b570:	ldr	x8, [sp, #8]
  40b574:	cmp	x20, x8
  40b578:	b.eq	40b638 <ferror@plt+0x8be8>  // b.none
  40b57c:	ldrb	w8, [x8]
  40b580:	cbnz	w8, 40b638 <ferror@plt+0x8be8>
  40b584:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  40b588:	add	x8, x0, x8
  40b58c:	mov	x20, x0
  40b590:	cmp	x8, #0x1
  40b594:	b.hi	40b5a8 <ferror@plt+0x8b58>  // b.pmore
  40b598:	bl	4029c0 <__errno_location@plt>
  40b59c:	ldr	w8, [x0]
  40b5a0:	cmp	w8, #0x22
  40b5a4:	b.eq	40b658 <ferror@plt+0x8c08>  // b.none
  40b5a8:	mov	w0, wzr
  40b5ac:	str	x20, [x19]
  40b5b0:	b	40b6a4 <ferror@plt+0x8c54>
  40b5b4:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40b5b8:	ldr	x8, [x8, #3984]
  40b5bc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40b5c0:	add	x0, x0, #0x743
  40b5c4:	mov	w1, #0x26                  	// #38
  40b5c8:	ldr	x3, [x8]
  40b5cc:	mov	w2, #0x1                   	// #1
  40b5d0:	bl	402810 <fwrite@plt>
  40b5d4:	b	40b6a0 <ferror@plt+0x8c50>
  40b5d8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40b5dc:	ldr	x8, [x8, #3984]
  40b5e0:	ldr	x19, [x8]
  40b5e4:	bl	4029c0 <__errno_location@plt>
  40b5e8:	ldr	w0, [x0]
  40b5ec:	bl	402660 <strerror@plt>
  40b5f0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b5f4:	mov	x3, x0
  40b5f8:	add	x1, x1, #0x76a
  40b5fc:	add	x2, sp, #0x60
  40b600:	mov	x0, x19
  40b604:	bl	402a10 <fprintf@plt>
  40b608:	b	40b6a0 <ferror@plt+0x8c50>
  40b60c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40b610:	ldr	x8, [x8, #3984]
  40b614:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b618:	add	x1, x1, #0x778
  40b61c:	add	x3, sp, #0x60
  40b620:	ldr	x0, [x8]
  40b624:	mov	x2, x20
  40b628:	bl	402a10 <fprintf@plt>
  40b62c:	mov	x0, x21
  40b630:	bl	402500 <fclose@plt>
  40b634:	b	40b684 <ferror@plt+0x8c34>
  40b638:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40b63c:	ldr	x8, [x8, #3984]
  40b640:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b644:	add	x1, x1, #0x7a7
  40b648:	add	x2, sp, #0x10
  40b64c:	ldr	x0, [x8]
  40b650:	add	x3, sp, #0x60
  40b654:	b	40b680 <ferror@plt+0x8c30>
  40b658:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40b65c:	ldr	x8, [x8, #3984]
  40b660:	mov	w0, #0x22                  	// #34
  40b664:	ldr	x19, [x8]
  40b668:	bl	402660 <strerror@plt>
  40b66c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b670:	mov	x3, x0
  40b674:	add	x1, x1, #0x7ce
  40b678:	add	x2, sp, #0x60
  40b67c:	mov	x0, x19
  40b680:	bl	402a10 <fprintf@plt>
  40b684:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40b688:	ldr	x8, [x8, #3984]
  40b68c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b690:	add	x1, x1, #0x7dc
  40b694:	add	x2, sp, #0x60
  40b698:	ldr	x0, [x8]
  40b69c:	bl	402a10 <fprintf@plt>
  40b6a0:	mov	w0, #0xffffffff            	// #-1
  40b6a4:	ldp	x20, x19, [sp, #256]
  40b6a8:	ldp	x28, x21, [sp, #240]
  40b6ac:	ldp	x29, x30, [sp, #224]
  40b6b0:	add	sp, sp, #0x110
  40b6b4:	ret
  40b6b8:	sub	w8, w0, #0x41
  40b6bc:	and	w8, w8, #0xff
  40b6c0:	cmp	w8, #0x6
  40b6c4:	and	w8, w0, #0xff
  40b6c8:	b.cs	40b6d4 <ferror@plt+0x8c84>  // b.hs, b.nlast
  40b6cc:	mov	w9, #0xffffffc9            	// #-55
  40b6d0:	b	40b6e8 <ferror@plt+0x8c98>
  40b6d4:	sub	w9, w0, #0x61
  40b6d8:	and	w9, w9, #0xff
  40b6dc:	cmp	w9, #0x6
  40b6e0:	b.cs	40b6f0 <ferror@plt+0x8ca0>  // b.hs, b.nlast
  40b6e4:	mov	w9, #0xffffffa9            	// #-87
  40b6e8:	add	w0, w9, w8
  40b6ec:	ret
  40b6f0:	sub	w9, w0, #0x30
  40b6f4:	and	w9, w9, #0xff
  40b6f8:	sub	w8, w8, #0x30
  40b6fc:	cmp	w9, #0xa
  40b700:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  40b704:	ret
  40b708:	sub	sp, sp, #0x30
  40b70c:	stp	x29, x30, [sp, #16]
  40b710:	stp	x20, x19, [sp, #32]
  40b714:	add	x29, sp, #0x10
  40b718:	cbz	x1, 40b758 <ferror@plt+0x8d08>
  40b71c:	ldrb	w8, [x1]
  40b720:	mov	x20, x1
  40b724:	cbz	w8, 40b758 <ferror@plt+0x8d08>
  40b728:	mov	x19, x0
  40b72c:	add	x1, sp, #0x8
  40b730:	mov	x0, x20
  40b734:	bl	402740 <strtol@plt>
  40b738:	ldr	x9, [sp, #8]
  40b73c:	mov	x8, x0
  40b740:	mov	w0, #0xffffffff            	// #-1
  40b744:	cbz	x9, 40b75c <ferror@plt+0x8d0c>
  40b748:	cmp	x9, x20
  40b74c:	b.eq	40b75c <ferror@plt+0x8d0c>  // b.none
  40b750:	ldrb	w9, [x9]
  40b754:	cbz	w9, 40b76c <ferror@plt+0x8d1c>
  40b758:	mov	w0, #0xffffffff            	// #-1
  40b75c:	ldp	x20, x19, [sp, #32]
  40b760:	ldp	x29, x30, [sp, #16]
  40b764:	add	sp, sp, #0x30
  40b768:	ret
  40b76c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40b770:	add	x9, x8, x9
  40b774:	cmp	x9, #0x2
  40b778:	mov	w0, #0xffffffff            	// #-1
  40b77c:	b.cc	40b75c <ferror@plt+0x8d0c>  // b.lo, b.ul, b.last
  40b780:	mov	w9, #0x80000000            	// #-2147483648
  40b784:	add	x9, x8, x9
  40b788:	lsr	x9, x9, #32
  40b78c:	cbnz	x9, 40b75c <ferror@plt+0x8d0c>
  40b790:	mov	w0, wzr
  40b794:	str	w8, [x19]
  40b798:	b	40b75c <ferror@plt+0x8d0c>
  40b79c:	rev	w8, w0
  40b7a0:	neg	w9, w8
  40b7a4:	bics	wzr, w9, w8
  40b7a8:	b.eq	40b7b4 <ferror@plt+0x8d64>  // b.none
  40b7ac:	mov	w0, #0xffffffff            	// #-1
  40b7b0:	ret
  40b7b4:	cbz	w0, 40b7c8 <ferror@plt+0x8d78>
  40b7b8:	mov	w0, wzr
  40b7bc:	lsl	w8, w8, #1
  40b7c0:	add	w0, w0, #0x1
  40b7c4:	cbnz	w8, 40b7bc <ferror@plt+0x8d6c>
  40b7c8:	ret
  40b7cc:	sub	sp, sp, #0x30
  40b7d0:	stp	x29, x30, [sp, #16]
  40b7d4:	stp	x20, x19, [sp, #32]
  40b7d8:	add	x29, sp, #0x10
  40b7dc:	cbz	x1, 40b834 <ferror@plt+0x8de4>
  40b7e0:	ldrb	w8, [x1]
  40b7e4:	mov	x20, x1
  40b7e8:	cbz	w8, 40b834 <ferror@plt+0x8de4>
  40b7ec:	mov	x19, x0
  40b7f0:	add	x1, sp, #0x8
  40b7f4:	mov	x0, x20
  40b7f8:	bl	402350 <strtoul@plt>
  40b7fc:	ldr	x9, [sp, #8]
  40b800:	mov	x8, x0
  40b804:	mov	w0, #0xffffffff            	// #-1
  40b808:	cbz	x9, 40b838 <ferror@plt+0x8de8>
  40b80c:	cmp	x9, x20
  40b810:	b.eq	40b838 <ferror@plt+0x8de8>  // b.none
  40b814:	ldrb	w9, [x9]
  40b818:	mov	w0, #0xffffffff            	// #-1
  40b81c:	cbnz	w9, 40b838 <ferror@plt+0x8de8>
  40b820:	lsr	x9, x8, #32
  40b824:	cbnz	x9, 40b838 <ferror@plt+0x8de8>
  40b828:	mov	w0, wzr
  40b82c:	str	w8, [x19]
  40b830:	b	40b838 <ferror@plt+0x8de8>
  40b834:	mov	w0, #0xffffffff            	// #-1
  40b838:	ldp	x20, x19, [sp, #32]
  40b83c:	ldp	x29, x30, [sp, #16]
  40b840:	add	sp, sp, #0x30
  40b844:	ret
  40b848:	sub	sp, sp, #0x50
  40b84c:	stp	x22, x21, [sp, #48]
  40b850:	mov	x22, x1
  40b854:	stp	x20, x19, [sp, #64]
  40b858:	mov	x19, x0
  40b85c:	mov	w1, #0x2e                  	// #46
  40b860:	mov	x0, x22
  40b864:	str	d8, [sp, #16]
  40b868:	stp	x29, x30, [sp, #24]
  40b86c:	str	x23, [sp, #40]
  40b870:	add	x29, sp, #0x10
  40b874:	mov	x21, x2
  40b878:	bl	4027f0 <strchr@plt>
  40b87c:	add	x1, sp, #0x8
  40b880:	cbz	x0, 40b8d8 <ferror@plt+0x8e88>
  40b884:	mov	x0, x22
  40b888:	bl	4023e0 <strtod@plt>
  40b88c:	fcmp	d0, #0.0
  40b890:	b.mi	40b9ac <ferror@plt+0x8f5c>  // b.first
  40b894:	ldr	x20, [sp, #8]
  40b898:	mov	w0, #0xffffffff            	// #-1
  40b89c:	cbz	x20, 40b9dc <ferror@plt+0x8f8c>
  40b8a0:	cmp	x20, x22
  40b8a4:	b.eq	40b9dc <ferror@plt+0x8f8c>  // b.none
  40b8a8:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40b8ac:	mov	v8.16b, v0.16b
  40b8b0:	fmov	d0, x8
  40b8b4:	fcmp	d8, d0
  40b8b8:	b.ne	40b918 <ferror@plt+0x8ec8>  // b.any
  40b8bc:	bl	4029c0 <__errno_location@plt>
  40b8c0:	ldr	w8, [x0]
  40b8c4:	cmp	w8, #0x22
  40b8c8:	b.eq	40b9ac <ferror@plt+0x8f5c>  // b.none
  40b8cc:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40b8d0:	fmov	d8, x8
  40b8d4:	b	40b918 <ferror@plt+0x8ec8>
  40b8d8:	mov	x0, x22
  40b8dc:	mov	w2, wzr
  40b8e0:	bl	402350 <strtoul@plt>
  40b8e4:	ldr	x20, [sp, #8]
  40b8e8:	mov	x23, x0
  40b8ec:	mov	w0, #0xffffffff            	// #-1
  40b8f0:	cbz	x20, 40b9dc <ferror@plt+0x8f8c>
  40b8f4:	cmp	x20, x22
  40b8f8:	b.eq	40b9dc <ferror@plt+0x8f8c>  // b.none
  40b8fc:	cmn	x23, #0x1
  40b900:	b.ne	40b914 <ferror@plt+0x8ec4>  // b.any
  40b904:	bl	4029c0 <__errno_location@plt>
  40b908:	ldr	w8, [x0]
  40b90c:	cmp	w8, #0x22
  40b910:	b.eq	40b9ac <ferror@plt+0x8f5c>  // b.none
  40b914:	ucvtf	d8, x23
  40b918:	cmp	x20, x22
  40b91c:	b.eq	40b9ac <ferror@plt+0x8f5c>  // b.none
  40b920:	mov	w8, #0x1                   	// #1
  40b924:	str	w8, [x21]
  40b928:	ldrb	w8, [x20]
  40b92c:	cbz	w8, 40b9c0 <ferror@plt+0x8f70>
  40b930:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40b934:	add	x1, x1, #0x6fa
  40b938:	mov	x0, x20
  40b93c:	str	wzr, [x21]
  40b940:	bl	402610 <strcasecmp@plt>
  40b944:	cbz	w0, 40b9b4 <ferror@plt+0x8f64>
  40b948:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b94c:	add	x1, x1, #0x7f1
  40b950:	mov	x0, x20
  40b954:	bl	402610 <strcasecmp@plt>
  40b958:	cbz	w0, 40b9b4 <ferror@plt+0x8f64>
  40b95c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b960:	add	x1, x1, #0x7f6
  40b964:	mov	x0, x20
  40b968:	bl	402610 <strcasecmp@plt>
  40b96c:	cbz	w0, 40b9b4 <ferror@plt+0x8f64>
  40b970:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40b974:	add	x1, x1, #0x836
  40b978:	mov	x0, x20
  40b97c:	bl	402610 <strcasecmp@plt>
  40b980:	cbz	w0, 40b9c0 <ferror@plt+0x8f70>
  40b984:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b988:	add	x1, x1, #0x7f0
  40b98c:	mov	x0, x20
  40b990:	bl	402610 <strcasecmp@plt>
  40b994:	cbz	w0, 40b9c0 <ferror@plt+0x8f70>
  40b998:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b99c:	add	x1, x1, #0x7f5
  40b9a0:	mov	x0, x20
  40b9a4:	bl	402610 <strcasecmp@plt>
  40b9a8:	cbz	w0, 40b9c0 <ferror@plt+0x8f70>
  40b9ac:	mov	w0, #0xffffffff            	// #-1
  40b9b0:	b	40b9dc <ferror@plt+0x8f8c>
  40b9b4:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40b9b8:	ldr	d0, [x8, #3032]
  40b9bc:	fmul	d8, d8, d0
  40b9c0:	fcvtzu	w8, d8
  40b9c4:	ucvtf	d0, w8
  40b9c8:	fcmp	d8, d0
  40b9cc:	cset	w9, gt
  40b9d0:	mov	w0, wzr
  40b9d4:	add	w8, w9, w8
  40b9d8:	str	w8, [x19]
  40b9dc:	ldp	x20, x19, [sp, #64]
  40b9e0:	ldp	x22, x21, [sp, #48]
  40b9e4:	ldr	x23, [sp, #40]
  40b9e8:	ldp	x29, x30, [sp, #24]
  40b9ec:	ldr	d8, [sp, #16]
  40b9f0:	add	sp, sp, #0x50
  40b9f4:	ret
  40b9f8:	stp	x29, x30, [sp, #-48]!
  40b9fc:	str	x21, [sp, #16]
  40ba00:	stp	x20, x19, [sp, #32]
  40ba04:	mov	x29, sp
  40ba08:	cbz	x1, 40ba48 <ferror@plt+0x8ff8>
  40ba0c:	ldrb	w8, [x1]
  40ba10:	mov	x21, x1
  40ba14:	cbz	w8, 40ba48 <ferror@plt+0x8ff8>
  40ba18:	mov	x19, x0
  40ba1c:	add	x1, x29, #0x18
  40ba20:	mov	x0, x21
  40ba24:	bl	402800 <strtoull@plt>
  40ba28:	ldr	x8, [x29, #24]
  40ba2c:	mov	x20, x0
  40ba30:	mov	w0, #0xffffffff            	// #-1
  40ba34:	cbz	x8, 40ba4c <ferror@plt+0x8ffc>
  40ba38:	cmp	x8, x21
  40ba3c:	b.eq	40ba4c <ferror@plt+0x8ffc>  // b.none
  40ba40:	ldrb	w8, [x8]
  40ba44:	cbz	w8, 40ba5c <ferror@plt+0x900c>
  40ba48:	mov	w0, #0xffffffff            	// #-1
  40ba4c:	ldp	x20, x19, [sp, #32]
  40ba50:	ldr	x21, [sp, #16]
  40ba54:	ldp	x29, x30, [sp], #48
  40ba58:	ret
  40ba5c:	cmn	x20, #0x1
  40ba60:	b.ne	40ba74 <ferror@plt+0x9024>  // b.any
  40ba64:	bl	4029c0 <__errno_location@plt>
  40ba68:	ldr	w8, [x0]
  40ba6c:	cmp	w8, #0x22
  40ba70:	b.eq	40ba48 <ferror@plt+0x8ff8>  // b.none
  40ba74:	mov	w0, wzr
  40ba78:	str	x20, [x19]
  40ba7c:	b	40ba4c <ferror@plt+0x8ffc>
  40ba80:	sub	sp, sp, #0x30
  40ba84:	stp	x29, x30, [sp, #16]
  40ba88:	stp	x20, x19, [sp, #32]
  40ba8c:	add	x29, sp, #0x10
  40ba90:	cbz	x1, 40bae8 <ferror@plt+0x9098>
  40ba94:	ldrb	w8, [x1]
  40ba98:	mov	x20, x1
  40ba9c:	cbz	w8, 40bae8 <ferror@plt+0x9098>
  40baa0:	mov	x19, x0
  40baa4:	add	x1, sp, #0x8
  40baa8:	mov	x0, x20
  40baac:	bl	402350 <strtoul@plt>
  40bab0:	ldr	x9, [sp, #8]
  40bab4:	mov	x8, x0
  40bab8:	mov	w0, #0xffffffff            	// #-1
  40babc:	cbz	x9, 40baec <ferror@plt+0x909c>
  40bac0:	cmp	x9, x20
  40bac4:	b.eq	40baec <ferror@plt+0x909c>  // b.none
  40bac8:	ldrb	w9, [x9]
  40bacc:	mov	w0, #0xffffffff            	// #-1
  40bad0:	cbnz	w9, 40baec <ferror@plt+0x909c>
  40bad4:	lsr	x9, x8, #32
  40bad8:	cbnz	x9, 40baec <ferror@plt+0x909c>
  40badc:	mov	w0, wzr
  40bae0:	str	w8, [x19]
  40bae4:	b	40baec <ferror@plt+0x909c>
  40bae8:	mov	w0, #0xffffffff            	// #-1
  40baec:	ldp	x20, x19, [sp, #32]
  40baf0:	ldp	x29, x30, [sp, #16]
  40baf4:	add	sp, sp, #0x30
  40baf8:	ret
  40bafc:	sub	sp, sp, #0x30
  40bb00:	stp	x29, x30, [sp, #16]
  40bb04:	stp	x20, x19, [sp, #32]
  40bb08:	add	x29, sp, #0x10
  40bb0c:	cbz	x1, 40bb64 <ferror@plt+0x9114>
  40bb10:	ldrb	w8, [x1]
  40bb14:	mov	x20, x1
  40bb18:	cbz	w8, 40bb64 <ferror@plt+0x9114>
  40bb1c:	mov	x19, x0
  40bb20:	add	x1, sp, #0x8
  40bb24:	mov	x0, x20
  40bb28:	bl	402350 <strtoul@plt>
  40bb2c:	ldr	x9, [sp, #8]
  40bb30:	mov	x8, x0
  40bb34:	mov	w0, #0xffffffff            	// #-1
  40bb38:	cbz	x9, 40bb68 <ferror@plt+0x9118>
  40bb3c:	cmp	x9, x20
  40bb40:	b.eq	40bb68 <ferror@plt+0x9118>  // b.none
  40bb44:	ldrb	w9, [x9]
  40bb48:	mov	w0, #0xffffffff            	// #-1
  40bb4c:	cbnz	w9, 40bb68 <ferror@plt+0x9118>
  40bb50:	lsr	x9, x8, #16
  40bb54:	cbnz	x9, 40bb68 <ferror@plt+0x9118>
  40bb58:	mov	w0, wzr
  40bb5c:	strh	w8, [x19]
  40bb60:	b	40bb68 <ferror@plt+0x9118>
  40bb64:	mov	w0, #0xffffffff            	// #-1
  40bb68:	ldp	x20, x19, [sp, #32]
  40bb6c:	ldp	x29, x30, [sp, #16]
  40bb70:	add	sp, sp, #0x30
  40bb74:	ret
  40bb78:	sub	sp, sp, #0x30
  40bb7c:	stp	x29, x30, [sp, #16]
  40bb80:	stp	x20, x19, [sp, #32]
  40bb84:	add	x29, sp, #0x10
  40bb88:	cbz	x1, 40bbe0 <ferror@plt+0x9190>
  40bb8c:	ldrb	w8, [x1]
  40bb90:	mov	x20, x1
  40bb94:	cbz	w8, 40bbe0 <ferror@plt+0x9190>
  40bb98:	mov	x19, x0
  40bb9c:	add	x1, sp, #0x8
  40bba0:	mov	x0, x20
  40bba4:	bl	402350 <strtoul@plt>
  40bba8:	ldr	x9, [sp, #8]
  40bbac:	mov	x8, x0
  40bbb0:	mov	w0, #0xffffffff            	// #-1
  40bbb4:	cbz	x9, 40bbe4 <ferror@plt+0x9194>
  40bbb8:	cmp	x9, x20
  40bbbc:	b.eq	40bbe4 <ferror@plt+0x9194>  // b.none
  40bbc0:	ldrb	w9, [x9]
  40bbc4:	mov	w0, #0xffffffff            	// #-1
  40bbc8:	cbnz	w9, 40bbe4 <ferror@plt+0x9194>
  40bbcc:	cmp	x8, #0xff
  40bbd0:	b.hi	40bbe4 <ferror@plt+0x9194>  // b.pmore
  40bbd4:	mov	w0, wzr
  40bbd8:	strb	w8, [x19]
  40bbdc:	b	40bbe4 <ferror@plt+0x9194>
  40bbe0:	mov	w0, #0xffffffff            	// #-1
  40bbe4:	ldp	x20, x19, [sp, #32]
  40bbe8:	ldp	x29, x30, [sp, #16]
  40bbec:	add	sp, sp, #0x30
  40bbf0:	ret
  40bbf4:	sub	sp, sp, #0x40
  40bbf8:	stp	x29, x30, [sp, #16]
  40bbfc:	stp	x22, x21, [sp, #32]
  40bc00:	stp	x20, x19, [sp, #48]
  40bc04:	add	x29, sp, #0x10
  40bc08:	mov	w22, w2
  40bc0c:	mov	x21, x1
  40bc10:	mov	x19, x0
  40bc14:	bl	4029c0 <__errno_location@plt>
  40bc18:	str	wzr, [x0]
  40bc1c:	cbz	x21, 40bc5c <ferror@plt+0x920c>
  40bc20:	ldrb	w8, [x21]
  40bc24:	cbz	w8, 40bc5c <ferror@plt+0x920c>
  40bc28:	mov	x20, x0
  40bc2c:	add	x1, sp, #0x8
  40bc30:	mov	x0, x21
  40bc34:	mov	w2, w22
  40bc38:	bl	4023c0 <strtoll@plt>
  40bc3c:	ldr	x9, [sp, #8]
  40bc40:	mov	x8, x0
  40bc44:	mov	w0, #0xffffffff            	// #-1
  40bc48:	cbz	x9, 40bc60 <ferror@plt+0x9210>
  40bc4c:	cmp	x9, x21
  40bc50:	b.eq	40bc60 <ferror@plt+0x9210>  // b.none
  40bc54:	ldrb	w9, [x9]
  40bc58:	cbz	w9, 40bc74 <ferror@plt+0x9224>
  40bc5c:	mov	w0, #0xffffffff            	// #-1
  40bc60:	ldp	x20, x19, [sp, #48]
  40bc64:	ldp	x22, x21, [sp, #32]
  40bc68:	ldp	x29, x30, [sp, #16]
  40bc6c:	add	sp, sp, #0x40
  40bc70:	ret
  40bc74:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40bc78:	add	x9, x8, x9
  40bc7c:	cmp	x9, #0x1
  40bc80:	b.hi	40bc90 <ferror@plt+0x9240>  // b.pmore
  40bc84:	ldr	w9, [x20]
  40bc88:	cmp	w9, #0x22
  40bc8c:	b.eq	40bc5c <ferror@plt+0x920c>  // b.none
  40bc90:	mov	w0, wzr
  40bc94:	str	x8, [x19]
  40bc98:	b	40bc60 <ferror@plt+0x9210>
  40bc9c:	stp	x29, x30, [sp, #-48]!
  40bca0:	str	x21, [sp, #16]
  40bca4:	stp	x20, x19, [sp, #32]
  40bca8:	mov	x29, sp
  40bcac:	mov	w21, w2
  40bcb0:	mov	x20, x1
  40bcb4:	mov	x19, x0
  40bcb8:	bl	4029c0 <__errno_location@plt>
  40bcbc:	str	wzr, [x0]
  40bcc0:	cbz	x20, 40bcfc <ferror@plt+0x92ac>
  40bcc4:	ldrb	w8, [x20]
  40bcc8:	cbz	w8, 40bcfc <ferror@plt+0x92ac>
  40bccc:	add	x1, x29, #0x18
  40bcd0:	mov	x0, x20
  40bcd4:	mov	w2, w21
  40bcd8:	bl	402740 <strtol@plt>
  40bcdc:	ldr	x9, [x29, #24]
  40bce0:	mov	x8, x0
  40bce4:	mov	w0, #0xffffffff            	// #-1
  40bce8:	cbz	x9, 40bd00 <ferror@plt+0x92b0>
  40bcec:	cmp	x9, x20
  40bcf0:	b.eq	40bd00 <ferror@plt+0x92b0>  // b.none
  40bcf4:	ldrb	w9, [x9]
  40bcf8:	cbz	w9, 40bd10 <ferror@plt+0x92c0>
  40bcfc:	mov	w0, #0xffffffff            	// #-1
  40bd00:	ldp	x20, x19, [sp, #32]
  40bd04:	ldr	x21, [sp, #16]
  40bd08:	ldp	x29, x30, [sp], #48
  40bd0c:	ret
  40bd10:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40bd14:	add	x9, x8, x9
  40bd18:	cmp	x9, #0x2
  40bd1c:	mov	w0, #0xffffffff            	// #-1
  40bd20:	b.cc	40bd00 <ferror@plt+0x92b0>  // b.lo, b.ul, b.last
  40bd24:	mov	w9, #0x80000000            	// #-2147483648
  40bd28:	add	x9, x8, x9
  40bd2c:	lsr	x9, x9, #32
  40bd30:	cbnz	x9, 40bd00 <ferror@plt+0x92b0>
  40bd34:	mov	w0, wzr
  40bd38:	str	w8, [x19]
  40bd3c:	b	40bd00 <ferror@plt+0x92b0>
  40bd40:	stp	x29, x30, [sp, #-32]!
  40bd44:	mov	x29, sp
  40bd48:	str	x19, [sp, #16]
  40bd4c:	mov	x19, x0
  40bd50:	add	x0, x29, #0x18
  40bd54:	bl	40b9f8 <ferror@plt+0x8fa8>
  40bd58:	cbnz	w0, 40bd70 <ferror@plt+0x9320>
  40bd5c:	ldp	w8, w9, [x29, #24]
  40bd60:	rev	w8, w8
  40bd64:	rev	w9, w9
  40bd68:	bfi	x9, x8, #32, #32
  40bd6c:	str	x9, [x19]
  40bd70:	ldr	x19, [sp, #16]
  40bd74:	ldp	x29, x30, [sp], #32
  40bd78:	ret
  40bd7c:	stp	x29, x30, [sp, #-32]!
  40bd80:	mov	x29, sp
  40bd84:	str	x19, [sp, #16]
  40bd88:	mov	x19, x0
  40bd8c:	add	x0, x29, #0x1c
  40bd90:	bl	40ba80 <ferror@plt+0x9030>
  40bd94:	cbnz	w0, 40bda4 <ferror@plt+0x9354>
  40bd98:	ldr	w8, [x29, #28]
  40bd9c:	rev	w8, w8
  40bda0:	str	w8, [x19]
  40bda4:	ldr	x19, [sp, #16]
  40bda8:	ldp	x29, x30, [sp], #32
  40bdac:	ret
  40bdb0:	stp	x29, x30, [sp, #-32]!
  40bdb4:	mov	x29, sp
  40bdb8:	str	x19, [sp, #16]
  40bdbc:	mov	x19, x0
  40bdc0:	add	x0, x29, #0x1c
  40bdc4:	bl	40bafc <ferror@plt+0x90ac>
  40bdc8:	cbnz	w0, 40bddc <ferror@plt+0x938c>
  40bdcc:	ldrh	w8, [x29, #28]
  40bdd0:	rev	w8, w8
  40bdd4:	lsr	w8, w8, #16
  40bdd8:	strh	w8, [x19]
  40bddc:	ldr	x19, [sp, #16]
  40bde0:	ldp	x29, x30, [sp], #32
  40bde4:	ret
  40bde8:	sub	sp, sp, #0x40
  40bdec:	stp	x20, x19, [sp, #48]
  40bdf0:	mov	x20, x1
  40bdf4:	mov	x19, x0
  40bdf8:	mov	x1, sp
  40bdfc:	mov	w2, #0x10                  	// #16
  40be00:	mov	x0, x20
  40be04:	stp	x29, x30, [sp, #16]
  40be08:	stp	x22, x21, [sp, #32]
  40be0c:	add	x29, sp, #0x10
  40be10:	bl	402350 <strtoul@plt>
  40be14:	lsr	x8, x0, #16
  40be18:	cbnz	x8, 40be80 <ferror@plt+0x9430>
  40be1c:	ldr	x8, [sp]
  40be20:	cmp	x8, x20
  40be24:	b.eq	40be80 <ferror@plt+0x9430>  // b.none
  40be28:	mov	x21, xzr
  40be2c:	add	x22, sp, #0x8
  40be30:	rev	w9, w0
  40be34:	lsr	w9, w9, #16
  40be38:	strh	w9, [x22, x21]
  40be3c:	ldrb	w9, [x8]
  40be40:	cbz	w9, 40be98 <ferror@plt+0x9448>
  40be44:	cmp	x21, #0x6
  40be48:	b.eq	40be80 <ferror@plt+0x9430>  // b.none
  40be4c:	cmp	w9, #0x3a
  40be50:	b.ne	40be80 <ferror@plt+0x9430>  // b.any
  40be54:	add	x20, x8, #0x1
  40be58:	mov	x1, sp
  40be5c:	mov	w2, #0x10                  	// #16
  40be60:	mov	x0, x20
  40be64:	bl	402350 <strtoul@plt>
  40be68:	lsr	x8, x0, #16
  40be6c:	cbnz	x8, 40be80 <ferror@plt+0x9430>
  40be70:	ldr	x8, [sp]
  40be74:	add	x21, x21, #0x2
  40be78:	cmp	x8, x20
  40be7c:	b.ne	40be30 <ferror@plt+0x93e0>  // b.any
  40be80:	mov	w0, #0xffffffff            	// #-1
  40be84:	ldp	x20, x19, [sp, #48]
  40be88:	ldp	x22, x21, [sp, #32]
  40be8c:	ldp	x29, x30, [sp, #16]
  40be90:	add	sp, sp, #0x40
  40be94:	ret
  40be98:	ldr	x8, [sp, #8]
  40be9c:	mov	w0, #0x1                   	// #1
  40bea0:	str	x8, [x19]
  40bea4:	b	40be84 <ferror@plt+0x9434>
  40bea8:	sub	sp, sp, #0x40
  40beac:	stp	x22, x21, [sp, #32]
  40beb0:	stp	x20, x19, [sp, #48]
  40beb4:	mov	w21, w2
  40beb8:	mov	x20, x1
  40bebc:	mov	w2, #0x108                 	// #264
  40bec0:	mov	w1, wzr
  40bec4:	stp	x29, x30, [sp, #16]
  40bec8:	add	x29, sp, #0x10
  40becc:	mov	x19, x0
  40bed0:	bl	4025b0 <memset@plt>
  40bed4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40bed8:	add	x1, x1, #0xb43
  40bedc:	mov	x0, x20
  40bee0:	bl	402720 <strcmp@plt>
  40bee4:	cbz	w0, 40bf60 <ferror@plt+0x9510>
  40bee8:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40beec:	add	x1, x1, #0x5cc
  40bef0:	mov	x0, x20
  40bef4:	bl	402720 <strcmp@plt>
  40bef8:	cbz	w0, 40bf44 <ferror@plt+0x94f4>
  40befc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40bf00:	add	x1, x1, #0xb4b
  40bf04:	mov	x0, x20
  40bf08:	bl	402720 <strcmp@plt>
  40bf0c:	cbz	w0, 40bf44 <ferror@plt+0x94f4>
  40bf10:	cmp	w21, #0x11
  40bf14:	b.ne	40bfa4 <ferror@plt+0x9554>  // b.any
  40bf18:	add	x0, x19, #0x8
  40bf1c:	mov	w1, #0x100                 	// #256
  40bf20:	mov	x2, x20
  40bf24:	bl	40fc14 <ferror@plt+0xd1c4>
  40bf28:	tbnz	w0, #31, 40bf6c <ferror@plt+0x951c>
  40bf2c:	mov	w8, #0x11                  	// #17
  40bf30:	lsl	w9, w0, #3
  40bf34:	strh	w0, [x19, #2]
  40bf38:	strh	w8, [x19, #6]
  40bf3c:	strh	w9, [x19, #4]
  40bf40:	b	40c088 <ferror@plt+0x9638>
  40bf44:	orr	w8, w21, #0x10
  40bf48:	cmp	w8, #0x1c
  40bf4c:	b.eq	40bf6c <ferror@plt+0x951c>  // b.none
  40bf50:	strh	w21, [x19, #6]
  40bf54:	mov	w8, #0xfffe0000            	// #-131072
  40bf58:	stur	w8, [x19, #2]
  40bf5c:	b	40c088 <ferror@plt+0x9638>
  40bf60:	orr	w8, w21, #0x10
  40bf64:	cmp	w8, #0x1c
  40bf68:	b.ne	40bf74 <ferror@plt+0x9524>  // b.any
  40bf6c:	mov	w0, #0xffffffff            	// #-1
  40bf70:	b	40c094 <ferror@plt+0x9644>
  40bf74:	and	w8, w21, #0xffff
  40bf78:	cmp	w8, #0x9
  40bf7c:	strh	w21, [x19, #6]
  40bf80:	b.le	40bfe8 <ferror@plt+0x9598>
  40bf84:	cmp	w8, #0xa
  40bf88:	b.eq	40c060 <ferror@plt+0x9610>  // b.none
  40bf8c:	cmp	w8, #0xc
  40bf90:	b.eq	40bf9c <ferror@plt+0x954c>  // b.none
  40bf94:	cmp	w8, #0x1c
  40bf98:	b.ne	40c070 <ferror@plt+0x9620>  // b.any
  40bf9c:	mov	w8, #0x2                   	// #2
  40bfa0:	b	40c074 <ferror@plt+0x9624>
  40bfa4:	mov	w1, #0x3a                  	// #58
  40bfa8:	mov	x0, x20
  40bfac:	bl	4027f0 <strchr@plt>
  40bfb0:	cbz	x0, 40c000 <ferror@plt+0x95b0>
  40bfb4:	mov	w8, #0xa                   	// #10
  40bfb8:	cmp	w21, #0xa
  40bfbc:	strh	w8, [x19, #6]
  40bfc0:	b.eq	40bfc8 <ferror@plt+0x9578>  // b.none
  40bfc4:	cbnz	w21, 40bf6c <ferror@plt+0x951c>
  40bfc8:	add	x2, x19, #0x8
  40bfcc:	mov	w0, #0xa                   	// #10
  40bfd0:	mov	x1, x20
  40bfd4:	bl	4027b0 <inet_pton@plt>
  40bfd8:	cmp	w0, #0x1
  40bfdc:	b.lt	40bf6c <ferror@plt+0x951c>  // b.tstop
  40bfe0:	mov	w8, #0xffff0010            	// #-65520
  40bfe4:	b	40bf58 <ferror@plt+0x9508>
  40bfe8:	cmp	w8, #0x2
  40bfec:	b.eq	40c068 <ferror@plt+0x9618>  // b.none
  40bff0:	cmp	w8, #0x4
  40bff4:	b.ne	40c070 <ferror@plt+0x9620>  // b.any
  40bff8:	mov	w8, #0xa                   	// #10
  40bffc:	b	40c074 <ferror@plt+0x9624>
  40c000:	cmp	w21, #0x1c
  40c004:	b.ne	40c0a8 <ferror@plt+0x9658>  // b.any
  40c008:	add	x21, x19, #0x8
  40c00c:	mov	w8, #0x1c                  	// #28
  40c010:	mov	w0, #0x1c                  	// #28
  40c014:	mov	w3, #0x100                 	// #256
  40c018:	mov	x1, x20
  40c01c:	mov	x2, x21
  40c020:	strh	w8, [x19, #6]
  40c024:	bl	410fd4 <ferror@plt+0xe584>
  40c028:	cmp	w0, #0x1
  40c02c:	b.lt	40bf6c <ferror@plt+0x951c>  // b.tstop
  40c030:	mov	w9, #0x4                   	// #4
  40c034:	mov	x8, xzr
  40c038:	movk	w9, #0x14, lsl #16
  40c03c:	stur	w9, [x19, #2]
  40c040:	cmp	x8, #0x40
  40c044:	b.eq	40c088 <ferror@plt+0x9638>  // b.none
  40c048:	ldr	w9, [x21, x8, lsl #2]
  40c04c:	add	x8, x8, #0x1
  40c050:	tbz	w9, #16, 40c040 <ferror@plt+0x95f0>
  40c054:	lsl	w8, w8, #2
  40c058:	strh	w8, [x19, #2]
  40c05c:	b	40c088 <ferror@plt+0x9638>
  40c060:	mov	w8, #0x10                  	// #16
  40c064:	b	40c074 <ferror@plt+0x9624>
  40c068:	mov	w8, #0x4                   	// #4
  40c06c:	b	40c074 <ferror@plt+0x9624>
  40c070:	mov	w8, wzr
  40c074:	strh	w8, [x19, #2]
  40c078:	mov	w8, #0xfffe                	// #65534
  40c07c:	mov	w9, #0x1                   	// #1
  40c080:	strh	w8, [x19, #4]
  40c084:	strh	w9, [x19]
  40c088:	mov	x0, x19
  40c08c:	bl	40c138 <ferror@plt+0x96e8>
  40c090:	mov	w0, wzr
  40c094:	ldp	x20, x19, [sp, #48]
  40c098:	ldp	x22, x21, [sp, #32]
  40c09c:	ldp	x29, x30, [sp, #16]
  40c0a0:	add	sp, sp, #0x40
  40c0a4:	ret
  40c0a8:	mov	w8, #0x2                   	// #2
  40c0ac:	tst	w21, #0xfffffffd
  40c0b0:	strh	w8, [x19, #6]
  40c0b4:	b.ne	40bf6c <ferror@plt+0x951c>  // b.any
  40c0b8:	add	x1, sp, #0x8
  40c0bc:	mov	x0, x20
  40c0c0:	mov	w2, wzr
  40c0c4:	bl	402350 <strtoul@plt>
  40c0c8:	cmp	x0, #0xff
  40c0cc:	b.hi	40bf6c <ferror@plt+0x951c>  // b.pmore
  40c0d0:	ldr	x8, [sp, #8]
  40c0d4:	cmp	x8, x20
  40c0d8:	b.eq	40bf6c <ferror@plt+0x951c>  // b.none
  40c0dc:	mov	x21, xzr
  40c0e0:	add	x22, x19, #0x8
  40c0e4:	strb	w0, [x22, x21]
  40c0e8:	ldrb	w9, [x8]
  40c0ec:	cbz	w9, 40c130 <ferror@plt+0x96e0>
  40c0f0:	cmp	x21, #0x3
  40c0f4:	b.eq	40bf6c <ferror@plt+0x951c>  // b.none
  40c0f8:	cmp	w9, #0x2e
  40c0fc:	b.ne	40bf6c <ferror@plt+0x951c>  // b.any
  40c100:	add	x20, x8, #0x1
  40c104:	add	x1, sp, #0x8
  40c108:	mov	x0, x20
  40c10c:	mov	w2, wzr
  40c110:	bl	402350 <strtoul@plt>
  40c114:	cmp	x0, #0xff
  40c118:	b.hi	40bf6c <ferror@plt+0x951c>  // b.pmore
  40c11c:	ldr	x8, [sp, #8]
  40c120:	add	x21, x21, #0x1
  40c124:	cmp	x8, x20
  40c128:	b.ne	40c0e4 <ferror@plt+0x9694>  // b.any
  40c12c:	b	40bf6c <ferror@plt+0x951c>
  40c130:	mov	w8, #0xffff0004            	// #-65532
  40c134:	b	40bf58 <ferror@plt+0x9508>
  40c138:	ldrh	w8, [x0, #6]
  40c13c:	cmp	w8, #0xa
  40c140:	b.eq	40c168 <ferror@plt+0x9718>  // b.none
  40c144:	cmp	w8, #0x2
  40c148:	b.ne	40c1bc <ferror@plt+0x976c>  // b.any
  40c14c:	ldr	w9, [x0, #8]
  40c150:	cbz	w9, 40c1b0 <ferror@plt+0x9760>
  40c154:	ldrh	w8, [x0]
  40c158:	and	w9, w9, #0xf0
  40c15c:	cmp	w9, #0xe0
  40c160:	b.eq	40c180 <ferror@plt+0x9730>  // b.none
  40c164:	b	40c1a8 <ferror@plt+0x9758>
  40c168:	ldr	w9, [x0, #8]
  40c16c:	cbz	w9, 40c18c <ferror@plt+0x973c>
  40c170:	ldrh	w8, [x0]
  40c174:	mvn	w9, w9
  40c178:	tst	w9, #0xff
  40c17c:	b.ne	40c1a8 <ferror@plt+0x9758>  // b.any
  40c180:	mov	w9, #0xa                   	// #10
  40c184:	orr	w8, w8, w9
  40c188:	b	40c1b8 <ferror@plt+0x9768>
  40c18c:	ldr	w8, [x0, #12]
  40c190:	cbnz	w8, 40c1a4 <ferror@plt+0x9754>
  40c194:	ldr	w8, [x0, #16]
  40c198:	cbnz	w8, 40c1a4 <ferror@plt+0x9754>
  40c19c:	ldr	w8, [x0, #20]
  40c1a0:	cbz	w8, 40c1b0 <ferror@plt+0x9760>
  40c1a4:	ldrh	w8, [x0]
  40c1a8:	orr	w8, w8, #0x2
  40c1ac:	b	40c1b8 <ferror@plt+0x9768>
  40c1b0:	ldrh	w8, [x0]
  40c1b4:	orr	w8, w8, #0x6
  40c1b8:	strh	w8, [x0]
  40c1bc:	ret
  40c1c0:	cmp	w0, #0x9
  40c1c4:	b.le	40c1e8 <ferror@plt+0x9798>
  40c1c8:	cmp	w0, #0xa
  40c1cc:	b.eq	40c200 <ferror@plt+0x97b0>  // b.none
  40c1d0:	cmp	w0, #0xc
  40c1d4:	b.eq	40c208 <ferror@plt+0x97b8>  // b.none
  40c1d8:	cmp	w0, #0x1c
  40c1dc:	b.ne	40c218 <ferror@plt+0x97c8>  // b.any
  40c1e0:	mov	w0, #0x14                  	// #20
  40c1e4:	ret
  40c1e8:	cmp	w0, #0x2
  40c1ec:	b.eq	40c210 <ferror@plt+0x97c0>  // b.none
  40c1f0:	cmp	w0, #0x4
  40c1f4:	b.ne	40c218 <ferror@plt+0x97c8>  // b.any
  40c1f8:	mov	w0, #0x50                  	// #80
  40c1fc:	ret
  40c200:	mov	w0, #0x80                  	// #128
  40c204:	ret
  40c208:	mov	w0, #0x10                  	// #16
  40c20c:	ret
  40c210:	mov	w0, #0x20                  	// #32
  40c214:	ret
  40c218:	mov	w0, wzr
  40c21c:	ret
  40c220:	sub	sp, sp, #0x150
  40c224:	stp	x22, x21, [sp, #304]
  40c228:	mov	x22, x1
  40c22c:	stp	x20, x19, [sp, #320]
  40c230:	mov	x19, x0
  40c234:	mov	w1, #0x2f                  	// #47
  40c238:	mov	x0, x22
  40c23c:	stp	x29, x30, [sp, #272]
  40c240:	stp	x28, x23, [sp, #288]
  40c244:	add	x29, sp, #0x110
  40c248:	mov	w21, w2
  40c24c:	mov	w23, #0x2f                  	// #47
  40c250:	bl	4027f0 <strchr@plt>
  40c254:	mov	x20, x0
  40c258:	cbz	x0, 40c27c <ferror@plt+0x982c>
  40c25c:	mov	x0, x19
  40c260:	mov	x1, x22
  40c264:	mov	w2, w21
  40c268:	strb	wzr, [x20]
  40c26c:	bl	40bea8 <ferror@plt+0x9458>
  40c270:	strb	w23, [x20]
  40c274:	cbnz	w0, 40c3b4 <ferror@plt+0x9964>
  40c278:	b	40c290 <ferror@plt+0x9840>
  40c27c:	mov	x0, x19
  40c280:	mov	x1, x22
  40c284:	mov	w2, w21
  40c288:	bl	40bea8 <ferror@plt+0x9458>
  40c28c:	cbnz	w0, 40c3b4 <ferror@plt+0x9964>
  40c290:	ldrh	w8, [x19, #6]
  40c294:	cmp	w8, #0x9
  40c298:	b.le	40c2c0 <ferror@plt+0x9870>
  40c29c:	cmp	w8, #0xa
  40c2a0:	b.eq	40c2dc <ferror@plt+0x988c>  // b.none
  40c2a4:	cmp	w8, #0xc
  40c2a8:	b.eq	40c2e8 <ferror@plt+0x9898>  // b.none
  40c2ac:	cmp	w8, #0x1c
  40c2b0:	b.ne	40c324 <ferror@plt+0x98d4>  // b.any
  40c2b4:	mov	w21, #0x14                  	// #20
  40c2b8:	cbnz	x20, 40c32c <ferror@plt+0x98dc>
  40c2bc:	b	40c2fc <ferror@plt+0x98ac>
  40c2c0:	cmp	w8, #0x2
  40c2c4:	b.eq	40c2f4 <ferror@plt+0x98a4>  // b.none
  40c2c8:	cmp	w8, #0x4
  40c2cc:	b.ne	40c324 <ferror@plt+0x98d4>  // b.any
  40c2d0:	mov	w21, #0x50                  	// #80
  40c2d4:	cbnz	x20, 40c32c <ferror@plt+0x98dc>
  40c2d8:	b	40c2fc <ferror@plt+0x98ac>
  40c2dc:	mov	w21, #0x80                  	// #128
  40c2e0:	cbnz	x20, 40c32c <ferror@plt+0x98dc>
  40c2e4:	b	40c2fc <ferror@plt+0x98ac>
  40c2e8:	mov	w21, #0x10                  	// #16
  40c2ec:	cbnz	x20, 40c32c <ferror@plt+0x98dc>
  40c2f0:	b	40c2fc <ferror@plt+0x98ac>
  40c2f4:	mov	w21, #0x20                  	// #32
  40c2f8:	cbnz	x20, 40c32c <ferror@plt+0x98dc>
  40c2fc:	ldrsh	w8, [x19, #4]
  40c300:	mov	w9, wzr
  40c304:	cmn	w8, #0x2
  40c308:	csel	w8, wzr, w21, eq  // eq = none
  40c30c:	ldrh	w10, [x19]
  40c310:	mov	w0, wzr
  40c314:	strh	w8, [x19, #4]
  40c318:	orr	w9, w10, w9
  40c31c:	strh	w9, [x19]
  40c320:	b	40c3b4 <ferror@plt+0x9964>
  40c324:	mov	w21, wzr
  40c328:	cbz	x20, 40c2fc <ferror@plt+0x98ac>
  40c32c:	ldrsh	w8, [x19, #4]
  40c330:	cmn	w8, #0x2
  40c334:	b.eq	40c3b0 <ferror@plt+0x9960>  // b.none
  40c338:	add	x20, x20, #0x1
  40c33c:	add	x0, sp, #0x4
  40c340:	mov	x1, x20
  40c344:	mov	w2, wzr
  40c348:	bl	40b7cc <ferror@plt+0x8d7c>
  40c34c:	cbz	w0, 40c3a0 <ferror@plt+0x9950>
  40c350:	add	x0, sp, #0x8
  40c354:	mov	w2, #0x2                   	// #2
  40c358:	mov	x1, x20
  40c35c:	bl	40bea8 <ferror@plt+0x9458>
  40c360:	cbnz	w0, 40c3b0 <ferror@plt+0x9960>
  40c364:	ldrh	w8, [sp, #14]
  40c368:	cmp	w8, #0x2
  40c36c:	b.ne	40c3b0 <ferror@plt+0x9960>  // b.any
  40c370:	ldr	w8, [sp, #16]
  40c374:	rev	w9, w8
  40c378:	neg	w10, w9
  40c37c:	bics	wzr, w10, w9
  40c380:	b.ne	40c3b0 <ferror@plt+0x9960>  // b.any
  40c384:	cbz	w8, 40c398 <ferror@plt+0x9948>
  40c388:	mov	w8, wzr
  40c38c:	lsl	w9, w9, #1
  40c390:	add	w8, w8, #0x1
  40c394:	cbnz	w9, 40c38c <ferror@plt+0x993c>
  40c398:	str	w8, [sp, #4]
  40c39c:	b	40c3a4 <ferror@plt+0x9954>
  40c3a0:	ldr	w8, [sp, #4]
  40c3a4:	cmp	w8, w21
  40c3a8:	cset	w9, ls  // ls = plast
  40c3ac:	b.ls	40c30c <ferror@plt+0x98bc>  // b.plast
  40c3b0:	mov	w0, #0xffffffff            	// #-1
  40c3b4:	ldp	x20, x19, [sp, #320]
  40c3b8:	ldp	x22, x21, [sp, #304]
  40c3bc:	ldp	x28, x23, [sp, #288]
  40c3c0:	ldp	x29, x30, [sp, #272]
  40c3c4:	add	sp, sp, #0x150
  40c3c8:	ret
  40c3cc:	stp	x29, x30, [sp, #-48]!
  40c3d0:	str	x21, [sp, #16]
  40c3d4:	stp	x20, x19, [sp, #32]
  40c3d8:	mov	x29, sp
  40c3dc:	mov	w20, w2
  40c3e0:	mov	x19, x1
  40c3e4:	bl	40bea8 <ferror@plt+0x9458>
  40c3e8:	cbnz	w0, 40c3fc <ferror@plt+0x99ac>
  40c3ec:	ldp	x20, x19, [sp, #32]
  40c3f0:	ldr	x21, [sp, #16]
  40c3f4:	ldp	x29, x30, [sp], #48
  40c3f8:	ret
  40c3fc:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c400:	ldr	x8, [x8, #3984]
  40c404:	mov	w0, w20
  40c408:	ldr	x21, [x8]
  40c40c:	bl	40c430 <ferror@plt+0x99e0>
  40c410:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c414:	mov	x2, x0
  40c418:	add	x1, x1, #0x7fb
  40c41c:	mov	x0, x21
  40c420:	mov	x3, x19
  40c424:	bl	402a10 <fprintf@plt>
  40c428:	mov	w0, #0x1                   	// #1
  40c42c:	bl	402380 <exit@plt>
  40c430:	cbz	w0, 40c438 <ferror@plt+0x99e8>
  40c434:	b	40cca4 <ferror@plt+0xa254>
  40c438:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40c43c:	add	x0, x0, #0xb4f
  40c440:	ret
  40c444:	stp	x29, x30, [sp, #-16]!
  40c448:	ldrh	w8, [x1], #4
  40c44c:	mov	x29, sp
  40c450:	sub	w8, w8, #0x6
  40c454:	ror	w9, w8, #1
  40c458:	cmp	w9, #0x7
  40c45c:	mov	w8, #0xffffffff            	// #-1
  40c460:	b.hi	40c524 <ferror@plt+0x9ad4>  // b.pmore
  40c464:	adrp	x10, 417000 <ferror@plt+0x145b0>
  40c468:	add	x10, x10, #0x718
  40c46c:	adr	x11, 40c47c <ferror@plt+0x9a2c>
  40c470:	ldrb	w12, [x10, x9]
  40c474:	add	x11, x11, x12, lsl #2
  40c478:	br	x11
  40c47c:	mov	w8, #0xc                   	// #12
  40c480:	mov	w9, #0x2                   	// #2
  40c484:	strh	w8, [x0, #6]
  40c488:	strh	w9, [x0, #2]
  40c48c:	ldrh	w9, [x1]
  40c490:	strh	w9, [x0, #8]
  40c494:	cbnz	w2, 40c500 <ferror@plt+0x9ab0>
  40c498:	b	40c510 <ferror@plt+0x9ac0>
  40c49c:	mov	w8, #0x2                   	// #2
  40c4a0:	mov	w9, #0x4                   	// #4
  40c4a4:	strh	w8, [x0, #6]
  40c4a8:	strh	w9, [x0, #2]
  40c4ac:	ldr	w9, [x1]
  40c4b0:	str	w9, [x0, #8]
  40c4b4:	cbnz	w2, 40c500 <ferror@plt+0x9ab0>
  40c4b8:	b	40c510 <ferror@plt+0x9ac0>
  40c4bc:	mov	w8, #0x4                   	// #4
  40c4c0:	mov	w9, #0xa                   	// #10
  40c4c4:	strh	w8, [x0, #6]
  40c4c8:	strh	w9, [x0, #2]
  40c4cc:	ldrh	w9, [x1, #8]
  40c4d0:	ldr	x10, [x1]
  40c4d4:	strh	w9, [x0, #16]
  40c4d8:	str	x10, [x0, #8]
  40c4dc:	cbnz	w2, 40c500 <ferror@plt+0x9ab0>
  40c4e0:	b	40c510 <ferror@plt+0x9ac0>
  40c4e4:	mov	w8, #0xa                   	// #10
  40c4e8:	mov	w9, #0x10                  	// #16
  40c4ec:	strh	w8, [x0, #6]
  40c4f0:	strh	w9, [x0, #2]
  40c4f4:	ldr	q0, [x1]
  40c4f8:	stur	q0, [x0, #8]
  40c4fc:	cbz	w2, 40c510 <ferror@plt+0x9ac0>
  40c500:	cmp	w8, w2
  40c504:	b.eq	40c510 <ferror@plt+0x9ac0>  // b.none
  40c508:	mov	w8, #0xfffffffe            	// #-2
  40c50c:	b	40c524 <ferror@plt+0x9ad4>
  40c510:	mov	w8, #0xffff                	// #65535
  40c514:	strh	w8, [x0, #4]
  40c518:	strh	wzr, [x0]
  40c51c:	bl	40c138 <ferror@plt+0x96e8>
  40c520:	mov	w8, wzr
  40c524:	mov	w0, w8
  40c528:	ldp	x29, x30, [sp], #16
  40c52c:	ret
  40c530:	stp	x29, x30, [sp, #-48]!
  40c534:	stp	x20, x19, [sp, #32]
  40c538:	mov	x19, x1
  40c53c:	cmp	w2, #0x11
  40c540:	str	x21, [sp, #16]
  40c544:	mov	x29, sp
  40c548:	b.eq	40c56c <ferror@plt+0x9b1c>  // b.none
  40c54c:	mov	x1, x19
  40c550:	mov	w20, w2
  40c554:	bl	40c220 <ferror@plt+0x97d0>
  40c558:	cbnz	w0, 40c58c <ferror@plt+0x9b3c>
  40c55c:	ldp	x20, x19, [sp, #32]
  40c560:	ldr	x21, [sp, #16]
  40c564:	ldp	x29, x30, [sp], #48
  40c568:	ret
  40c56c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c570:	ldr	x8, [x8, #3984]
  40c574:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c578:	add	x1, x1, #0x82c
  40c57c:	mov	x2, x19
  40c580:	ldr	x0, [x8]
  40c584:	bl	402a10 <fprintf@plt>
  40c588:	b	40c5b8 <ferror@plt+0x9b68>
  40c58c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c590:	ldr	x8, [x8, #3984]
  40c594:	mov	w0, w20
  40c598:	ldr	x21, [x8]
  40c59c:	bl	40c430 <ferror@plt+0x99e0>
  40c5a0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c5a4:	mov	x2, x0
  40c5a8:	add	x1, x1, #0x874
  40c5ac:	mov	x0, x21
  40c5b0:	mov	x3, x19
  40c5b4:	bl	402a10 <fprintf@plt>
  40c5b8:	mov	w0, #0x1                   	// #1
  40c5bc:	bl	402380 <exit@plt>
  40c5c0:	sub	sp, sp, #0x130
  40c5c4:	stp	x28, x19, [sp, #288]
  40c5c8:	mov	x19, x0
  40c5cc:	add	x0, sp, #0x8
  40c5d0:	mov	w2, #0x2                   	// #2
  40c5d4:	mov	x1, x19
  40c5d8:	stp	x29, x30, [sp, #272]
  40c5dc:	add	x29, sp, #0x110
  40c5e0:	bl	40bea8 <ferror@plt+0x9458>
  40c5e4:	cbnz	w0, 40c5fc <ferror@plt+0x9bac>
  40c5e8:	ldr	w0, [sp, #16]
  40c5ec:	ldp	x28, x19, [sp, #288]
  40c5f0:	ldp	x29, x30, [sp, #272]
  40c5f4:	add	sp, sp, #0x130
  40c5f8:	ret
  40c5fc:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c600:	ldr	x8, [x8, #3984]
  40c604:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c608:	add	x1, x1, #0x8a4
  40c60c:	mov	x2, x19
  40c610:	ldr	x0, [x8]
  40c614:	bl	402a10 <fprintf@plt>
  40c618:	mov	w0, #0x1                   	// #1
  40c61c:	bl	402380 <exit@plt>
  40c620:	stp	x29, x30, [sp, #-16]!
  40c624:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c628:	ldr	x8, [x8, #3984]
  40c62c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40c630:	add	x0, x0, #0x8d7
  40c634:	mov	w1, #0x30                  	// #48
  40c638:	ldr	x3, [x8]
  40c63c:	mov	w2, #0x1                   	// #1
  40c640:	mov	x29, sp
  40c644:	bl	402810 <fwrite@plt>
  40c648:	mov	w0, #0xffffffff            	// #-1
  40c64c:	bl	402380 <exit@plt>
  40c650:	stp	x29, x30, [sp, #-16]!
  40c654:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c658:	ldr	x8, [x8, #3984]
  40c65c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c660:	mov	x2, x0
  40c664:	add	x1, x1, #0x908
  40c668:	ldr	x8, [x8]
  40c66c:	mov	x29, sp
  40c670:	mov	x0, x8
  40c674:	bl	402a10 <fprintf@plt>
  40c678:	mov	w0, #0xffffffff            	// #-1
  40c67c:	bl	402380 <exit@plt>
  40c680:	stp	x29, x30, [sp, #-16]!
  40c684:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c688:	ldr	x8, [x8, #3984]
  40c68c:	mov	x2, x1
  40c690:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c694:	mov	x3, x0
  40c698:	ldr	x8, [x8]
  40c69c:	add	x1, x1, #0x92a
  40c6a0:	mov	x29, sp
  40c6a4:	mov	x0, x8
  40c6a8:	bl	402a10 <fprintf@plt>
  40c6ac:	mov	w0, #0xffffffff            	// #-1
  40c6b0:	bl	402380 <exit@plt>
  40c6b4:	stp	x29, x30, [sp, #-16]!
  40c6b8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c6bc:	ldr	x8, [x8, #3984]
  40c6c0:	mov	x3, x1
  40c6c4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c6c8:	mov	x2, x0
  40c6cc:	ldr	x8, [x8]
  40c6d0:	add	x1, x1, #0x94d
  40c6d4:	mov	x29, sp
  40c6d8:	mov	x0, x8
  40c6dc:	bl	402a10 <fprintf@plt>
  40c6e0:	mov	w0, #0xffffffff            	// #-1
  40c6e4:	bl	402380 <exit@plt>
  40c6e8:	stp	x29, x30, [sp, #-16]!
  40c6ec:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c6f0:	ldr	x8, [x8, #3984]
  40c6f4:	mov	x3, x1
  40c6f8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c6fc:	mov	x2, x0
  40c700:	ldr	x8, [x8]
  40c704:	add	x1, x1, #0x97f
  40c708:	mov	x29, sp
  40c70c:	mov	x0, x8
  40c710:	bl	402a10 <fprintf@plt>
  40c714:	mov	w0, #0xffffffff            	// #-1
  40c718:	bl	402380 <exit@plt>
  40c71c:	stp	x29, x30, [sp, #-16]!
  40c720:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c724:	ldr	x8, [x8, #3984]
  40c728:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c72c:	mov	x2, x0
  40c730:	add	x1, x1, #0x9b7
  40c734:	ldr	x8, [x8]
  40c738:	mov	x29, sp
  40c73c:	mov	x0, x8
  40c740:	bl	402a10 <fprintf@plt>
  40c744:	mov	w0, #0xffffffff            	// #-1
  40c748:	ldp	x29, x30, [sp], #16
  40c74c:	ret
  40c750:	stp	x29, x30, [sp, #-32]!
  40c754:	str	x19, [sp, #16]
  40c758:	mov	x29, sp
  40c75c:	mov	x19, x0
  40c760:	bl	402360 <strlen@plt>
  40c764:	cmp	x0, #0xf
  40c768:	b.ls	40c77c <ferror@plt+0x9d2c>  // b.plast
  40c76c:	ldr	x19, [sp, #16]
  40c770:	mov	w0, #0xffffffff            	// #-1
  40c774:	ldp	x29, x30, [sp], #32
  40c778:	ret
  40c77c:	mov	x0, x19
  40c780:	ldr	x19, [sp, #16]
  40c784:	ldp	x29, x30, [sp], #32
  40c788:	b	40c78c <ferror@plt+0x9d3c>
  40c78c:	stp	x29, x30, [sp, #-32]!
  40c790:	stp	x20, x19, [sp, #16]
  40c794:	ldrb	w20, [x0]
  40c798:	mov	x29, sp
  40c79c:	cbz	w20, 40c7d0 <ferror@plt+0x9d80>
  40c7a0:	add	x19, x0, #0x1
  40c7a4:	ands	w8, w20, #0xff
  40c7a8:	b.eq	40c7e0 <ferror@plt+0x9d90>  // b.none
  40c7ac:	cmp	w8, #0x2f
  40c7b0:	b.eq	40c7d0 <ferror@plt+0x9d80>  // b.none
  40c7b4:	bl	402730 <__ctype_b_loc@plt>
  40c7b8:	ldr	x8, [x0]
  40c7bc:	and	x9, x20, #0xff
  40c7c0:	ldrh	w8, [x8, x9, lsl #1]
  40c7c4:	tbnz	w8, #13, 40c7d0 <ferror@plt+0x9d80>
  40c7c8:	ldrb	w20, [x19], #1
  40c7cc:	b	40c7a4 <ferror@plt+0x9d54>
  40c7d0:	mov	w0, #0xffffffff            	// #-1
  40c7d4:	ldp	x20, x19, [sp, #16]
  40c7d8:	ldp	x29, x30, [sp], #32
  40c7dc:	ret
  40c7e0:	mov	w0, wzr
  40c7e4:	b	40c7d4 <ferror@plt+0x9d84>
  40c7e8:	b	40c78c <ferror@plt+0x9d3c>
  40c7ec:	stp	x29, x30, [sp, #-32]!
  40c7f0:	stp	x20, x19, [sp, #16]
  40c7f4:	mov	x20, x0
  40c7f8:	mov	x0, x1
  40c7fc:	mov	x29, sp
  40c800:	mov	x19, x1
  40c804:	bl	402360 <strlen@plt>
  40c808:	cmp	x0, #0xf
  40c80c:	b.ls	40c818 <ferror@plt+0x9dc8>  // b.plast
  40c810:	mov	w0, #0xffffffff            	// #-1
  40c814:	b	40c838 <ferror@plt+0x9de8>
  40c818:	mov	x0, x19
  40c81c:	bl	40c78c <ferror@plt+0x9d3c>
  40c820:	cbnz	w0, 40c838 <ferror@plt+0x9de8>
  40c824:	mov	w2, #0x10                  	// #16
  40c828:	mov	x0, x20
  40c82c:	mov	x1, x19
  40c830:	bl	402960 <strncpy@plt>
  40c834:	mov	w0, wzr
  40c838:	ldp	x20, x19, [sp, #16]
  40c83c:	ldp	x29, x30, [sp], #32
  40c840:	ret
  40c844:	stp	x29, x30, [sp, #-32]!
  40c848:	str	x19, [sp, #16]
  40c84c:	mov	x29, sp
  40c850:	cbz	x1, 40c88c <ferror@plt+0x9e3c>
  40c854:	add	x19, x1, #0x4
  40c858:	mov	x0, x19
  40c85c:	bl	402360 <strlen@plt>
  40c860:	cmp	x0, #0xf
  40c864:	b.ls	40c870 <ferror@plt+0x9e20>  // b.plast
  40c868:	mov	x0, xzr
  40c86c:	b	40c880 <ferror@plt+0x9e30>
  40c870:	mov	x0, x19
  40c874:	bl	40c78c <ferror@plt+0x9d3c>
  40c878:	cmp	w0, #0x0
  40c87c:	csel	x0, x19, xzr, eq  // eq = none
  40c880:	ldr	x19, [sp, #16]
  40c884:	ldp	x29, x30, [sp], #32
  40c888:	ret
  40c88c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40c890:	ldr	x8, [x8, #3984]
  40c894:	mov	w19, w0
  40c898:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c89c:	add	x1, x1, #0x9d0
  40c8a0:	ldr	x0, [x8]
  40c8a4:	mov	w2, w19
  40c8a8:	bl	402a10 <fprintf@plt>
  40c8ac:	mov	w0, w19
  40c8b0:	bl	40f40c <ferror@plt+0xc9bc>
  40c8b4:	mov	x19, x0
  40c8b8:	b	40c858 <ferror@plt+0x9e08>
  40c8bc:	ldrb	w9, [x0]
  40c8c0:	cbz	w9, 40c904 <ferror@plt+0x9eb4>
  40c8c4:	ldrb	w10, [x1]
  40c8c8:	mov	x8, x0
  40c8cc:	mov	w0, #0x1                   	// #1
  40c8d0:	cbz	w10, 40c900 <ferror@plt+0x9eb0>
  40c8d4:	cmp	w9, w10
  40c8d8:	b.ne	40c900 <ferror@plt+0x9eb0>  // b.any
  40c8dc:	add	x8, x8, #0x1
  40c8e0:	add	x9, x1, #0x1
  40c8e4:	ldrb	w11, [x9], #1
  40c8e8:	ldrb	w10, [x8], #1
  40c8ec:	cbz	w11, 40c8f8 <ferror@plt+0x9ea8>
  40c8f0:	cmp	w10, w11
  40c8f4:	b.eq	40c8e4 <ferror@plt+0x9e94>  // b.none
  40c8f8:	cmp	w10, #0x0
  40c8fc:	cset	w0, ne  // ne = any
  40c900:	ret
  40c904:	mov	w0, #0x1                   	// #1
  40c908:	ret
  40c90c:	stp	x29, x30, [sp, #-48]!
  40c910:	stp	x22, x21, [sp, #16]
  40c914:	stp	x20, x19, [sp, #32]
  40c918:	mov	w21, w2
  40c91c:	mov	x19, x1
  40c920:	asr	w22, w2, #5
  40c924:	mov	x20, x0
  40c928:	mov	x29, sp
  40c92c:	cbz	w22, 40c950 <ferror@plt+0x9f00>
  40c930:	lsl	w8, w22, #2
  40c934:	add	x1, x19, #0x8
  40c938:	add	x0, x20, #0x8
  40c93c:	sxtw	x2, w8
  40c940:	bl	402600 <bcmp@plt>
  40c944:	cbz	w0, 40c950 <ferror@plt+0x9f00>
  40c948:	mov	w0, #0xffffffff            	// #-1
  40c94c:	b	40c990 <ferror@plt+0x9f40>
  40c950:	and	w8, w21, #0x1f
  40c954:	cbz	w8, 40c98c <ferror@plt+0x9f3c>
  40c958:	add	x9, x20, w22, sxtw #2
  40c95c:	add	x10, x19, w22, sxtw #2
  40c960:	ldr	w9, [x9, #8]
  40c964:	ldr	w10, [x10, #8]
  40c968:	neg	w8, w8
  40c96c:	mov	w11, #0xffffffff            	// #-1
  40c970:	lsl	w8, w11, w8
  40c974:	rev	w8, w8
  40c978:	eor	w9, w10, w9
  40c97c:	tst	w9, w8
  40c980:	b.eq	40c98c <ferror@plt+0x9f3c>  // b.none
  40c984:	mov	w0, #0x1                   	// #1
  40c988:	b	40c990 <ferror@plt+0x9f40>
  40c98c:	mov	w0, wzr
  40c990:	ldp	x20, x19, [sp, #32]
  40c994:	ldp	x22, x21, [sp, #16]
  40c998:	ldp	x29, x30, [sp], #48
  40c99c:	ret
  40c9a0:	sub	sp, sp, #0x130
  40c9a4:	stp	x29, x30, [sp, #272]
  40c9a8:	stp	x28, x19, [sp, #288]
  40c9ac:	add	x29, sp, #0x110
  40c9b0:	cbz	x1, 40c9e0 <ferror@plt+0x9f90>
  40c9b4:	ldrh	w2, [x0, #6]
  40c9b8:	mov	x19, x0
  40c9bc:	cbz	w2, 40c9e0 <ferror@plt+0x9f90>
  40c9c0:	ldrsh	w8, [x19, #4]
  40c9c4:	cmp	w8, #0x1
  40c9c8:	b.lt	40c9e0 <ferror@plt+0x9f90>  // b.tstop
  40c9cc:	add	x0, sp, #0x8
  40c9d0:	bl	40c444 <ferror@plt+0x99f4>
  40c9d4:	cbz	w0, 40c9f4 <ferror@plt+0x9fa4>
  40c9d8:	mov	w0, #0xffffffff            	// #-1
  40c9dc:	b	40c9e4 <ferror@plt+0x9f94>
  40c9e0:	mov	w0, wzr
  40c9e4:	ldp	x28, x19, [sp, #288]
  40c9e8:	ldp	x29, x30, [sp, #272]
  40c9ec:	add	sp, sp, #0x130
  40c9f0:	ret
  40c9f4:	ldrsh	w2, [x19, #4]
  40c9f8:	add	x0, sp, #0x8
  40c9fc:	mov	x1, x19
  40ca00:	bl	40c90c <ferror@plt+0x9ebc>
  40ca04:	b	40c9e4 <ferror@plt+0x9f94>
  40ca08:	stp	x29, x30, [sp, #-64]!
  40ca0c:	str	x28, [sp, #16]
  40ca10:	stp	x22, x21, [sp, #32]
  40ca14:	stp	x20, x19, [sp, #48]
  40ca18:	mov	x29, sp
  40ca1c:	sub	sp, sp, #0x400
  40ca20:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ca24:	add	x0, x0, #0x9fc
  40ca28:	bl	4029d0 <getenv@plt>
  40ca2c:	cbz	x0, 40ca44 <ferror@plt+0x9ff4>
  40ca30:	bl	402510 <atoi@plt>
  40ca34:	cmp	w0, #0x0
  40ca38:	mov	w8, #0x64                  	// #100
  40ca3c:	csel	w19, w8, w0, eq  // eq = none
  40ca40:	b	40cae8 <ferror@plt+0xa098>
  40ca44:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ca48:	add	x0, x0, #0x9ff
  40ca4c:	bl	4029d0 <getenv@plt>
  40ca50:	cbz	x0, 40ca64 <ferror@plt+0xa014>
  40ca54:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40ca58:	mov	x3, x0
  40ca5c:	add	x2, x2, #0x6f9
  40ca60:	b	40ca80 <ferror@plt+0xa030>
  40ca64:	adrp	x0, 415000 <ferror@plt+0x125b0>
  40ca68:	add	x0, x0, #0x73d
  40ca6c:	bl	4029d0 <getenv@plt>
  40ca70:	cbz	x0, 40cb04 <ferror@plt+0xa0b4>
  40ca74:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40ca78:	mov	x3, x0
  40ca7c:	add	x2, x2, #0xa0f
  40ca80:	mov	x0, sp
  40ca84:	mov	w1, #0x3ff                 	// #1023
  40ca88:	bl	4024c0 <snprintf@plt>
  40ca8c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ca90:	add	x1, x1, #0x1c4
  40ca94:	mov	x0, sp
  40ca98:	bl	402880 <fopen64@plt>
  40ca9c:	cbz	x0, 40cae4 <ferror@plt+0xa094>
  40caa0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40caa4:	add	x1, x1, #0xa2e
  40caa8:	add	x2, x29, #0x1c
  40caac:	add	x3, x29, #0x18
  40cab0:	mov	x20, x0
  40cab4:	bl	402560 <__isoc99_fscanf@plt>
  40cab8:	ldp	w19, w22, [x29, #24]
  40cabc:	mov	w21, w0
  40cac0:	mov	x0, x20
  40cac4:	bl	402500 <fclose@plt>
  40cac8:	cmp	w21, #0x2
  40cacc:	b.ne	40cae4 <ferror@plt+0xa094>  // b.any
  40cad0:	mov	w8, #0x4240                	// #16960
  40cad4:	movk	w8, #0xf, lsl #16
  40cad8:	cmp	w22, w8
  40cadc:	b.ne	40cae4 <ferror@plt+0xa094>  // b.any
  40cae0:	cbnz	w19, 40cae8 <ferror@plt+0xa098>
  40cae4:	mov	w19, #0x64                  	// #100
  40cae8:	mov	w0, w19
  40caec:	add	sp, sp, #0x400
  40caf0:	ldp	x20, x19, [sp, #48]
  40caf4:	ldp	x22, x21, [sp, #32]
  40caf8:	ldr	x28, [sp, #16]
  40cafc:	ldp	x29, x30, [sp], #64
  40cb00:	ret
  40cb04:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40cb08:	add	x8, x8, #0xa1d
  40cb0c:	ldr	q0, [x8]
  40cb10:	strb	wzr, [sp, #16]
  40cb14:	str	q0, [sp]
  40cb18:	b	40ca8c <ferror@plt+0xa03c>
  40cb1c:	stp	x29, x30, [sp, #-16]!
  40cb20:	mov	w0, #0x2                   	// #2
  40cb24:	mov	x29, sp
  40cb28:	bl	4028c0 <sysconf@plt>
  40cb2c:	ldp	x29, x30, [sp], #16
  40cb30:	ret
  40cb34:	mov	x8, x2
  40cb38:	cmp	w0, #0x9
  40cb3c:	b.le	40cb5c <ferror@plt+0xa10c>
  40cb40:	cmp	w0, #0x1c
  40cb44:	b.eq	40cba8 <ferror@plt+0xa158>  // b.none
  40cb48:	cmp	w0, #0x11
  40cb4c:	b.eq	40cbbc <ferror@plt+0xa16c>  // b.none
  40cb50:	cmp	w0, #0xa
  40cb54:	b.eq	40cb8c <ferror@plt+0xa13c>  // b.none
  40cb58:	b	40cb9c <ferror@plt+0xa14c>
  40cb5c:	cmp	w0, #0x2
  40cb60:	b.eq	40cb8c <ferror@plt+0xa13c>  // b.none
  40cb64:	cmp	w0, #0x7
  40cb68:	b.ne	40cb9c <ferror@plt+0xa14c>  // b.any
  40cb6c:	ldrh	w9, [x8]
  40cb70:	cmp	w9, #0xa
  40cb74:	b.eq	40cbc8 <ferror@plt+0xa178>  // b.none
  40cb78:	cmp	w9, #0x2
  40cb7c:	b.ne	40cb9c <ferror@plt+0xa14c>  // b.any
  40cb80:	add	x1, x8, #0x4
  40cb84:	mov	w0, #0x2                   	// #2
  40cb88:	b	40cb90 <ferror@plt+0xa140>
  40cb8c:	mov	x1, x8
  40cb90:	mov	x2, x3
  40cb94:	mov	w3, w4
  40cb98:	b	402a30 <inet_ntop@plt>
  40cb9c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40cba0:	add	x0, x0, #0x707
  40cba4:	ret
  40cba8:	sxtw	x9, w4
  40cbac:	mov	x1, x8
  40cbb0:	mov	x2, x3
  40cbb4:	mov	x3, x9
  40cbb8:	b	410ee0 <ferror@plt+0xe490>
  40cbbc:	mov	w2, #0xffff                	// #65535
  40cbc0:	mov	x0, x8
  40cbc4:	b	40faf0 <ferror@plt+0xd0a0>
  40cbc8:	add	x1, x8, #0x8
  40cbcc:	mov	w0, #0xa                   	// #10
  40cbd0:	b	40cb90 <ferror@plt+0xa140>
  40cbd4:	adrp	x3, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40cbd8:	add	x3, x3, #0xb90
  40cbdc:	mov	w4, #0x100                 	// #256
  40cbe0:	b	40cb34 <ferror@plt+0xa0e4>
  40cbe4:	stp	x29, x30, [sp, #-32]!
  40cbe8:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40cbec:	add	x1, x1, #0x4f4
  40cbf0:	str	x19, [sp, #16]
  40cbf4:	mov	x29, sp
  40cbf8:	mov	x19, x0
  40cbfc:	bl	402720 <strcmp@plt>
  40cc00:	cbz	w0, 40cc74 <ferror@plt+0xa224>
  40cc04:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40cc08:	add	x1, x1, #0x4f9
  40cc0c:	mov	x0, x19
  40cc10:	bl	402720 <strcmp@plt>
  40cc14:	cbz	w0, 40cc7c <ferror@plt+0xa22c>
  40cc18:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40cc1c:	add	x1, x1, #0x5b
  40cc20:	mov	x0, x19
  40cc24:	bl	402720 <strcmp@plt>
  40cc28:	cbz	w0, 40cc84 <ferror@plt+0xa234>
  40cc2c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40cc30:	add	x1, x1, #0xa41
  40cc34:	mov	x0, x19
  40cc38:	bl	402720 <strcmp@plt>
  40cc3c:	cbz	w0, 40cc8c <ferror@plt+0xa23c>
  40cc40:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40cc44:	add	x1, x1, #0xa45
  40cc48:	mov	x0, x19
  40cc4c:	bl	402720 <strcmp@plt>
  40cc50:	cbz	w0, 40cc94 <ferror@plt+0xa244>
  40cc54:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40cc58:	add	x1, x1, #0xa4a
  40cc5c:	mov	x0, x19
  40cc60:	bl	402720 <strcmp@plt>
  40cc64:	cmp	w0, #0x0
  40cc68:	mov	w8, #0x7                   	// #7
  40cc6c:	csel	w0, w8, wzr, eq  // eq = none
  40cc70:	b	40cc98 <ferror@plt+0xa248>
  40cc74:	mov	w0, #0x2                   	// #2
  40cc78:	b	40cc98 <ferror@plt+0xa248>
  40cc7c:	mov	w0, #0xa                   	// #10
  40cc80:	b	40cc98 <ferror@plt+0xa248>
  40cc84:	mov	w0, #0x11                  	// #17
  40cc88:	b	40cc98 <ferror@plt+0xa248>
  40cc8c:	mov	w0, #0x4                   	// #4
  40cc90:	b	40cc98 <ferror@plt+0xa248>
  40cc94:	mov	w0, #0x1c                  	// #28
  40cc98:	ldr	x19, [sp, #16]
  40cc9c:	ldp	x29, x30, [sp], #32
  40cca0:	ret
  40cca4:	sub	w8, w0, #0x2
  40cca8:	cmp	w8, #0x8
  40ccac:	b.hi	40ccdc <ferror@plt+0xa28c>  // b.pmore
  40ccb0:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40ccb4:	add	x9, x9, #0x720
  40ccb8:	adr	x10, 40ccd0 <ferror@plt+0xa280>
  40ccbc:	ldrb	w11, [x9, x8]
  40ccc0:	add	x10, x10, x11, lsl #2
  40ccc4:	adrp	x0, 415000 <ferror@plt+0x125b0>
  40ccc8:	add	x0, x0, #0x4f4
  40cccc:	br	x10
  40ccd0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ccd4:	add	x0, x0, #0xa41
  40ccd8:	ret
  40ccdc:	cmp	w0, #0x11
  40cce0:	b.eq	40cd1c <ferror@plt+0xa2cc>  // b.none
  40cce4:	cmp	w0, #0x1c
  40cce8:	b.ne	40ccf8 <ferror@plt+0xa2a8>  // b.any
  40ccec:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ccf0:	add	x0, x0, #0xa45
  40ccf4:	ret
  40ccf8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40ccfc:	add	x0, x0, #0x707
  40cd00:	ret
  40cd04:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40cd08:	add	x0, x0, #0xa4a
  40cd0c:	ret
  40cd10:	adrp	x0, 415000 <ferror@plt+0x125b0>
  40cd14:	add	x0, x0, #0x4f9
  40cd18:	ret
  40cd1c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40cd20:	add	x0, x0, #0x5b
  40cd24:	ret
  40cd28:	sub	sp, sp, #0x70
  40cd2c:	stp	x29, x30, [sp, #16]
  40cd30:	stp	x28, x27, [sp, #32]
  40cd34:	stp	x26, x25, [sp, #48]
  40cd38:	stp	x24, x23, [sp, #64]
  40cd3c:	stp	x22, x21, [sp, #80]
  40cd40:	stp	x20, x19, [sp, #96]
  40cd44:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40cd48:	ldr	x8, [x8, #4064]
  40cd4c:	mov	x21, x2
  40cd50:	mov	w23, w1
  40cd54:	mov	w22, w0
  40cd58:	ldr	w8, [x8]
  40cd5c:	add	x29, sp, #0x10
  40cd60:	cbz	w8, 40cf38 <ferror@plt+0xa4e8>
  40cd64:	cmp	w23, #0x0
  40cd68:	stur	w4, [x29, #-4]
  40cd6c:	str	x3, [sp]
  40cd70:	b.le	40cd98 <ferror@plt+0xa348>
  40cd74:	cmp	w22, #0xa
  40cd78:	mov	w8, w23
  40cd7c:	mov	w24, w22
  40cd80:	mov	x25, x21
  40cd84:	b.ne	40ce10 <ferror@plt+0xa3c0>  // b.any
  40cd88:	ldr	w8, [x21]
  40cd8c:	cbz	w8, 40cde4 <ferror@plt+0xa394>
  40cd90:	mov	w24, #0xa                   	// #10
  40cd94:	b	40cdf0 <ferror@plt+0xa3a0>
  40cd98:	cmp	w22, #0x9
  40cd9c:	mov	w23, wzr
  40cda0:	b.le	40cdc8 <ferror@plt+0xa378>
  40cda4:	cmp	w22, #0xa
  40cda8:	b.eq	40cdf8 <ferror@plt+0xa3a8>  // b.none
  40cdac:	cmp	w22, #0x1c
  40cdb0:	b.eq	40cdbc <ferror@plt+0xa36c>  // b.none
  40cdb4:	cmp	w22, #0xc
  40cdb8:	b.ne	40cf38 <ferror@plt+0xa4e8>  // b.any
  40cdbc:	mov	w23, #0x2                   	// #2
  40cdc0:	mov	w8, #0x2                   	// #2
  40cdc4:	b	40ce08 <ferror@plt+0xa3b8>
  40cdc8:	cmp	w22, #0x2
  40cdcc:	b.eq	40ce00 <ferror@plt+0xa3b0>  // b.none
  40cdd0:	cmp	w22, #0x4
  40cdd4:	b.ne	40cf38 <ferror@plt+0xa4e8>  // b.any
  40cdd8:	mov	w23, #0xa                   	// #10
  40cddc:	mov	w8, #0xa                   	// #10
  40cde0:	b	40ce08 <ferror@plt+0xa3b8>
  40cde4:	ldr	w8, [x21, #4]
  40cde8:	mov	w24, #0xa                   	// #10
  40cdec:	cbz	w8, 40cf64 <ferror@plt+0xa514>
  40cdf0:	mov	w8, w23
  40cdf4:	b	40ce0c <ferror@plt+0xa3bc>
  40cdf8:	mov	w23, #0x10                  	// #16
  40cdfc:	b	40cd88 <ferror@plt+0xa338>
  40ce00:	mov	w23, #0x4                   	// #4
  40ce04:	mov	w8, #0x4                   	// #4
  40ce08:	mov	w24, w22
  40ce0c:	mov	x25, x21
  40ce10:	add	x9, x25, w8, uxtw
  40ce14:	ldur	w9, [x9, #-4]
  40ce18:	mov	w10, #0xff01                	// #65281
  40ce1c:	movk	w10, #0xff00, lsl #16
  40ce20:	adrp	x19, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ce24:	mul	x10, x9, x10
  40ce28:	lsr	x10, x10, #40
  40ce2c:	add	w10, w10, w10, lsl #8
  40ce30:	sub	w28, w9, w10
  40ce34:	add	x19, x19, #0xd98
  40ce38:	ldr	x20, [x19, w28, uxtw #3]
  40ce3c:	mov	w26, w8
  40ce40:	cbz	x20, 40ce7c <ferror@plt+0xa42c>
  40ce44:	mov	x27, x20
  40ce48:	ldrh	w8, [x27, #22]
  40ce4c:	cmp	w24, w8
  40ce50:	b.ne	40ce74 <ferror@plt+0xa424>  // b.any
  40ce54:	ldrh	w8, [x27, #18]
  40ce58:	cmp	w26, w8
  40ce5c:	b.ne	40ce74 <ferror@plt+0xa424>  // b.any
  40ce60:	add	x0, x27, #0x18
  40ce64:	mov	x1, x25
  40ce68:	mov	x2, x26
  40ce6c:	bl	402600 <bcmp@plt>
  40ce70:	cbz	w0, 40cf00 <ferror@plt+0xa4b0>
  40ce74:	ldr	x27, [x27]
  40ce78:	cbnz	x27, 40ce48 <ferror@plt+0xa3f8>
  40ce7c:	mov	w0, #0x118                 	// #280
  40ce80:	bl	402530 <malloc@plt>
  40ce84:	cbz	x0, 40cf30 <ferror@plt+0xa4e0>
  40ce88:	mov	x27, x0
  40ce8c:	strh	w24, [x0, #22]
  40ce90:	strh	w26, [x0, #18]
  40ce94:	str	xzr, [x0, #8]
  40ce98:	add	x0, x0, #0x18
  40ce9c:	mov	x1, x25
  40cea0:	mov	x2, x26
  40cea4:	bl	402330 <memcpy@plt>
  40cea8:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40ceac:	ldr	w9, [x8, #3472]
  40ceb0:	str	x20, [x27]
  40ceb4:	str	x27, [x19, x28, lsl #3]
  40ceb8:	add	w10, w9, #0x1
  40cebc:	str	w10, [x8, #3472]
  40cec0:	cbnz	w9, 40cecc <ferror@plt+0xa47c>
  40cec4:	mov	w0, #0x1                   	// #1
  40cec8:	bl	402400 <sethostent@plt>
  40cecc:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40ced0:	ldr	x8, [x8, #4016]
  40ced4:	ldr	x0, [x8]
  40ced8:	bl	402840 <fflush@plt>
  40cedc:	mov	x0, x25
  40cee0:	mov	w1, w26
  40cee4:	mov	w2, w24
  40cee8:	bl	402780 <gethostbyaddr@plt>
  40ceec:	cbz	x0, 40cf00 <ferror@plt+0xa4b0>
  40cef0:	ldr	x0, [x0]
  40cef4:	bl	402640 <strdup@plt>
  40cef8:	str	x0, [x27, #8]
  40cefc:	b	40cf04 <ferror@plt+0xa4b4>
  40cf00:	ldr	x0, [x27, #8]
  40cf04:	ldur	w4, [x29, #-4]
  40cf08:	ldr	x3, [sp]
  40cf0c:	cbz	x0, 40cf38 <ferror@plt+0xa4e8>
  40cf10:	ldp	x20, x19, [sp, #96]
  40cf14:	ldp	x22, x21, [sp, #80]
  40cf18:	ldp	x24, x23, [sp, #64]
  40cf1c:	ldp	x26, x25, [sp, #48]
  40cf20:	ldp	x28, x27, [sp, #32]
  40cf24:	ldp	x29, x30, [sp, #16]
  40cf28:	add	sp, sp, #0x70
  40cf2c:	ret
  40cf30:	ldur	w4, [x29, #-4]
  40cf34:	ldr	x3, [sp]
  40cf38:	mov	w0, w22
  40cf3c:	mov	w1, w23
  40cf40:	mov	x2, x21
  40cf44:	ldp	x20, x19, [sp, #96]
  40cf48:	ldp	x22, x21, [sp, #80]
  40cf4c:	ldp	x24, x23, [sp, #64]
  40cf50:	ldp	x26, x25, [sp, #48]
  40cf54:	ldp	x28, x27, [sp, #32]
  40cf58:	ldp	x29, x30, [sp, #16]
  40cf5c:	add	sp, sp, #0x70
  40cf60:	b	40cb34 <ferror@plt+0xa0e4>
  40cf64:	ldr	w8, [x21, #8]
  40cf68:	add	x9, x21, #0xc
  40cf6c:	mov	w10, #0x4                   	// #4
  40cf70:	mov	w11, #0x2                   	// #2
  40cf74:	cmn	w8, #0x10, lsl #12
  40cf78:	csel	w8, w10, w23, eq  // eq = none
  40cf7c:	csel	w24, w11, w24, eq  // eq = none
  40cf80:	csel	x25, x9, x21, eq  // eq = none
  40cf84:	b	40ce10 <ferror@plt+0xa3c0>
  40cf88:	adrp	x3, 42f000 <stdin@@GLIBC_2.17+0x2218>
  40cf8c:	add	x3, x3, #0xc90
  40cf90:	mov	w4, #0x100                 	// #256
  40cf94:	b	40cd28 <ferror@plt+0xa2d8>
  40cf98:	stp	x29, x30, [sp, #-80]!
  40cf9c:	stp	x20, x19, [sp, #64]
  40cfa0:	mov	x19, x2
  40cfa4:	cmp	w3, #0x3
  40cfa8:	str	x25, [sp, #16]
  40cfac:	stp	x24, x23, [sp, #32]
  40cfb0:	stp	x22, x21, [sp, #48]
  40cfb4:	mov	x29, sp
  40cfb8:	b.lt	40d00c <ferror@plt+0xa5bc>  // b.tstop
  40cfbc:	cmp	w1, #0x1
  40cfc0:	b.lt	40d00c <ferror@plt+0xa5bc>  // b.tstop
  40cfc4:	adrp	x22, 417000 <ferror@plt+0x145b0>
  40cfc8:	mov	w20, w3
  40cfcc:	mov	x21, x0
  40cfd0:	mov	x24, xzr
  40cfd4:	mov	w25, w1
  40cfd8:	add	x22, x22, #0xf2e
  40cfdc:	mov	x23, x19
  40cfe0:	ldrb	w2, [x21, x24]
  40cfe4:	mov	x0, x23
  40cfe8:	mov	x1, x22
  40cfec:	bl	402450 <sprintf@plt>
  40cff0:	cmp	w20, #0x5
  40cff4:	b.lt	40d00c <ferror@plt+0xa5bc>  // b.tstop
  40cff8:	add	x24, x24, #0x1
  40cffc:	add	x23, x23, #0x2
  40d000:	cmp	x24, x25
  40d004:	sub	w20, w20, #0x2
  40d008:	b.cc	40cfe0 <ferror@plt+0xa590>  // b.lo, b.ul, b.last
  40d00c:	mov	x0, x19
  40d010:	ldp	x20, x19, [sp, #64]
  40d014:	ldp	x22, x21, [sp, #48]
  40d018:	ldp	x24, x23, [sp, #32]
  40d01c:	ldr	x25, [sp, #16]
  40d020:	ldp	x29, x30, [sp], #80
  40d024:	ret
  40d028:	sub	sp, sp, #0x50
  40d02c:	stp	x29, x30, [sp, #16]
  40d030:	stp	x24, x23, [sp, #32]
  40d034:	stp	x22, x21, [sp, #48]
  40d038:	stp	x20, x19, [sp, #64]
  40d03c:	add	x29, sp, #0x10
  40d040:	mov	x20, x3
  40d044:	mov	w22, w2
  40d048:	mov	x19, x1
  40d04c:	mov	x21, x0
  40d050:	bl	402360 <strlen@plt>
  40d054:	tbnz	w0, #0, 40d0dc <ferror@plt+0xa68c>
  40d058:	cbz	w22, 40d0e4 <ferror@plt+0xa694>
  40d05c:	mov	x23, xzr
  40d060:	mov	w24, w22
  40d064:	mov	x0, x21
  40d068:	bl	402360 <strlen@plt>
  40d06c:	cmp	x0, #0x2
  40d070:	b.cc	40d0e8 <ferror@plt+0xa698>  // b.lo, b.ul, b.last
  40d074:	add	x0, sp, #0x4
  40d078:	mov	w2, #0x2                   	// #2
  40d07c:	mov	x1, x21
  40d080:	bl	402960 <strncpy@plt>
  40d084:	strb	wzr, [sp, #6]
  40d088:	bl	4029c0 <__errno_location@plt>
  40d08c:	mov	x22, x0
  40d090:	str	wzr, [x0]
  40d094:	add	x0, sp, #0x4
  40d098:	add	x1, sp, #0x8
  40d09c:	mov	w2, #0x10                  	// #16
  40d0a0:	bl	402350 <strtoul@plt>
  40d0a4:	ldr	w8, [x22]
  40d0a8:	cbnz	w8, 40d0dc <ferror@plt+0xa68c>
  40d0ac:	cmp	w0, #0xff
  40d0b0:	b.hi	40d0dc <ferror@plt+0xa68c>  // b.pmore
  40d0b4:	ldr	x8, [sp, #8]
  40d0b8:	ldrb	w8, [x8]
  40d0bc:	cbnz	w8, 40d0dc <ferror@plt+0xa68c>
  40d0c0:	strb	w0, [x19, x23]
  40d0c4:	add	x23, x23, #0x1
  40d0c8:	cmp	x24, x23
  40d0cc:	add	x21, x21, #0x2
  40d0d0:	b.ne	40d064 <ferror@plt+0xa614>  // b.any
  40d0d4:	mov	w23, w24
  40d0d8:	b	40d0e8 <ferror@plt+0xa698>
  40d0dc:	mov	x19, xzr
  40d0e0:	b	40d0f0 <ferror@plt+0xa6a0>
  40d0e4:	mov	w23, wzr
  40d0e8:	cbz	x20, 40d0f0 <ferror@plt+0xa6a0>
  40d0ec:	str	w23, [x20]
  40d0f0:	mov	x0, x19
  40d0f4:	ldp	x20, x19, [sp, #64]
  40d0f8:	ldp	x22, x21, [sp, #48]
  40d0fc:	ldp	x24, x23, [sp, #32]
  40d100:	ldp	x29, x30, [sp, #16]
  40d104:	add	sp, sp, #0x50
  40d108:	ret
  40d10c:	cmp	w2, #0x1
  40d110:	b.lt	40d1b0 <ferror@plt+0xa760>  // b.tstop
  40d114:	mov	w8, w2
  40d118:	add	x9, x0, #0x1
  40d11c:	ldurb	w10, [x9, #-1]
  40d120:	sub	w11, w10, #0x41
  40d124:	cmp	w11, #0x5
  40d128:	b.hi	40d134 <ferror@plt+0xa6e4>  // b.pmore
  40d12c:	sub	w10, w10, #0x37
  40d130:	b	40d154 <ferror@plt+0xa704>
  40d134:	sub	w11, w10, #0x61
  40d138:	cmp	w11, #0x5
  40d13c:	b.hi	40d148 <ferror@plt+0xa6f8>  // b.pmore
  40d140:	sub	w10, w10, #0x57
  40d144:	b	40d154 <ferror@plt+0xa704>
  40d148:	sub	w10, w10, #0x30
  40d14c:	cmp	w10, #0x9
  40d150:	b.hi	40d1b8 <ferror@plt+0xa768>  // b.pmore
  40d154:	tbnz	w10, #31, 40d1b8 <ferror@plt+0xa768>
  40d158:	lsl	w10, w10, #4
  40d15c:	strb	w10, [x1]
  40d160:	ldrb	w11, [x9]
  40d164:	sub	w12, w11, #0x41
  40d168:	cmp	w12, #0x5
  40d16c:	b.hi	40d178 <ferror@plt+0xa728>  // b.pmore
  40d170:	sub	w11, w11, #0x37
  40d174:	b	40d198 <ferror@plt+0xa748>
  40d178:	sub	w12, w11, #0x61
  40d17c:	cmp	w12, #0x5
  40d180:	b.hi	40d18c <ferror@plt+0xa73c>  // b.pmore
  40d184:	sub	w11, w11, #0x57
  40d188:	b	40d198 <ferror@plt+0xa748>
  40d18c:	sub	w11, w11, #0x30
  40d190:	cmp	w11, #0x9
  40d194:	b.hi	40d1b8 <ferror@plt+0xa768>  // b.pmore
  40d198:	tbnz	w11, #31, 40d1b8 <ferror@plt+0xa768>
  40d19c:	orr	w10, w10, w11
  40d1a0:	subs	x8, x8, #0x1
  40d1a4:	strb	w10, [x1], #1
  40d1a8:	add	x9, x9, #0x2
  40d1ac:	b.ne	40d11c <ferror@plt+0xa6cc>  // b.any
  40d1b0:	mov	w0, wzr
  40d1b4:	ret
  40d1b8:	mov	w0, #0xffffffff            	// #-1
  40d1bc:	ret
  40d1c0:	sub	sp, sp, #0x60
  40d1c4:	stp	x20, x19, [sp, #80]
  40d1c8:	mov	x19, x2
  40d1cc:	rev	w8, w0
  40d1d0:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d1d4:	adrp	x4, 416000 <ferror@plt+0x135b0>
  40d1d8:	mov	x20, x1
  40d1dc:	str	x0, [sp, #8]
  40d1e0:	lsr	w3, w8, #16
  40d1e4:	add	x2, x2, #0xa51
  40d1e8:	add	x4, x4, #0x4d0
  40d1ec:	mov	x0, x1
  40d1f0:	mov	x1, x19
  40d1f4:	stp	x29, x30, [sp, #16]
  40d1f8:	stp	x26, x25, [sp, #32]
  40d1fc:	stp	x24, x23, [sp, #48]
  40d200:	stp	x22, x21, [sp, #64]
  40d204:	add	x29, sp, #0x10
  40d208:	bl	4024c0 <snprintf@plt>
  40d20c:	tbnz	w0, #31, 40d27c <ferror@plt+0xa82c>
  40d210:	add	x8, sp, #0x8
  40d214:	adrp	x21, 416000 <ferror@plt+0x135b0>
  40d218:	adrp	x25, 416000 <ferror@plt+0x135b0>
  40d21c:	adrp	x22, 417000 <ferror@plt+0x145b0>
  40d220:	mov	x24, xzr
  40d224:	mov	x23, xzr
  40d228:	add	x21, x21, #0x4d0
  40d22c:	add	x25, x25, #0x68b
  40d230:	orr	x26, x8, #0x2
  40d234:	add	x22, x22, #0xa51
  40d238:	cmp	x24, #0x6
  40d23c:	add	x23, x23, w0, uxtw
  40d240:	b.eq	40d278 <ferror@plt+0xa828>  // b.none
  40d244:	ldrh	w8, [x26, x24]
  40d248:	cmp	x24, #0x4
  40d24c:	csel	x21, x25, x21, eq  // eq = none
  40d250:	add	x0, x20, x23
  40d254:	rev	w8, w8
  40d258:	lsr	w3, w8, #16
  40d25c:	sub	x1, x19, x23
  40d260:	mov	x2, x22
  40d264:	mov	x4, x21
  40d268:	bl	4024c0 <snprintf@plt>
  40d26c:	add	x24, x24, #0x2
  40d270:	tbz	w0, #31, 40d238 <ferror@plt+0xa7e8>
  40d274:	b	40d27c <ferror@plt+0xa82c>
  40d278:	mov	w0, w23
  40d27c:	ldp	x20, x19, [sp, #80]
  40d280:	ldp	x22, x21, [sp, #64]
  40d284:	ldp	x24, x23, [sp, #48]
  40d288:	ldp	x26, x25, [sp, #32]
  40d28c:	ldp	x29, x30, [sp, #16]
  40d290:	add	sp, sp, #0x60
  40d294:	ret
  40d298:	stp	x29, x30, [sp, #-64]!
  40d29c:	stp	x24, x23, [sp, #16]
  40d2a0:	stp	x22, x21, [sp, #32]
  40d2a4:	stp	x20, x19, [sp, #48]
  40d2a8:	mov	x29, sp
  40d2ac:	cbz	x1, 40d31c <ferror@plt+0xa8cc>
  40d2b0:	mov	x19, x2
  40d2b4:	mov	x20, x1
  40d2b8:	mov	x21, x0
  40d2bc:	bl	402730 <__ctype_b_loc@plt>
  40d2c0:	adrp	x23, 417000 <ferror@plt+0x145b0>
  40d2c4:	mov	x22, x0
  40d2c8:	add	x23, x23, #0xa56
  40d2cc:	ldrb	w24, [x21]
  40d2d0:	cmp	x24, #0x5c
  40d2d4:	b.eq	40d2f4 <ferror@plt+0xa8a4>  // b.none
  40d2d8:	ldr	x8, [x22]
  40d2dc:	ldrh	w8, [x8, x24, lsl #1]
  40d2e0:	tbz	w8, #14, 40d2f4 <ferror@plt+0xa8a4>
  40d2e4:	mov	x0, x19
  40d2e8:	mov	w1, w24
  40d2ec:	bl	4027f0 <strchr@plt>
  40d2f0:	cbz	x0, 40d310 <ferror@plt+0xa8c0>
  40d2f4:	mov	x0, x23
  40d2f8:	mov	w1, w24
  40d2fc:	bl	4029a0 <printf@plt>
  40d300:	subs	x20, x20, #0x1
  40d304:	add	x21, x21, #0x1
  40d308:	b.ne	40d2cc <ferror@plt+0xa87c>  // b.any
  40d30c:	b	40d31c <ferror@plt+0xa8cc>
  40d310:	mov	w0, w24
  40d314:	bl	4029e0 <putchar@plt>
  40d318:	b	40d300 <ferror@plt+0xa8b0>
  40d31c:	ldp	x20, x19, [sp, #48]
  40d320:	ldp	x22, x21, [sp, #32]
  40d324:	ldp	x24, x23, [sp, #16]
  40d328:	ldp	x29, x30, [sp], #64
  40d32c:	ret
  40d330:	sub	sp, sp, #0x60
  40d334:	stp	x29, x30, [sp, #64]
  40d338:	add	x29, sp, #0x40
  40d33c:	stp	x20, x19, [sp, #80]
  40d340:	mov	x19, x0
  40d344:	sub	x0, x29, #0x10
  40d348:	mov	x1, xzr
  40d34c:	bl	4025c0 <gettimeofday@plt>
  40d350:	sub	x0, x29, #0x10
  40d354:	bl	4024f0 <localtime@plt>
  40d358:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40d35c:	ldr	x8, [x8, #4032]
  40d360:	mov	x3, x0
  40d364:	ldr	w8, [x8]
  40d368:	cbz	w8, 40d398 <ferror@plt+0xa948>
  40d36c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d370:	add	x2, x2, #0xa5c
  40d374:	add	x0, sp, #0x8
  40d378:	mov	w1, #0x28                  	// #40
  40d37c:	bl	402490 <strftime@plt>
  40d380:	ldur	x3, [x29, #-8]
  40d384:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40d388:	add	x1, x1, #0xa6e
  40d38c:	add	x2, sp, #0x8
  40d390:	mov	x0, x19
  40d394:	b	40d3c4 <ferror@plt+0xa974>
  40d398:	mov	x0, x3
  40d39c:	bl	4028e0 <asctime@plt>
  40d3a0:	mov	x20, x0
  40d3a4:	bl	402360 <strlen@plt>
  40d3a8:	add	x8, x0, x20
  40d3ac:	sturb	wzr, [x8, #-1]
  40d3b0:	ldur	x3, [x29, #-8]
  40d3b4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40d3b8:	add	x1, x1, #0xa7a
  40d3bc:	mov	x0, x19
  40d3c0:	mov	x2, x20
  40d3c4:	bl	402a10 <fprintf@plt>
  40d3c8:	ldp	x20, x19, [sp, #80]
  40d3cc:	ldp	x29, x30, [sp, #64]
  40d3d0:	mov	w0, wzr
  40d3d4:	add	sp, sp, #0x60
  40d3d8:	ret
  40d3dc:	sub	sp, sp, #0x70
  40d3e0:	stp	x29, x30, [sp, #64]
  40d3e4:	stp	x22, x21, [sp, #80]
  40d3e8:	stp	x20, x19, [sp, #96]
  40d3ec:	ldr	x8, [x2, #40]
  40d3f0:	mov	x20, x1
  40d3f4:	mov	x19, x0
  40d3f8:	add	x29, sp, #0x40
  40d3fc:	cbz	x8, 40d45c <ferror@plt+0xaa0c>
  40d400:	ldr	w22, [x8, #4]
  40d404:	cbz	w22, 40d438 <ferror@plt+0xa9e8>
  40d408:	ldr	x8, [x2, #296]
  40d40c:	cbz	x8, 40d464 <ferror@plt+0xaa14>
  40d410:	bl	410414 <ferror@plt+0xd9c4>
  40d414:	tbz	w0, #0, 40d4b0 <ferror@plt+0xaa60>
  40d418:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d41c:	add	x2, x2, #0xa92
  40d420:	mov	w0, #0x2                   	// #2
  40d424:	mov	w1, #0x6                   	// #6
  40d428:	mov	x3, xzr
  40d42c:	mov	w4, w22
  40d430:	bl	41053c <ferror@plt+0xdaec>
  40d434:	b	40d45c <ferror@plt+0xaa0c>
  40d438:	bl	410414 <ferror@plt+0xd9c4>
  40d43c:	tbz	w0, #0, 40d4c8 <ferror@plt+0xaa78>
  40d440:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d444:	add	x2, x2, #0x5b
  40d448:	mov	w0, #0x2                   	// #2
  40d44c:	mov	w1, #0x6                   	// #6
  40d450:	mov	x3, xzr
  40d454:	mov	x4, xzr
  40d458:	bl	410b5c <ferror@plt+0xe10c>
  40d45c:	mov	w22, wzr
  40d460:	b	40d4f4 <ferror@plt+0xaaa4>
  40d464:	mov	w0, w22
  40d468:	bl	40f448 <ferror@plt+0xc9f8>
  40d46c:	mov	x21, x0
  40d470:	bl	410414 <ferror@plt+0xd9c4>
  40d474:	tbz	w0, #0, 40d498 <ferror@plt+0xaa48>
  40d478:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d47c:	add	x2, x2, #0x5b
  40d480:	mov	w0, #0x2                   	// #2
  40d484:	mov	w1, #0x6                   	// #6
  40d488:	mov	x3, xzr
  40d48c:	mov	x4, x21
  40d490:	bl	410924 <ferror@plt+0xded4>
  40d494:	mov	x21, xzr
  40d498:	mov	w0, w22
  40d49c:	bl	40f66c <ferror@plt+0xcc1c>
  40d4a0:	mvn	w8, w0
  40d4a4:	and	w22, w8, #0x1
  40d4a8:	cbnz	x21, 40d4d4 <ferror@plt+0xaa84>
  40d4ac:	b	40d4f4 <ferror@plt+0xaaa4>
  40d4b0:	mov	w0, w22
  40d4b4:	bl	40f40c <ferror@plt+0xc9bc>
  40d4b8:	mov	x21, x0
  40d4bc:	mov	w22, wzr
  40d4c0:	cbnz	x21, 40d4d4 <ferror@plt+0xaa84>
  40d4c4:	b	40d4f4 <ferror@plt+0xaaa4>
  40d4c8:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40d4cc:	mov	w22, wzr
  40d4d0:	add	x21, x21, #0xa9d
  40d4d4:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d4d8:	add	x2, x2, #0xaa2
  40d4dc:	mov	x0, sp
  40d4e0:	mov	w1, #0x40                  	// #64
  40d4e4:	mov	x3, x20
  40d4e8:	mov	x4, x21
  40d4ec:	bl	4024c0 <snprintf@plt>
  40d4f0:	mov	x20, sp
  40d4f4:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d4f8:	add	x2, x2, #0xaa8
  40d4fc:	mov	w0, #0x4                   	// #4
  40d500:	mov	w1, wzr
  40d504:	mov	x3, x19
  40d508:	mov	x4, x20
  40d50c:	bl	410924 <ferror@plt+0xded4>
  40d510:	mov	w0, w22
  40d514:	ldp	x20, x19, [sp, #96]
  40d518:	ldp	x22, x21, [sp, #80]
  40d51c:	ldp	x29, x30, [sp, #64]
  40d520:	add	sp, sp, #0x70
  40d524:	ret
  40d528:	sub	sp, sp, #0x70
  40d52c:	stp	x29, x30, [sp, #16]
  40d530:	stp	x28, x27, [sp, #32]
  40d534:	stp	x26, x25, [sp, #48]
  40d538:	stp	x24, x23, [sp, #64]
  40d53c:	stp	x22, x21, [sp, #80]
  40d540:	stp	x20, x19, [sp, #96]
  40d544:	add	x29, sp, #0x10
  40d548:	mov	x21, x2
  40d54c:	mov	x19, x1
  40d550:	mov	x22, x0
  40d554:	bl	402770 <getline@plt>
  40d558:	mov	x20, x0
  40d55c:	tbnz	x0, #63, 40d6ac <ferror@plt+0xac5c>
  40d560:	adrp	x28, 428000 <ferror@plt+0x255b0>
  40d564:	ldr	x28, [x28, #3992]
  40d568:	mov	w1, #0x23                  	// #35
  40d56c:	ldr	w8, [x28]
  40d570:	add	w8, w8, #0x1
  40d574:	str	w8, [x28]
  40d578:	ldr	x23, [x22]
  40d57c:	mov	x0, x23
  40d580:	bl	4027f0 <strchr@plt>
  40d584:	cbz	x0, 40d590 <ferror@plt+0xab40>
  40d588:	strb	wzr, [x0]
  40d58c:	ldr	x23, [x22]
  40d590:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40d594:	add	x1, x1, #0xaaf
  40d598:	mov	x0, x23
  40d59c:	bl	402930 <strstr@plt>
  40d5a0:	cbz	x0, 40d6ac <ferror@plt+0xac5c>
  40d5a4:	adrp	x23, 417000 <ferror@plt+0x145b0>
  40d5a8:	mov	x25, x0
  40d5ac:	add	x23, x23, #0xaaf
  40d5b0:	add	x0, sp, #0x8
  40d5b4:	mov	x1, sp
  40d5b8:	mov	x2, x21
  40d5bc:	stp	xzr, xzr, [sp]
  40d5c0:	bl	402770 <getline@plt>
  40d5c4:	mov	x24, x0
  40d5c8:	tbnz	x0, #63, 40d65c <ferror@plt+0xac0c>
  40d5cc:	ldr	w8, [x28]
  40d5d0:	mov	w1, #0x23                  	// #35
  40d5d4:	add	w8, w8, #0x1
  40d5d8:	str	w8, [x28]
  40d5dc:	strb	wzr, [x25]
  40d5e0:	ldr	x25, [sp, #8]
  40d5e4:	mov	x0, x25
  40d5e8:	bl	4027f0 <strchr@plt>
  40d5ec:	cbz	x0, 40d5f8 <ferror@plt+0xaba8>
  40d5f0:	strb	wzr, [x0]
  40d5f4:	ldr	x25, [sp, #8]
  40d5f8:	ldr	x26, [x22]
  40d5fc:	mov	x0, x26
  40d600:	bl	402360 <strlen@plt>
  40d604:	mov	x27, x0
  40d608:	mov	x0, x25
  40d60c:	bl	402360 <strlen@plt>
  40d610:	add	x8, x27, x0
  40d614:	add	x1, x8, #0x1
  40d618:	mov	x0, x26
  40d61c:	str	x1, [x19]
  40d620:	bl	402620 <realloc@plt>
  40d624:	str	x0, [x22]
  40d628:	cbz	x0, 40d684 <ferror@plt+0xac34>
  40d62c:	ldr	x1, [sp, #8]
  40d630:	add	x8, x20, x24
  40d634:	sub	x20, x8, #0x2
  40d638:	bl	402590 <strcat@plt>
  40d63c:	ldr	x0, [sp, #8]
  40d640:	bl	4027a0 <free@plt>
  40d644:	ldr	x0, [x22]
  40d648:	mov	x1, x23
  40d64c:	bl	402930 <strstr@plt>
  40d650:	mov	x25, x0
  40d654:	cbnz	x0, 40d5b0 <ferror@plt+0xab60>
  40d658:	b	40d6ac <ferror@plt+0xac5c>
  40d65c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40d660:	ldr	x8, [x8, #3984]
  40d664:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40d668:	add	x0, x0, #0xab2
  40d66c:	mov	w1, #0x1a                  	// #26
  40d670:	ldr	x3, [x8]
  40d674:	mov	w2, #0x1                   	// #1
  40d678:	bl	402810 <fwrite@plt>
  40d67c:	mov	x20, x24
  40d680:	b	40d6ac <ferror@plt+0xac5c>
  40d684:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40d688:	ldr	x8, [x8, #3984]
  40d68c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40d690:	add	x0, x0, #0xacd
  40d694:	mov	w1, #0xe                   	// #14
  40d698:	ldr	x3, [x8]
  40d69c:	mov	w2, #0x1                   	// #1
  40d6a0:	bl	402810 <fwrite@plt>
  40d6a4:	str	xzr, [x19]
  40d6a8:	mov	x20, #0xffffffffffffffff    	// #-1
  40d6ac:	mov	x0, x20
  40d6b0:	ldp	x20, x19, [sp, #96]
  40d6b4:	ldp	x22, x21, [sp, #80]
  40d6b8:	ldp	x24, x23, [sp, #64]
  40d6bc:	ldp	x26, x25, [sp, #48]
  40d6c0:	ldp	x28, x27, [sp, #32]
  40d6c4:	ldp	x29, x30, [sp, #16]
  40d6c8:	add	sp, sp, #0x70
  40d6cc:	ret
  40d6d0:	stp	x29, x30, [sp, #-64]!
  40d6d4:	stp	x24, x23, [sp, #16]
  40d6d8:	stp	x22, x21, [sp, #32]
  40d6dc:	stp	x20, x19, [sp, #48]
  40d6e0:	ldrb	w8, [x0]
  40d6e4:	mov	x19, x1
  40d6e8:	mov	x29, sp
  40d6ec:	cbz	w8, 40d784 <ferror@plt+0xad34>
  40d6f0:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40d6f4:	mov	x22, x0
  40d6f8:	mov	w20, wzr
  40d6fc:	sub	w23, w2, #0x1
  40d700:	add	x21, x21, #0x729
  40d704:	mov	x0, x22
  40d708:	mov	x1, x21
  40d70c:	bl	4027e0 <strspn@plt>
  40d710:	add	x22, x22, x0
  40d714:	ldrb	w1, [x22]
  40d718:	cbz	w1, 40d788 <ferror@plt+0xad38>
  40d71c:	cmp	w20, w23
  40d720:	b.ge	40d7a4 <ferror@plt+0xad54>  // b.tcont
  40d724:	cmp	w1, #0x27
  40d728:	b.eq	40d734 <ferror@plt+0xace4>  // b.none
  40d72c:	cmp	w1, #0x22
  40d730:	b.ne	40d74c <ferror@plt+0xacfc>  // b.any
  40d734:	add	x0, x22, #0x1
  40d738:	str	x0, [x19, w20, sxtw #3]
  40d73c:	bl	4027f0 <strchr@plt>
  40d740:	cbz	x0, 40d7bc <ferror@plt+0xad6c>
  40d744:	add	w20, w20, #0x1
  40d748:	b	40d770 <ferror@plt+0xad20>
  40d74c:	mov	x0, x22
  40d750:	mov	x1, x21
  40d754:	add	w24, w20, #0x1
  40d758:	str	x22, [x19, w20, sxtw #3]
  40d75c:	bl	402980 <strcspn@plt>
  40d760:	add	x0, x22, x0
  40d764:	ldrb	w8, [x0]
  40d768:	mov	w20, w24
  40d76c:	cbz	w8, 40d788 <ferror@plt+0xad38>
  40d770:	mov	x22, x0
  40d774:	ldrb	w8, [x22, #1]!
  40d778:	strb	wzr, [x0]
  40d77c:	cbnz	w8, 40d704 <ferror@plt+0xacb4>
  40d780:	b	40d788 <ferror@plt+0xad38>
  40d784:	mov	w20, wzr
  40d788:	str	xzr, [x19, w20, sxtw #3]
  40d78c:	mov	w0, w20
  40d790:	ldp	x20, x19, [sp, #48]
  40d794:	ldp	x22, x21, [sp, #32]
  40d798:	ldp	x24, x23, [sp, #16]
  40d79c:	ldp	x29, x30, [sp], #64
  40d7a0:	ret
  40d7a4:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40d7a8:	ldr	x8, [x8, #3984]
  40d7ac:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40d7b0:	add	x0, x0, #0xadc
  40d7b4:	mov	w1, #0x1e                  	// #30
  40d7b8:	b	40d7d0 <ferror@plt+0xad80>
  40d7bc:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40d7c0:	ldr	x8, [x8, #3984]
  40d7c4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40d7c8:	add	x0, x0, #0xafb
  40d7cc:	mov	w1, #0x1b                  	// #27
  40d7d0:	ldr	x3, [x8]
  40d7d4:	mov	w2, #0x1                   	// #1
  40d7d8:	bl	402810 <fwrite@plt>
  40d7dc:	mov	w0, #0x1                   	// #1
  40d7e0:	bl	402380 <exit@plt>
  40d7e4:	stp	x29, x30, [sp, #-48]!
  40d7e8:	str	x21, [sp, #16]
  40d7ec:	stp	x20, x19, [sp, #32]
  40d7f0:	ldp	w8, w19, [x1, #16]
  40d7f4:	mov	x29, sp
  40d7f8:	mov	x20, x0
  40d7fc:	add	x0, x29, #0x18
  40d800:	str	x8, [x29, #24]
  40d804:	bl	4024f0 <localtime@plt>
  40d808:	bl	4028e0 <asctime@plt>
  40d80c:	mov	x21, x0
  40d810:	bl	402360 <strlen@plt>
  40d814:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40d818:	add	x8, x0, x21
  40d81c:	add	x1, x1, #0xb17
  40d820:	mov	x0, x20
  40d824:	mov	x2, x21
  40d828:	mov	x3, x19
  40d82c:	sturb	wzr, [x8, #-1]
  40d830:	bl	402a10 <fprintf@plt>
  40d834:	ldp	x20, x19, [sp, #32]
  40d838:	ldr	x21, [sp, #16]
  40d83c:	ldp	x29, x30, [sp], #48
  40d840:	ret
  40d844:	stp	x29, x30, [sp, #-32]!
  40d848:	str	x19, [sp, #16]
  40d84c:	mov	x19, x1
  40d850:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40d854:	mov	w2, w0
  40d858:	add	x1, x1, #0x651
  40d85c:	mov	x0, x19
  40d860:	mov	x29, sp
  40d864:	bl	402450 <sprintf@plt>
  40d868:	mov	x0, x19
  40d86c:	ldr	x19, [sp, #16]
  40d870:	ldp	x29, x30, [sp], #32
  40d874:	ret
  40d878:	stp	x29, x30, [sp, #-48]!
  40d87c:	stp	x20, x19, [sp, #32]
  40d880:	mov	x20, x0
  40d884:	mov	x0, x1
  40d888:	str	x21, [sp, #16]
  40d88c:	mov	x29, sp
  40d890:	mov	x19, x1
  40d894:	bl	402360 <strlen@plt>
  40d898:	cmp	x0, #0x17
  40d89c:	b.ne	40d91c <ferror@plt+0xaecc>  // b.any
  40d8a0:	mov	w8, #0x2                   	// #2
  40d8a4:	ldrb	w9, [x19, x8]
  40d8a8:	cmp	w9, #0x3a
  40d8ac:	b.ne	40d91c <ferror@plt+0xaecc>  // b.any
  40d8b0:	add	x8, x8, #0x3
  40d8b4:	cmp	x8, #0x17
  40d8b8:	b.ne	40d8a4 <ferror@plt+0xae54>  // b.any
  40d8bc:	mov	w21, #0x38                  	// #56
  40d8c0:	str	xzr, [x20]
  40d8c4:	add	x1, x29, #0x18
  40d8c8:	mov	w2, #0x10                  	// #16
  40d8cc:	mov	x0, x19
  40d8d0:	bl	402350 <strtoul@plt>
  40d8d4:	mov	x8, x0
  40d8d8:	cmp	x0, #0xff
  40d8dc:	mov	w0, #0xffffffff            	// #-1
  40d8e0:	b.hi	40d920 <ferror@plt+0xaed0>  // b.pmore
  40d8e4:	ldr	x9, [x29, #24]
  40d8e8:	add	x10, x19, #0x2
  40d8ec:	cmp	x10, x9
  40d8f0:	b.ne	40d920 <ferror@plt+0xaed0>  // b.any
  40d8f4:	ldr	x9, [x20]
  40d8f8:	lsl	x8, x8, x21
  40d8fc:	sub	x21, x21, #0x8
  40d900:	cmn	x21, #0x8
  40d904:	orr	x8, x9, x8
  40d908:	add	x19, x19, #0x3
  40d90c:	str	x8, [x20]
  40d910:	b.ne	40d8c4 <ferror@plt+0xae74>  // b.any
  40d914:	mov	w0, wzr
  40d918:	b	40d920 <ferror@plt+0xaed0>
  40d91c:	mov	w0, #0xffffffff            	// #-1
  40d920:	ldp	x20, x19, [sp, #32]
  40d924:	ldr	x21, [sp, #16]
  40d928:	ldp	x29, x30, [sp], #48
  40d92c:	ret
  40d930:	cmp	w0, #0x5
  40d934:	mov	w0, w1
  40d938:	b.ne	40d950 <ferror@plt+0xaf00>  // b.any
  40d93c:	cmp	w0, #0x80
  40d940:	b.eq	40d954 <ferror@plt+0xaf04>  // b.none
  40d944:	cmp	w0, #0x81
  40d948:	b.ne	40d950 <ferror@plt+0xaf00>  // b.any
  40d94c:	mov	w0, #0xa                   	// #10
  40d950:	ret
  40d954:	mov	w0, #0x2                   	// #2
  40d958:	ret
  40d95c:	stp	x29, x30, [sp, #-64]!
  40d960:	stp	x28, x23, [sp, #16]
  40d964:	stp	x22, x21, [sp, #32]
  40d968:	stp	x20, x19, [sp, #48]
  40d96c:	mov	x29, sp
  40d970:	sub	sp, sp, #0x9b0
  40d974:	ldr	x23, [x1, #184]
  40d978:	mov	x19, x0
  40d97c:	cbz	x23, 40d98c <ferror@plt+0xaf3c>
  40d980:	mov	w20, #0xc0                  	// #192
  40d984:	mov	x21, x19
  40d988:	b	40d99c <ferror@plt+0xaf4c>
  40d98c:	ldr	x23, [x1, #56]
  40d990:	cbz	x23, 40da0c <ferror@plt+0xafbc>
  40d994:	sub	x21, x29, #0x60
  40d998:	mov	w20, #0x60                  	// #96
  40d99c:	ldrh	w8, [x23]
  40d9a0:	sub	x22, x8, #0x4
  40d9a4:	subs	w8, w20, w22
  40d9a8:	b.le	40d9c0 <ferror@plt+0xaf70>
  40d9ac:	add	x0, x21, x22
  40d9b0:	sxtw	x2, w8
  40d9b4:	mov	w1, wzr
  40d9b8:	bl	4025b0 <memset@plt>
  40d9bc:	b	40d9c4 <ferror@plt+0xaf74>
  40d9c0:	mov	x22, x20
  40d9c4:	add	x1, x23, #0x4
  40d9c8:	mov	x0, x21
  40d9cc:	mov	x2, x22
  40d9d0:	bl	402330 <memcpy@plt>
  40d9d4:	cmp	x21, x19
  40d9d8:	b.eq	40d9f0 <ferror@plt+0xafa0>  // b.none
  40d9dc:	add	x8, x21, #0x60
  40d9e0:	ldr	w9, [x21], #4
  40d9e4:	cmp	x21, x8
  40d9e8:	str	x9, [x19], #8
  40d9ec:	b.cc	40d9e0 <ferror@plt+0xaf90>  // b.lo, b.ul, b.last
  40d9f0:	mov	w0, w20
  40d9f4:	add	sp, sp, #0x9b0
  40d9f8:	ldp	x20, x19, [sp, #48]
  40d9fc:	ldp	x22, x21, [sp, #32]
  40da00:	ldp	x28, x23, [sp, #16]
  40da04:	ldp	x29, x30, [sp], #64
  40da08:	ret
  40da0c:	ldr	x2, [x1, #96]
  40da10:	cbz	x2, 40da88 <ferror@plt+0xb038>
  40da14:	ldrh	w8, [x2], #4
  40da18:	add	x0, sp, #0x8
  40da1c:	mov	w1, #0x128                 	// #296
  40da20:	sub	w3, w8, #0x4
  40da24:	bl	4137a0 <ferror@plt+0x10d50>
  40da28:	ldr	x20, [sp, #32]
  40da2c:	cbz	x20, 40da80 <ferror@plt+0xb030>
  40da30:	mov	w2, #0xc0                  	// #192
  40da34:	mov	x0, x19
  40da38:	mov	w1, wzr
  40da3c:	bl	4025b0 <memset@plt>
  40da40:	ldur	x8, [x20, #12]
  40da44:	str	x8, [x19]
  40da48:	ldur	x8, [x20, #20]
  40da4c:	str	x8, [x19, #16]
  40da50:	ldur	x8, [x20, #44]
  40da54:	str	x8, [x19, #8]
  40da58:	ldur	x8, [x20, #52]
  40da5c:	str	x8, [x19, #24]
  40da60:	ldur	x8, [x20, #108]
  40da64:	str	x8, [x19, #32]
  40da68:	ldur	x8, [x20, #116]
  40da6c:	str	x8, [x19, #40]
  40da70:	ldur	x8, [x20, #188]
  40da74:	str	x8, [x19, #64]
  40da78:	ldur	x8, [x20, #252]
  40da7c:	str	x8, [x19, #104]
  40da80:	mov	w20, #0xc0                  	// #192
  40da84:	b	40d9f0 <ferror@plt+0xafa0>
  40da88:	mov	w20, #0xffffffff            	// #-1
  40da8c:	b	40d9f0 <ferror@plt+0xafa0>
  40da90:	stp	x29, x30, [sp, #-48]!
  40da94:	stp	x20, x19, [sp, #32]
  40da98:	mov	x19, x0
  40da9c:	mov	x0, x1
  40daa0:	stp	x22, x21, [sp, #16]
  40daa4:	mov	x29, sp
  40daa8:	mov	x22, x2
  40daac:	mov	x21, x1
  40dab0:	bl	402360 <strlen@plt>
  40dab4:	mov	x20, x0
  40dab8:	cbz	x22, 40dadc <ferror@plt+0xb08c>
  40dabc:	sub	x8, x22, #0x1
  40dac0:	cmp	x20, x8
  40dac4:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40dac8:	mov	x0, x19
  40dacc:	mov	x1, x21
  40dad0:	mov	x2, x22
  40dad4:	bl	402330 <memcpy@plt>
  40dad8:	strb	wzr, [x19, x22]
  40dadc:	mov	x0, x20
  40dae0:	ldp	x20, x19, [sp, #32]
  40dae4:	ldp	x22, x21, [sp, #16]
  40dae8:	ldp	x29, x30, [sp], #48
  40daec:	ret
  40daf0:	stp	x29, x30, [sp, #-64]!
  40daf4:	str	x23, [sp, #16]
  40daf8:	stp	x22, x21, [sp, #32]
  40dafc:	stp	x20, x19, [sp, #48]
  40db00:	mov	x29, sp
  40db04:	mov	x21, x2
  40db08:	mov	x20, x1
  40db0c:	mov	x22, x0
  40db10:	bl	402360 <strlen@plt>
  40db14:	mov	x19, x0
  40db18:	cmp	x0, x21
  40db1c:	b.cs	40db5c <ferror@plt+0xb10c>  // b.hs, b.nlast
  40db20:	mov	x0, x20
  40db24:	sub	x23, x21, x19
  40db28:	bl	402360 <strlen@plt>
  40db2c:	mov	x21, x0
  40db30:	cbz	x23, 40db68 <ferror@plt+0xb118>
  40db34:	sub	x8, x23, #0x1
  40db38:	cmp	x21, x8
  40db3c:	add	x22, x22, x19
  40db40:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40db44:	mov	x0, x22
  40db48:	mov	x1, x20
  40db4c:	mov	x2, x23
  40db50:	bl	402330 <memcpy@plt>
  40db54:	strb	wzr, [x22, x23]
  40db58:	b	40db68 <ferror@plt+0xb118>
  40db5c:	mov	x0, x20
  40db60:	bl	402360 <strlen@plt>
  40db64:	mov	x21, x0
  40db68:	add	x0, x21, x19
  40db6c:	ldp	x20, x19, [sp, #48]
  40db70:	ldp	x22, x21, [sp, #32]
  40db74:	ldr	x23, [sp, #16]
  40db78:	ldp	x29, x30, [sp], #64
  40db7c:	ret
  40db80:	stp	x29, x30, [sp, #-32]!
  40db84:	str	x19, [sp, #16]
  40db88:	mov	x29, sp
  40db8c:	bl	402460 <getuid@plt>
  40db90:	cbz	w0, 40dbe4 <ferror@plt+0xb194>
  40db94:	bl	4023f0 <geteuid@plt>
  40db98:	cbz	w0, 40dbe4 <ferror@plt+0xb194>
  40db9c:	bl	402750 <cap_get_proc@plt>
  40dba0:	cbz	x0, 40dbf0 <ferror@plt+0xb1a0>
  40dba4:	add	x3, x29, #0x1c
  40dba8:	mov	w1, #0xc                   	// #12
  40dbac:	mov	w2, #0x2                   	// #2
  40dbb0:	mov	x19, x0
  40dbb4:	bl	4025f0 <cap_get_flag@plt>
  40dbb8:	cbnz	w0, 40dbf0 <ferror@plt+0xb1a0>
  40dbbc:	ldr	w8, [x29, #28]
  40dbc0:	cbnz	w8, 40dbdc <ferror@plt+0xb18c>
  40dbc4:	mov	x0, x19
  40dbc8:	bl	4028a0 <cap_clear@plt>
  40dbcc:	cbnz	w0, 40dbf0 <ferror@plt+0xb1a0>
  40dbd0:	mov	x0, x19
  40dbd4:	bl	402630 <cap_set_proc@plt>
  40dbd8:	cbnz	w0, 40dbf0 <ferror@plt+0xb1a0>
  40dbdc:	mov	x0, x19
  40dbe0:	bl	4028f0 <cap_free@plt>
  40dbe4:	ldr	x19, [sp, #16]
  40dbe8:	ldp	x29, x30, [sp], #32
  40dbec:	ret
  40dbf0:	mov	w0, #0x1                   	// #1
  40dbf4:	bl	402380 <exit@plt>
  40dbf8:	sub	sp, sp, #0x40
  40dbfc:	str	x21, [sp, #40]
  40dc00:	mov	x21, x1
  40dc04:	stp	x20, x19, [sp, #48]
  40dc08:	mov	x19, x0
  40dc0c:	add	x1, sp, #0x8
  40dc10:	mov	x0, x21
  40dc14:	str	d8, [sp, #16]
  40dc18:	stp	x29, x30, [sp, #24]
  40dc1c:	add	x29, sp, #0x10
  40dc20:	bl	4023e0 <strtod@plt>
  40dc24:	ldr	x20, [sp, #8]
  40dc28:	cmp	x20, x21
  40dc2c:	b.eq	40dcf0 <ferror@plt+0xb2a0>  // b.none
  40dc30:	ldrb	w8, [x20]
  40dc34:	mov	v8.16b, v0.16b
  40dc38:	cbz	w8, 40dd04 <ferror@plt+0xb2b4>
  40dc3c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40dc40:	add	x1, x1, #0x6fa
  40dc44:	mov	x0, x20
  40dc48:	bl	402610 <strcasecmp@plt>
  40dc4c:	cbz	w0, 40dcf8 <ferror@plt+0xb2a8>
  40dc50:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dc54:	add	x1, x1, #0x7f1
  40dc58:	mov	x0, x20
  40dc5c:	bl	402610 <strcasecmp@plt>
  40dc60:	cbz	w0, 40dcf8 <ferror@plt+0xb2a8>
  40dc64:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dc68:	add	x1, x1, #0x7f6
  40dc6c:	mov	x0, x20
  40dc70:	bl	402610 <strcasecmp@plt>
  40dc74:	cbz	w0, 40dcf8 <ferror@plt+0xb2a8>
  40dc78:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40dc7c:	add	x1, x1, #0x836
  40dc80:	mov	x0, x20
  40dc84:	bl	402610 <strcasecmp@plt>
  40dc88:	cbz	w0, 40dd28 <ferror@plt+0xb2d8>
  40dc8c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dc90:	add	x1, x1, #0x7f0
  40dc94:	mov	x0, x20
  40dc98:	bl	402610 <strcasecmp@plt>
  40dc9c:	cbz	w0, 40dd28 <ferror@plt+0xb2d8>
  40dca0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dca4:	add	x1, x1, #0x7f5
  40dca8:	mov	x0, x20
  40dcac:	bl	402610 <strcasecmp@plt>
  40dcb0:	cbz	w0, 40dd28 <ferror@plt+0xb2d8>
  40dcb4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dcb8:	add	x1, x1, #0xb7c
  40dcbc:	mov	x0, x20
  40dcc0:	bl	402610 <strcasecmp@plt>
  40dcc4:	cbz	w0, 40dd04 <ferror@plt+0xb2b4>
  40dcc8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dccc:	add	x1, x1, #0xb2d
  40dcd0:	mov	x0, x20
  40dcd4:	bl	402610 <strcasecmp@plt>
  40dcd8:	cbz	w0, 40dd04 <ferror@plt+0xb2b4>
  40dcdc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dce0:	add	x1, x1, #0xb32
  40dce4:	mov	x0, x20
  40dce8:	bl	402610 <strcasecmp@plt>
  40dcec:	cbz	w0, 40dd04 <ferror@plt+0xb2b4>
  40dcf0:	mov	w0, #0xffffffff            	// #-1
  40dcf4:	b	40dd10 <ferror@plt+0xb2c0>
  40dcf8:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40dcfc:	ldr	d0, [x8, #3048]
  40dd00:	fmul	d8, d8, d0
  40dd04:	mov	w0, wzr
  40dd08:	fcvtzu	w8, d8
  40dd0c:	str	w8, [x19]
  40dd10:	ldp	x20, x19, [sp, #48]
  40dd14:	ldr	x21, [sp, #40]
  40dd18:	ldp	x29, x30, [sp, #24]
  40dd1c:	ldr	d8, [sp, #16]
  40dd20:	add	sp, sp, #0x40
  40dd24:	ret
  40dd28:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40dd2c:	ldr	d0, [x8, #3032]
  40dd30:	b	40dd00 <ferror@plt+0xb2b0>
  40dd34:	stp	x29, x30, [sp, #-32]!
  40dd38:	mov	w8, #0x4240                	// #16960
  40dd3c:	movk	w8, #0xf, lsl #16
  40dd40:	str	x19, [sp, #16]
  40dd44:	mov	x19, x1
  40dd48:	cmp	w0, w8
  40dd4c:	ucvtf	d0, w0
  40dd50:	mov	x29, sp
  40dd54:	b.cc	40dd6c <ferror@plt+0xb31c>  // b.lo, b.ul, b.last
  40dd58:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40dd5c:	ldr	d1, [x8, #3048]
  40dd60:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40dd64:	add	x2, x2, #0xb59
  40dd68:	b	40dd88 <ferror@plt+0xb338>
  40dd6c:	mov	w3, w0
  40dd70:	cmp	w0, #0x3e8
  40dd74:	b.cc	40dd9c <ferror@plt+0xb34c>  // b.lo, b.ul, b.last
  40dd78:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40dd7c:	ldr	d1, [x8, #3032]
  40dd80:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40dd84:	add	x2, x2, #0xb5f
  40dd88:	fdiv	d0, d0, d1
  40dd8c:	mov	w1, #0x3f                  	// #63
  40dd90:	mov	x0, x19
  40dd94:	bl	4024c0 <snprintf@plt>
  40dd98:	b	40ddb0 <ferror@plt+0xb360>
  40dd9c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40dda0:	add	x2, x2, #0xb66
  40dda4:	mov	w1, #0x3f                  	// #63
  40dda8:	mov	x0, x19
  40ddac:	bl	4024c0 <snprintf@plt>
  40ddb0:	mov	x0, x19
  40ddb4:	ldr	x19, [sp, #16]
  40ddb8:	ldp	x29, x30, [sp], #32
  40ddbc:	ret
  40ddc0:	sub	sp, sp, #0x40
  40ddc4:	str	x21, [sp, #40]
  40ddc8:	mov	x21, x1
  40ddcc:	stp	x20, x19, [sp, #48]
  40ddd0:	mov	x19, x0
  40ddd4:	add	x1, sp, #0x8
  40ddd8:	mov	x0, x21
  40dddc:	str	d8, [sp, #16]
  40dde0:	stp	x29, x30, [sp, #24]
  40dde4:	add	x29, sp, #0x10
  40dde8:	bl	4023e0 <strtod@plt>
  40ddec:	ldr	x20, [sp, #8]
  40ddf0:	cmp	x20, x21
  40ddf4:	b.eq	40def4 <ferror@plt+0xb4a4>  // b.none
  40ddf8:	ldrb	w8, [x20]
  40ddfc:	mov	v8.16b, v0.16b
  40de00:	cbz	w8, 40df08 <ferror@plt+0xb4b8>
  40de04:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40de08:	add	x1, x1, #0x6fa
  40de0c:	mov	x0, x20
  40de10:	bl	402610 <strcasecmp@plt>
  40de14:	cbz	w0, 40defc <ferror@plt+0xb4ac>
  40de18:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40de1c:	add	x1, x1, #0x7f1
  40de20:	mov	x0, x20
  40de24:	bl	402610 <strcasecmp@plt>
  40de28:	cbz	w0, 40defc <ferror@plt+0xb4ac>
  40de2c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40de30:	add	x1, x1, #0x7f6
  40de34:	mov	x0, x20
  40de38:	bl	402610 <strcasecmp@plt>
  40de3c:	cbz	w0, 40defc <ferror@plt+0xb4ac>
  40de40:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40de44:	add	x1, x1, #0x836
  40de48:	mov	x0, x20
  40de4c:	bl	402610 <strcasecmp@plt>
  40de50:	cbz	w0, 40df2c <ferror@plt+0xb4dc>
  40de54:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40de58:	add	x1, x1, #0x7f0
  40de5c:	mov	x0, x20
  40de60:	bl	402610 <strcasecmp@plt>
  40de64:	cbz	w0, 40df2c <ferror@plt+0xb4dc>
  40de68:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40de6c:	add	x1, x1, #0x7f5
  40de70:	mov	x0, x20
  40de74:	bl	402610 <strcasecmp@plt>
  40de78:	cbz	w0, 40df2c <ferror@plt+0xb4dc>
  40de7c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40de80:	add	x1, x1, #0xb7c
  40de84:	mov	x0, x20
  40de88:	bl	402610 <strcasecmp@plt>
  40de8c:	cbz	w0, 40df38 <ferror@plt+0xb4e8>
  40de90:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40de94:	add	x1, x1, #0xb2d
  40de98:	mov	x0, x20
  40de9c:	bl	402610 <strcasecmp@plt>
  40dea0:	cbz	w0, 40df38 <ferror@plt+0xb4e8>
  40dea4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dea8:	add	x1, x1, #0xb32
  40deac:	mov	x0, x20
  40deb0:	bl	402610 <strcasecmp@plt>
  40deb4:	cbz	w0, 40df38 <ferror@plt+0xb4e8>
  40deb8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40debc:	add	x1, x1, #0xde7
  40dec0:	mov	x0, x20
  40dec4:	bl	402610 <strcasecmp@plt>
  40dec8:	cbz	w0, 40df08 <ferror@plt+0xb4b8>
  40decc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ded0:	add	x1, x1, #0xb38
  40ded4:	mov	x0, x20
  40ded8:	bl	402610 <strcasecmp@plt>
  40dedc:	cbz	w0, 40df08 <ferror@plt+0xb4b8>
  40dee0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40dee4:	add	x1, x1, #0xb3d
  40dee8:	mov	x0, x20
  40deec:	bl	402610 <strcasecmp@plt>
  40def0:	cbz	w0, 40df08 <ferror@plt+0xb4b8>
  40def4:	mov	w0, #0xffffffff            	// #-1
  40def8:	b	40df14 <ferror@plt+0xb4c4>
  40defc:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40df00:	ldr	d0, [x8, #1808]
  40df04:	fmul	d8, d8, d0
  40df08:	mov	w0, wzr
  40df0c:	fcvtzs	x8, d8
  40df10:	str	x8, [x19]
  40df14:	ldp	x20, x19, [sp, #48]
  40df18:	ldr	x21, [sp, #40]
  40df1c:	ldp	x29, x30, [sp, #24]
  40df20:	ldr	d8, [sp, #16]
  40df24:	add	sp, sp, #0x40
  40df28:	ret
  40df2c:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40df30:	ldr	d0, [x8, #3048]
  40df34:	b	40df04 <ferror@plt+0xb4b4>
  40df38:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40df3c:	ldr	d0, [x8, #3032]
  40df40:	b	40df04 <ferror@plt+0xb4b4>
  40df44:	stp	x29, x30, [sp, #-32]!
  40df48:	mov	w8, #0xca00                	// #51712
  40df4c:	movk	w8, #0x3b9a, lsl #16
  40df50:	str	x19, [sp, #16]
  40df54:	mov	x19, x1
  40df58:	cmp	x0, x8
  40df5c:	scvtf	d0, x0
  40df60:	mov	x29, sp
  40df64:	b.lt	40df7c <ferror@plt+0xb52c>  // b.tstop
  40df68:	adrp	x8, 417000 <ferror@plt+0x145b0>
  40df6c:	ldr	d1, [x8, #1808]
  40df70:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40df74:	add	x2, x2, #0xb6b
  40df78:	b	40dfbc <ferror@plt+0xb56c>
  40df7c:	mov	w8, #0x4240                	// #16960
  40df80:	movk	w8, #0xf, lsl #16
  40df84:	mov	x3, x0
  40df88:	cmp	x0, x8
  40df8c:	b.lt	40dfa4 <ferror@plt+0xb554>  // b.tstop
  40df90:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40df94:	ldr	d1, [x8, #3048]
  40df98:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40df9c:	add	x2, x2, #0xb71
  40dfa0:	b	40dfbc <ferror@plt+0xb56c>
  40dfa4:	cmp	x3, #0x3e8
  40dfa8:	b.lt	40dfdc <ferror@plt+0xb58c>  // b.tstop
  40dfac:	adrp	x8, 413000 <ferror@plt+0x105b0>
  40dfb0:	ldr	d1, [x8, #3032]
  40dfb4:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40dfb8:	add	x2, x2, #0xb78
  40dfbc:	fdiv	d0, d0, d1
  40dfc0:	mov	w1, #0x3f                  	// #63
  40dfc4:	mov	x0, x19
  40dfc8:	bl	4024c0 <snprintf@plt>
  40dfcc:	mov	x0, x19
  40dfd0:	ldr	x19, [sp, #16]
  40dfd4:	ldp	x29, x30, [sp], #32
  40dfd8:	ret
  40dfdc:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40dfe0:	add	x2, x2, #0xb7f
  40dfe4:	mov	w1, #0x3f                  	// #63
  40dfe8:	mov	x0, x19
  40dfec:	bl	4024c0 <snprintf@plt>
  40dff0:	b	40dfcc <ferror@plt+0xb57c>
  40dff4:	stp	x29, x30, [sp, #-64]!
  40dff8:	stp	x22, x21, [sp, #32]
  40dffc:	stp	x20, x19, [sp, #48]
  40e000:	mov	w21, w2
  40e004:	mov	w20, w0
  40e008:	cmp	w0, #0xff
  40e00c:	mov	x19, x1
  40e010:	str	x23, [sp, #16]
  40e014:	mov	x29, sp
  40e018:	b.hi	40e058 <ferror@plt+0xb608>  // b.pmore
  40e01c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40e020:	ldr	x8, [x8, #4008]
  40e024:	ldr	w8, [x8]
  40e028:	cbnz	w8, 40e058 <ferror@plt+0xb608>
  40e02c:	adrp	x22, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e030:	add	x22, x22, #0x558
  40e034:	ldr	x0, [x22, w20, uxtw #3]
  40e038:	cbnz	x0, 40e054 <ferror@plt+0xb604>
  40e03c:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e040:	ldrb	w8, [x8, #1440]
  40e044:	tbnz	w8, #0, 40e054 <ferror@plt+0xb604>
  40e048:	mov	w23, w20
  40e04c:	bl	40e088 <ferror@plt+0xb638>
  40e050:	ldr	x0, [x22, x23, lsl #3]
  40e054:	cbnz	x0, 40e074 <ferror@plt+0xb624>
  40e058:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40e05c:	sxtw	x1, w21
  40e060:	add	x2, x2, #0xb2
  40e064:	mov	x0, x19
  40e068:	mov	w3, w20
  40e06c:	bl	4024c0 <snprintf@plt>
  40e070:	mov	x0, x19
  40e074:	ldp	x20, x19, [sp, #48]
  40e078:	ldp	x22, x21, [sp, #32]
  40e07c:	ldr	x23, [sp, #16]
  40e080:	ldp	x29, x30, [sp], #64
  40e084:	ret
  40e088:	stp	x29, x30, [sp, #-80]!
  40e08c:	str	x28, [sp, #16]
  40e090:	stp	x24, x23, [sp, #32]
  40e094:	stp	x22, x21, [sp, #48]
  40e098:	stp	x20, x19, [sp, #64]
  40e09c:	mov	x29, sp
  40e0a0:	sub	sp, sp, #0x1, lsl #12
  40e0a4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e0a8:	adrp	x1, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e0ac:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e0b0:	mov	w9, #0x1                   	// #1
  40e0b4:	add	x0, x0, #0xbf3
  40e0b8:	add	x1, x1, #0x558
  40e0bc:	strb	w9, [x8, #1440]
  40e0c0:	bl	40ee1c <ferror@plt+0xc3cc>
  40e0c4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e0c8:	add	x0, x0, #0xc0b
  40e0cc:	bl	402480 <opendir@plt>
  40e0d0:	cbz	x0, 40e168 <ferror@plt+0xb718>
  40e0d4:	mov	x19, x0
  40e0d8:	bl	4027c0 <readdir64@plt>
  40e0dc:	cbz	x0, 40e160 <ferror@plt+0xb710>
  40e0e0:	adrp	x20, 417000 <ferror@plt+0x145b0>
  40e0e4:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40e0e8:	adrp	x22, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e0ec:	mov	x23, x0
  40e0f0:	add	x20, x20, #0xc25
  40e0f4:	add	x21, x21, #0xc2b
  40e0f8:	add	x22, x22, #0x558
  40e0fc:	mov	x24, x23
  40e100:	ldrb	w8, [x24, #19]!
  40e104:	cmp	w8, #0x2e
  40e108:	b.eq	40e150 <ferror@plt+0xb700>  // b.none
  40e10c:	mov	x0, x24
  40e110:	bl	402360 <strlen@plt>
  40e114:	cmp	x0, #0x6
  40e118:	b.cc	40e150 <ferror@plt+0xb700>  // b.lo, b.ul, b.last
  40e11c:	add	x8, x23, x0
  40e120:	add	x0, x8, #0xe
  40e124:	mov	x1, x20
  40e128:	bl	402720 <strcmp@plt>
  40e12c:	cbnz	w0, 40e150 <ferror@plt+0xb700>
  40e130:	mov	x0, sp
  40e134:	mov	w1, #0x1000                	// #4096
  40e138:	mov	x2, x21
  40e13c:	mov	x3, x24
  40e140:	bl	4024c0 <snprintf@plt>
  40e144:	mov	x0, sp
  40e148:	mov	x1, x22
  40e14c:	bl	40ee1c <ferror@plt+0xc3cc>
  40e150:	mov	x0, x19
  40e154:	bl	4027c0 <readdir64@plt>
  40e158:	mov	x23, x0
  40e15c:	cbnz	x0, 40e0fc <ferror@plt+0xb6ac>
  40e160:	mov	x0, x19
  40e164:	bl	402650 <closedir@plt>
  40e168:	add	sp, sp, #0x1, lsl #12
  40e16c:	ldp	x20, x19, [sp, #64]
  40e170:	ldp	x22, x21, [sp, #48]
  40e174:	ldp	x24, x23, [sp, #32]
  40e178:	ldr	x28, [sp, #16]
  40e17c:	ldp	x29, x30, [sp], #80
  40e180:	ret
  40e184:	sub	sp, sp, #0x50
  40e188:	stp	x22, x21, [sp, #48]
  40e18c:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e190:	ldr	x8, [x22, #1448]
  40e194:	stp	x20, x19, [sp, #64]
  40e198:	mov	x20, x1
  40e19c:	mov	x19, x0
  40e1a0:	stp	x29, x30, [sp, #16]
  40e1a4:	stp	x24, x23, [sp, #32]
  40e1a8:	add	x29, sp, #0x10
  40e1ac:	cbz	x8, 40e1c0 <ferror@plt+0xb770>
  40e1b0:	mov	x0, x8
  40e1b4:	mov	x1, x20
  40e1b8:	bl	402720 <strcmp@plt>
  40e1bc:	cbz	w0, 40e260 <ferror@plt+0xb810>
  40e1c0:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e1c4:	ldrb	w8, [x8, #1440]
  40e1c8:	tbnz	w8, #0, 40e1d0 <ferror@plt+0xb780>
  40e1cc:	bl	40e088 <ferror@plt+0xb638>
  40e1d0:	adrp	x24, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e1d4:	mov	x23, xzr
  40e1d8:	add	x24, x24, #0x558
  40e1dc:	ldr	x21, [x24, x23, lsl #3]
  40e1e0:	cbz	x21, 40e1f4 <ferror@plt+0xb7a4>
  40e1e4:	mov	x0, x21
  40e1e8:	mov	x1, x20
  40e1ec:	bl	402720 <strcmp@plt>
  40e1f0:	cbz	w0, 40e24c <ferror@plt+0xb7fc>
  40e1f4:	add	x23, x23, #0x1
  40e1f8:	cmp	x23, #0x100
  40e1fc:	b.ne	40e1dc <ferror@plt+0xb78c>  // b.any
  40e200:	add	x1, sp, #0x8
  40e204:	mov	x0, x20
  40e208:	mov	w2, wzr
  40e20c:	bl	402350 <strtoul@plt>
  40e210:	ldr	x9, [sp, #8]
  40e214:	adrp	x10, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e218:	mov	x8, x0
  40e21c:	str	x0, [x10, #1456]
  40e220:	mov	w0, #0xffffffff            	// #-1
  40e224:	cbz	x9, 40e26c <ferror@plt+0xb81c>
  40e228:	cmp	x9, x20
  40e22c:	b.eq	40e26c <ferror@plt+0xb81c>  // b.none
  40e230:	cmp	x8, #0xff
  40e234:	mov	w0, #0xffffffff            	// #-1
  40e238:	b.hi	40e26c <ferror@plt+0xb81c>  // b.pmore
  40e23c:	ldrb	w9, [x9]
  40e240:	cbnz	w9, 40e26c <ferror@plt+0xb81c>
  40e244:	mov	w0, wzr
  40e248:	b	40e268 <ferror@plt+0xb818>
  40e24c:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e250:	str	x21, [x22, #1448]
  40e254:	str	x23, [x8, #1456]
  40e258:	str	w23, [x19]
  40e25c:	b	40e26c <ferror@plt+0xb81c>
  40e260:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e264:	ldr	x8, [x8, #1456]
  40e268:	str	w8, [x19]
  40e26c:	ldp	x20, x19, [sp, #64]
  40e270:	ldp	x22, x21, [sp, #48]
  40e274:	ldp	x24, x23, [sp, #32]
  40e278:	ldp	x29, x30, [sp, #16]
  40e27c:	add	sp, sp, #0x50
  40e280:	ret
  40e284:	stp	x29, x30, [sp, #-64]!
  40e288:	stp	x22, x21, [sp, #32]
  40e28c:	stp	x20, x19, [sp, #48]
  40e290:	mov	w21, w2
  40e294:	mov	w20, w0
  40e298:	cmp	w0, #0xff
  40e29c:	mov	x19, x1
  40e2a0:	str	x23, [sp, #16]
  40e2a4:	mov	x29, sp
  40e2a8:	b.hi	40e2fc <ferror@plt+0xb8ac>  // b.pmore
  40e2ac:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40e2b0:	ldr	x8, [x8, #4008]
  40e2b4:	ldr	w8, [x8]
  40e2b8:	cbnz	w8, 40e2fc <ferror@plt+0xb8ac>
  40e2bc:	adrp	x22, 429000 <memcpy@GLIBC_2.17>
  40e2c0:	add	x22, x22, #0x558
  40e2c4:	ldr	x0, [x22, w20, uxtw #3]
  40e2c8:	cbnz	x0, 40e2f8 <ferror@plt+0xb8a8>
  40e2cc:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e2d0:	ldrb	w9, [x8, #1464]
  40e2d4:	tbnz	w9, #0, 40e2f8 <ferror@plt+0xb8a8>
  40e2d8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e2dc:	mov	w9, #0x1                   	// #1
  40e2e0:	add	x0, x0, #0xca3
  40e2e4:	mov	x1, x22
  40e2e8:	mov	w23, w20
  40e2ec:	strb	w9, [x8, #1464]
  40e2f0:	bl	40ee1c <ferror@plt+0xc3cc>
  40e2f4:	ldr	x0, [x22, x23, lsl #3]
  40e2f8:	cbnz	x0, 40e318 <ferror@plt+0xb8c8>
  40e2fc:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40e300:	sxtw	x1, w21
  40e304:	add	x2, x2, #0x651
  40e308:	mov	x0, x19
  40e30c:	mov	w3, w20
  40e310:	bl	4024c0 <snprintf@plt>
  40e314:	mov	x0, x19
  40e318:	ldp	x20, x19, [sp, #48]
  40e31c:	ldp	x22, x21, [sp, #32]
  40e320:	ldr	x23, [sp, #16]
  40e324:	ldp	x29, x30, [sp], #64
  40e328:	ret
  40e32c:	sub	sp, sp, #0x50
  40e330:	stp	x22, x21, [sp, #48]
  40e334:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e338:	ldr	x8, [x22, #1472]
  40e33c:	stp	x20, x19, [sp, #64]
  40e340:	mov	x20, x1
  40e344:	mov	x19, x0
  40e348:	stp	x29, x30, [sp, #16]
  40e34c:	stp	x24, x23, [sp, #32]
  40e350:	add	x29, sp, #0x10
  40e354:	cbz	x8, 40e368 <ferror@plt+0xb918>
  40e358:	mov	x0, x8
  40e35c:	mov	x1, x20
  40e360:	bl	402720 <strcmp@plt>
  40e364:	cbz	w0, 40e420 <ferror@plt+0xb9d0>
  40e368:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e36c:	ldrb	w9, [x8, #1464]
  40e370:	tbnz	w9, #0, 40e390 <ferror@plt+0xb940>
  40e374:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e378:	adrp	x1, 429000 <memcpy@GLIBC_2.17>
  40e37c:	mov	w9, #0x1                   	// #1
  40e380:	add	x0, x0, #0xca3
  40e384:	add	x1, x1, #0x558
  40e388:	strb	w9, [x8, #1464]
  40e38c:	bl	40ee1c <ferror@plt+0xc3cc>
  40e390:	adrp	x24, 429000 <memcpy@GLIBC_2.17>
  40e394:	mov	x23, xzr
  40e398:	add	x24, x24, #0x558
  40e39c:	ldr	x21, [x24, x23, lsl #3]
  40e3a0:	cbz	x21, 40e3b4 <ferror@plt+0xb964>
  40e3a4:	mov	x0, x21
  40e3a8:	mov	x1, x20
  40e3ac:	bl	402720 <strcmp@plt>
  40e3b0:	cbz	w0, 40e40c <ferror@plt+0xb9bc>
  40e3b4:	add	x23, x23, #0x1
  40e3b8:	cmp	x23, #0x100
  40e3bc:	b.ne	40e39c <ferror@plt+0xb94c>  // b.any
  40e3c0:	add	x1, sp, #0x8
  40e3c4:	mov	x0, x20
  40e3c8:	mov	w2, wzr
  40e3cc:	bl	402350 <strtoul@plt>
  40e3d0:	ldr	x9, [sp, #8]
  40e3d4:	adrp	x10, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e3d8:	mov	x8, x0
  40e3dc:	str	x0, [x10, #1480]
  40e3e0:	mov	w0, #0xffffffff            	// #-1
  40e3e4:	cbz	x9, 40e42c <ferror@plt+0xb9dc>
  40e3e8:	cmp	x9, x20
  40e3ec:	b.eq	40e42c <ferror@plt+0xb9dc>  // b.none
  40e3f0:	cmp	x8, #0xff
  40e3f4:	mov	w0, #0xffffffff            	// #-1
  40e3f8:	b.hi	40e42c <ferror@plt+0xb9dc>  // b.pmore
  40e3fc:	ldrb	w9, [x9]
  40e400:	cbnz	w9, 40e42c <ferror@plt+0xb9dc>
  40e404:	mov	w0, wzr
  40e408:	b	40e428 <ferror@plt+0xb9d8>
  40e40c:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e410:	str	x21, [x22, #1472]
  40e414:	str	x23, [x8, #1480]
  40e418:	str	w23, [x19]
  40e41c:	b	40e42c <ferror@plt+0xb9dc>
  40e420:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e424:	ldr	x8, [x8, #1480]
  40e428:	str	w8, [x19]
  40e42c:	ldp	x20, x19, [sp, #64]
  40e430:	ldp	x22, x21, [sp, #48]
  40e434:	ldp	x24, x23, [sp, #32]
  40e438:	ldp	x29, x30, [sp, #16]
  40e43c:	add	sp, sp, #0x50
  40e440:	ret
  40e444:	stp	x29, x30, [sp, #-64]!
  40e448:	stp	x22, x21, [sp, #32]
  40e44c:	stp	x20, x19, [sp, #48]
  40e450:	mov	w21, w2
  40e454:	mov	w20, w0
  40e458:	cmp	w0, #0xff
  40e45c:	mov	x19, x1
  40e460:	str	x23, [sp, #16]
  40e464:	mov	x29, sp
  40e468:	b.hi	40e4bc <ferror@plt+0xba6c>  // b.pmore
  40e46c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40e470:	ldr	x8, [x8, #4008]
  40e474:	ldr	w8, [x8]
  40e478:	cbnz	w8, 40e4bc <ferror@plt+0xba6c>
  40e47c:	adrp	x22, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e480:	add	x22, x22, #0xd58
  40e484:	ldr	x0, [x22, w20, uxtw #3]
  40e488:	cbnz	x0, 40e4b8 <ferror@plt+0xba68>
  40e48c:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e490:	ldrb	w9, [x8, #1488]
  40e494:	tbnz	w9, #0, 40e4b8 <ferror@plt+0xba68>
  40e498:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e49c:	mov	w9, #0x1                   	// #1
  40e4a0:	add	x0, x0, #0xcbb
  40e4a4:	mov	x1, x22
  40e4a8:	mov	w23, w20
  40e4ac:	strb	w9, [x8, #1488]
  40e4b0:	bl	40ee1c <ferror@plt+0xc3cc>
  40e4b4:	ldr	x0, [x22, x23, lsl #3]
  40e4b8:	cbnz	x0, 40e4d8 <ferror@plt+0xba88>
  40e4bc:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40e4c0:	sxtw	x1, w21
  40e4c4:	add	x2, x2, #0x651
  40e4c8:	mov	x0, x19
  40e4cc:	mov	w3, w20
  40e4d0:	bl	4024c0 <snprintf@plt>
  40e4d4:	mov	x0, x19
  40e4d8:	ldp	x20, x19, [sp, #48]
  40e4dc:	ldp	x22, x21, [sp, #32]
  40e4e0:	ldr	x23, [sp, #16]
  40e4e4:	ldp	x29, x30, [sp], #64
  40e4e8:	ret
  40e4ec:	sub	sp, sp, #0x50
  40e4f0:	stp	x22, x21, [sp, #48]
  40e4f4:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e4f8:	ldr	x8, [x22, #1496]
  40e4fc:	stp	x20, x19, [sp, #64]
  40e500:	mov	x20, x1
  40e504:	mov	x19, x0
  40e508:	stp	x29, x30, [sp, #16]
  40e50c:	stp	x24, x23, [sp, #32]
  40e510:	add	x29, sp, #0x10
  40e514:	cbz	x8, 40e528 <ferror@plt+0xbad8>
  40e518:	mov	x0, x8
  40e51c:	mov	x1, x20
  40e520:	bl	402720 <strcmp@plt>
  40e524:	cbz	w0, 40e5e0 <ferror@plt+0xbb90>
  40e528:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e52c:	ldrb	w9, [x8, #1488]
  40e530:	tbnz	w9, #0, 40e550 <ferror@plt+0xbb00>
  40e534:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e538:	adrp	x1, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e53c:	mov	w9, #0x1                   	// #1
  40e540:	add	x0, x0, #0xcbb
  40e544:	add	x1, x1, #0xd58
  40e548:	strb	w9, [x8, #1488]
  40e54c:	bl	40ee1c <ferror@plt+0xc3cc>
  40e550:	adrp	x24, 42a000 <in6addr_any@@GLIBC_2.17+0x1628>
  40e554:	mov	x23, xzr
  40e558:	add	x24, x24, #0xd58
  40e55c:	ldr	x21, [x24, x23, lsl #3]
  40e560:	cbz	x21, 40e574 <ferror@plt+0xbb24>
  40e564:	mov	x0, x21
  40e568:	mov	x1, x20
  40e56c:	bl	402720 <strcmp@plt>
  40e570:	cbz	w0, 40e5cc <ferror@plt+0xbb7c>
  40e574:	add	x23, x23, #0x1
  40e578:	cmp	x23, #0x100
  40e57c:	b.ne	40e55c <ferror@plt+0xbb0c>  // b.any
  40e580:	add	x1, sp, #0x8
  40e584:	mov	x0, x20
  40e588:	mov	w2, wzr
  40e58c:	bl	402350 <strtoul@plt>
  40e590:	ldr	x9, [sp, #8]
  40e594:	adrp	x10, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e598:	mov	x8, x0
  40e59c:	str	x0, [x10, #1504]
  40e5a0:	mov	w0, #0xffffffff            	// #-1
  40e5a4:	cbz	x9, 40e5ec <ferror@plt+0xbb9c>
  40e5a8:	cmp	x9, x20
  40e5ac:	b.eq	40e5ec <ferror@plt+0xbb9c>  // b.none
  40e5b0:	cmp	x8, #0xff
  40e5b4:	mov	w0, #0xffffffff            	// #-1
  40e5b8:	b.hi	40e5ec <ferror@plt+0xbb9c>  // b.pmore
  40e5bc:	ldrb	w9, [x9]
  40e5c0:	cbnz	w9, 40e5ec <ferror@plt+0xbb9c>
  40e5c4:	mov	w0, wzr
  40e5c8:	b	40e5e8 <ferror@plt+0xbb98>
  40e5cc:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e5d0:	str	x21, [x22, #1496]
  40e5d4:	str	x23, [x8, #1504]
  40e5d8:	str	w23, [x19]
  40e5dc:	b	40e5ec <ferror@plt+0xbb9c>
  40e5e0:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e5e4:	ldr	x8, [x8, #1504]
  40e5e8:	str	w8, [x19]
  40e5ec:	ldp	x20, x19, [sp, #64]
  40e5f0:	ldp	x22, x21, [sp, #48]
  40e5f4:	ldp	x24, x23, [sp, #32]
  40e5f8:	ldp	x29, x30, [sp, #16]
  40e5fc:	add	sp, sp, #0x50
  40e600:	ret
  40e604:	stp	x29, x30, [sp, #-48]!
  40e608:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e60c:	ldrb	w8, [x8, #1512]
  40e610:	str	x21, [sp, #16]
  40e614:	stp	x20, x19, [sp, #32]
  40e618:	mov	w21, w2
  40e61c:	mov	x19, x1
  40e620:	mov	w20, w0
  40e624:	mov	x29, sp
  40e628:	tbnz	w8, #0, 40e630 <ferror@plt+0xbbe0>
  40e62c:	bl	40e6a0 <ferror@plt+0xbc50>
  40e630:	adrp	x9, 429000 <memcpy@GLIBC_2.17>
  40e634:	and	w8, w20, #0xff
  40e638:	add	x9, x9, #0xd58
  40e63c:	ldr	x8, [x9, w8, uxtw #3]
  40e640:	cbz	x8, 40e66c <ferror@plt+0xbc1c>
  40e644:	ldr	w9, [x8, #16]
  40e648:	cmp	w9, w20
  40e64c:	b.eq	40e65c <ferror@plt+0xbc0c>  // b.none
  40e650:	ldr	x8, [x8]
  40e654:	cbnz	x8, 40e644 <ferror@plt+0xbbf4>
  40e658:	b	40e66c <ferror@plt+0xbc1c>
  40e65c:	adrp	x9, 428000 <ferror@plt+0x255b0>
  40e660:	ldr	x9, [x9, #4008]
  40e664:	ldr	w9, [x9]
  40e668:	cbz	w9, 40e698 <ferror@plt+0xbc48>
  40e66c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40e670:	sxtw	x1, w21
  40e674:	add	x2, x2, #0xb2
  40e678:	mov	x0, x19
  40e67c:	mov	w3, w20
  40e680:	bl	4024c0 <snprintf@plt>
  40e684:	mov	x0, x19
  40e688:	ldp	x20, x19, [sp, #32]
  40e68c:	ldr	x21, [sp, #16]
  40e690:	ldp	x29, x30, [sp], #48
  40e694:	ret
  40e698:	ldr	x19, [x8, #8]
  40e69c:	b	40e684 <ferror@plt+0xbc34>
  40e6a0:	stp	x29, x30, [sp, #-80]!
  40e6a4:	str	x28, [sp, #16]
  40e6a8:	stp	x24, x23, [sp, #32]
  40e6ac:	stp	x22, x21, [sp, #48]
  40e6b0:	stp	x20, x19, [sp, #64]
  40e6b4:	mov	x29, sp
  40e6b8:	sub	sp, sp, #0x1, lsl #12
  40e6bc:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e6c0:	mov	w10, #0x1                   	// #1
  40e6c4:	strb	w10, [x9, #1512]
  40e6c8:	adrp	x9, 429000 <memcpy@GLIBC_2.17>
  40e6cc:	mov	x8, xzr
  40e6d0:	add	x9, x9, #0xd58
  40e6d4:	ldr	x10, [x9, x8, lsl #3]
  40e6d8:	cbz	x10, 40e6e0 <ferror@plt+0xbc90>
  40e6dc:	str	w8, [x10, #16]
  40e6e0:	add	x8, x8, #0x1
  40e6e4:	cmp	x8, #0x100
  40e6e8:	b.ne	40e6d4 <ferror@plt+0xbc84>  // b.any
  40e6ec:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e6f0:	adrp	x1, 429000 <memcpy@GLIBC_2.17>
  40e6f4:	add	x0, x0, #0xcd3
  40e6f8:	add	x1, x1, #0xd58
  40e6fc:	bl	40f028 <ferror@plt+0xc5d8>
  40e700:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e704:	add	x0, x0, #0xceb
  40e708:	bl	402480 <opendir@plt>
  40e70c:	cbz	x0, 40e7a4 <ferror@plt+0xbd54>
  40e710:	mov	x19, x0
  40e714:	bl	4027c0 <readdir64@plt>
  40e718:	cbz	x0, 40e79c <ferror@plt+0xbd4c>
  40e71c:	adrp	x20, 417000 <ferror@plt+0x145b0>
  40e720:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40e724:	adrp	x22, 429000 <memcpy@GLIBC_2.17>
  40e728:	mov	x23, x0
  40e72c:	add	x20, x20, #0xc25
  40e730:	add	x21, x21, #0xd05
  40e734:	add	x22, x22, #0xd58
  40e738:	mov	x24, x23
  40e73c:	ldrb	w8, [x24, #19]!
  40e740:	cmp	w8, #0x2e
  40e744:	b.eq	40e78c <ferror@plt+0xbd3c>  // b.none
  40e748:	mov	x0, x24
  40e74c:	bl	402360 <strlen@plt>
  40e750:	cmp	x0, #0x6
  40e754:	b.cc	40e78c <ferror@plt+0xbd3c>  // b.lo, b.ul, b.last
  40e758:	add	x8, x23, x0
  40e75c:	add	x0, x8, #0xe
  40e760:	mov	x1, x20
  40e764:	bl	402720 <strcmp@plt>
  40e768:	cbnz	w0, 40e78c <ferror@plt+0xbd3c>
  40e76c:	mov	x0, sp
  40e770:	mov	w1, #0x1000                	// #4096
  40e774:	mov	x2, x21
  40e778:	mov	x3, x24
  40e77c:	bl	4024c0 <snprintf@plt>
  40e780:	mov	x0, sp
  40e784:	mov	x1, x22
  40e788:	bl	40f028 <ferror@plt+0xc5d8>
  40e78c:	mov	x0, x19
  40e790:	bl	4027c0 <readdir64@plt>
  40e794:	mov	x23, x0
  40e798:	cbnz	x0, 40e738 <ferror@plt+0xbce8>
  40e79c:	mov	x0, x19
  40e7a0:	bl	402650 <closedir@plt>
  40e7a4:	add	sp, sp, #0x1, lsl #12
  40e7a8:	ldp	x20, x19, [sp, #64]
  40e7ac:	ldp	x22, x21, [sp, #48]
  40e7b0:	ldp	x24, x23, [sp, #32]
  40e7b4:	ldr	x28, [sp, #16]
  40e7b8:	ldp	x29, x30, [sp], #80
  40e7bc:	ret
  40e7c0:	stp	x29, x30, [sp, #-80]!
  40e7c4:	stp	x22, x21, [sp, #48]
  40e7c8:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e7cc:	ldr	x8, [x22, #1520]
  40e7d0:	stp	x20, x19, [sp, #64]
  40e7d4:	mov	x20, x1
  40e7d8:	mov	x19, x0
  40e7dc:	str	x25, [sp, #16]
  40e7e0:	stp	x24, x23, [sp, #32]
  40e7e4:	mov	x29, sp
  40e7e8:	cbz	x8, 40e7fc <ferror@plt+0xbdac>
  40e7ec:	mov	x0, x8
  40e7f0:	mov	x1, x20
  40e7f4:	bl	402720 <strcmp@plt>
  40e7f8:	cbz	w0, 40e8a0 <ferror@plt+0xbe50>
  40e7fc:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e800:	ldrb	w8, [x8, #1512]
  40e804:	tbnz	w8, #0, 40e80c <ferror@plt+0xbdbc>
  40e808:	bl	40e6a0 <ferror@plt+0xbc50>
  40e80c:	adrp	x24, 429000 <memcpy@GLIBC_2.17>
  40e810:	mov	x23, xzr
  40e814:	add	x24, x24, #0xd58
  40e818:	ldr	x25, [x24, x23, lsl #3]
  40e81c:	cbz	x25, 40e83c <ferror@plt+0xbdec>
  40e820:	ldr	x21, [x25, #8]
  40e824:	mov	x1, x20
  40e828:	mov	x0, x21
  40e82c:	bl	402720 <strcmp@plt>
  40e830:	cbz	w0, 40e88c <ferror@plt+0xbe3c>
  40e834:	ldr	x25, [x25]
  40e838:	cbnz	x25, 40e820 <ferror@plt+0xbdd0>
  40e83c:	add	x23, x23, #0x1
  40e840:	cmp	x23, #0x100
  40e844:	b.ne	40e818 <ferror@plt+0xbdc8>  // b.any
  40e848:	add	x1, x29, #0x18
  40e84c:	mov	x0, x20
  40e850:	mov	w2, wzr
  40e854:	bl	402350 <strtoul@plt>
  40e858:	ldr	x9, [x29, #24]
  40e85c:	mov	x8, x0
  40e860:	mov	w0, #0xffffffff            	// #-1
  40e864:	cbz	x9, 40e8ac <ferror@plt+0xbe5c>
  40e868:	cmp	x9, x20
  40e86c:	b.eq	40e8ac <ferror@plt+0xbe5c>  // b.none
  40e870:	lsr	x10, x8, #32
  40e874:	mov	w0, #0xffffffff            	// #-1
  40e878:	cbnz	x10, 40e8ac <ferror@plt+0xbe5c>
  40e87c:	ldrb	w9, [x9]
  40e880:	cbnz	w9, 40e8ac <ferror@plt+0xbe5c>
  40e884:	mov	w0, wzr
  40e888:	b	40e8a8 <ferror@plt+0xbe58>
  40e88c:	str	x21, [x22, #1520]
  40e890:	ldr	w8, [x25, #16]
  40e894:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e898:	str	x8, [x9, #1528]
  40e89c:	b	40e8a8 <ferror@plt+0xbe58>
  40e8a0:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e8a4:	ldr	x8, [x8, #1528]
  40e8a8:	str	w8, [x19]
  40e8ac:	ldp	x20, x19, [sp, #64]
  40e8b0:	ldp	x22, x21, [sp, #48]
  40e8b4:	ldp	x24, x23, [sp, #32]
  40e8b8:	ldr	x25, [sp, #16]
  40e8bc:	ldp	x29, x30, [sp], #80
  40e8c0:	ret
  40e8c4:	stp	x29, x30, [sp, #-48]!
  40e8c8:	stp	x22, x21, [sp, #16]
  40e8cc:	stp	x20, x19, [sp, #32]
  40e8d0:	mov	w21, w2
  40e8d4:	mov	w20, w0
  40e8d8:	cmp	w0, #0xff
  40e8dc:	mov	x19, x1
  40e8e0:	mov	x29, sp
  40e8e4:	b.ls	40e8f4 <ferror@plt+0xbea4>  // b.plast
  40e8e8:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40e8ec:	add	x2, x2, #0x651
  40e8f0:	b	40e950 <ferror@plt+0xbf00>
  40e8f4:	adrp	x22, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40e8f8:	add	x22, x22, #0x5a0
  40e8fc:	ldr	x8, [x22, w20, uxtw #3]
  40e900:	cbnz	x8, 40e92c <ferror@plt+0xbedc>
  40e904:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e908:	ldrb	w9, [x8, #1536]
  40e90c:	tbnz	w9, #0, 40e92c <ferror@plt+0xbedc>
  40e910:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e914:	adrp	x1, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40e918:	mov	w9, #0x1                   	// #1
  40e91c:	add	x0, x0, #0xd2d
  40e920:	add	x1, x1, #0x5a0
  40e924:	strb	w9, [x8, #1536]
  40e928:	bl	40ee1c <ferror@plt+0xc3cc>
  40e92c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40e930:	ldr	x8, [x8, #4008]
  40e934:	ldr	w8, [x8]
  40e938:	cbnz	w8, 40e948 <ferror@plt+0xbef8>
  40e93c:	mov	w8, w20
  40e940:	ldr	x0, [x22, x8, lsl #3]
  40e944:	cbnz	x0, 40e964 <ferror@plt+0xbf14>
  40e948:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40e94c:	add	x2, x2, #0xb86
  40e950:	sxtw	x1, w21
  40e954:	mov	x0, x19
  40e958:	mov	w3, w20
  40e95c:	bl	4024c0 <snprintf@plt>
  40e960:	mov	x0, x19
  40e964:	ldp	x20, x19, [sp, #32]
  40e968:	ldp	x22, x21, [sp, #16]
  40e96c:	ldp	x29, x30, [sp], #48
  40e970:	ret
  40e974:	sub	sp, sp, #0x50
  40e978:	stp	x22, x21, [sp, #48]
  40e97c:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e980:	ldr	x8, [x22, #1544]
  40e984:	stp	x20, x19, [sp, #64]
  40e988:	mov	x20, x1
  40e98c:	mov	x19, x0
  40e990:	stp	x29, x30, [sp, #16]
  40e994:	stp	x24, x23, [sp, #32]
  40e998:	add	x29, sp, #0x10
  40e99c:	cbz	x8, 40e9b0 <ferror@plt+0xbf60>
  40e9a0:	mov	x0, x8
  40e9a4:	mov	x1, x20
  40e9a8:	bl	402720 <strcmp@plt>
  40e9ac:	cbz	w0, 40ea68 <ferror@plt+0xc018>
  40e9b0:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40e9b4:	ldrb	w9, [x8, #1536]
  40e9b8:	tbnz	w9, #0, 40e9d8 <ferror@plt+0xbf88>
  40e9bc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40e9c0:	adrp	x1, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40e9c4:	mov	w9, #0x1                   	// #1
  40e9c8:	add	x0, x0, #0xd2d
  40e9cc:	add	x1, x1, #0x5a0
  40e9d0:	strb	w9, [x8, #1536]
  40e9d4:	bl	40ee1c <ferror@plt+0xc3cc>
  40e9d8:	adrp	x24, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40e9dc:	mov	x23, xzr
  40e9e0:	add	x24, x24, #0x5a0
  40e9e4:	ldr	x21, [x24, x23, lsl #3]
  40e9e8:	cbz	x21, 40e9fc <ferror@plt+0xbfac>
  40e9ec:	mov	x0, x21
  40e9f0:	mov	x1, x20
  40e9f4:	bl	402720 <strcmp@plt>
  40e9f8:	cbz	w0, 40ea54 <ferror@plt+0xc004>
  40e9fc:	add	x23, x23, #0x1
  40ea00:	cmp	x23, #0x100
  40ea04:	b.ne	40e9e4 <ferror@plt+0xbf94>  // b.any
  40ea08:	add	x1, sp, #0x8
  40ea0c:	mov	w2, #0x10                  	// #16
  40ea10:	mov	x0, x20
  40ea14:	bl	402350 <strtoul@plt>
  40ea18:	ldr	x9, [sp, #8]
  40ea1c:	adrp	x10, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ea20:	mov	x8, x0
  40ea24:	str	x0, [x10, #1552]
  40ea28:	mov	w0, #0xffffffff            	// #-1
  40ea2c:	cbz	x9, 40ea74 <ferror@plt+0xc024>
  40ea30:	cmp	x9, x20
  40ea34:	b.eq	40ea74 <ferror@plt+0xc024>  // b.none
  40ea38:	cmp	x8, #0xff
  40ea3c:	mov	w0, #0xffffffff            	// #-1
  40ea40:	b.hi	40ea74 <ferror@plt+0xc024>  // b.pmore
  40ea44:	ldrb	w9, [x9]
  40ea48:	cbnz	w9, 40ea74 <ferror@plt+0xc024>
  40ea4c:	mov	w0, wzr
  40ea50:	b	40ea70 <ferror@plt+0xc020>
  40ea54:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ea58:	str	x21, [x22, #1544]
  40ea5c:	str	x23, [x8, #1552]
  40ea60:	str	w23, [x19]
  40ea64:	b	40ea74 <ferror@plt+0xc024>
  40ea68:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ea6c:	ldr	x8, [x8, #1552]
  40ea70:	str	w8, [x19]
  40ea74:	ldp	x20, x19, [sp, #64]
  40ea78:	ldp	x22, x21, [sp, #48]
  40ea7c:	ldp	x24, x23, [sp, #32]
  40ea80:	ldp	x29, x30, [sp, #16]
  40ea84:	add	sp, sp, #0x50
  40ea88:	ret
  40ea8c:	stp	x29, x30, [sp, #-80]!
  40ea90:	stp	x22, x21, [sp, #48]
  40ea94:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ea98:	ldr	x8, [x22, #1560]
  40ea9c:	stp	x20, x19, [sp, #64]
  40eaa0:	mov	x20, x1
  40eaa4:	mov	x19, x0
  40eaa8:	str	x25, [sp, #16]
  40eaac:	stp	x24, x23, [sp, #32]
  40eab0:	mov	x29, sp
  40eab4:	cbz	x8, 40eac8 <ferror@plt+0xc078>
  40eab8:	mov	x0, x8
  40eabc:	mov	x1, x20
  40eac0:	bl	402720 <strcmp@plt>
  40eac4:	cbz	w0, 40eb80 <ferror@plt+0xc130>
  40eac8:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40eacc:	ldrb	w9, [x8, #1576]
  40ead0:	tbnz	w9, #0, 40eaf0 <ferror@plt+0xc0a0>
  40ead4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ead8:	adrp	x1, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40eadc:	mov	w9, #0x1                   	// #1
  40eae0:	add	x0, x0, #0xd46
  40eae4:	add	x1, x1, #0xdb8
  40eae8:	strb	w9, [x8, #1576]
  40eaec:	bl	40f028 <ferror@plt+0xc5d8>
  40eaf0:	adrp	x24, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40eaf4:	mov	x23, xzr
  40eaf8:	add	x24, x24, #0xdb8
  40eafc:	ldr	x25, [x24, x23, lsl #3]
  40eb00:	cbz	x25, 40eb20 <ferror@plt+0xc0d0>
  40eb04:	ldr	x21, [x25, #8]
  40eb08:	mov	x1, x20
  40eb0c:	mov	x0, x21
  40eb10:	bl	402720 <strcmp@plt>
  40eb14:	cbz	w0, 40eb6c <ferror@plt+0xc11c>
  40eb18:	ldr	x25, [x25]
  40eb1c:	cbnz	x25, 40eb04 <ferror@plt+0xc0b4>
  40eb20:	add	x23, x23, #0x1
  40eb24:	cmp	x23, #0x100
  40eb28:	b.ne	40eafc <ferror@plt+0xc0ac>  // b.any
  40eb2c:	add	x1, x29, #0x18
  40eb30:	mov	x0, x20
  40eb34:	mov	w2, wzr
  40eb38:	bl	402740 <strtol@plt>
  40eb3c:	ldr	x9, [x29, #24]
  40eb40:	mov	x8, x0
  40eb44:	mov	w0, #0xffffffff            	// #-1
  40eb48:	cbz	x9, 40eb8c <ferror@plt+0xc13c>
  40eb4c:	cmp	x9, x20
  40eb50:	b.eq	40eb8c <ferror@plt+0xc13c>  // b.none
  40eb54:	mov	w0, #0xffffffff            	// #-1
  40eb58:	tbnz	w8, #31, 40eb8c <ferror@plt+0xc13c>
  40eb5c:	ldrb	w9, [x9]
  40eb60:	cbnz	w9, 40eb8c <ferror@plt+0xc13c>
  40eb64:	mov	w0, wzr
  40eb68:	b	40eb88 <ferror@plt+0xc138>
  40eb6c:	str	x21, [x22, #1560]
  40eb70:	ldr	w8, [x25, #16]
  40eb74:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x3218>
  40eb78:	str	x8, [x9, #1568]
  40eb7c:	b	40eb88 <ferror@plt+0xc138>
  40eb80:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40eb84:	ldr	x8, [x8, #1568]
  40eb88:	str	w8, [x19]
  40eb8c:	ldp	x20, x19, [sp, #64]
  40eb90:	ldp	x22, x21, [sp, #48]
  40eb94:	ldp	x24, x23, [sp, #32]
  40eb98:	ldr	x25, [sp, #16]
  40eb9c:	ldp	x29, x30, [sp], #80
  40eba0:	ret
  40eba4:	stp	x29, x30, [sp, #-48]!
  40eba8:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ebac:	ldrb	w9, [x8, #1576]
  40ebb0:	str	x21, [sp, #16]
  40ebb4:	stp	x20, x19, [sp, #32]
  40ebb8:	mov	w21, w2
  40ebbc:	mov	x19, x1
  40ebc0:	mov	w20, w0
  40ebc4:	mov	x29, sp
  40ebc8:	tbnz	w9, #0, 40ebe8 <ferror@plt+0xc198>
  40ebcc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ebd0:	adrp	x1, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40ebd4:	mov	w9, #0x1                   	// #1
  40ebd8:	add	x0, x0, #0xd46
  40ebdc:	add	x1, x1, #0xdb8
  40ebe0:	strb	w9, [x8, #1576]
  40ebe4:	bl	40f028 <ferror@plt+0xc5d8>
  40ebe8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40ebec:	ldr	x8, [x8, #4008]
  40ebf0:	ldr	w8, [x8]
  40ebf4:	cbz	w8, 40ec14 <ferror@plt+0xc1c4>
  40ebf8:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40ebfc:	sxtw	x1, w21
  40ec00:	add	x2, x2, #0x651
  40ec04:	mov	x0, x19
  40ec08:	mov	w3, w20
  40ec0c:	bl	4024c0 <snprintf@plt>
  40ec10:	b	40ec50 <ferror@plt+0xc200>
  40ec14:	adrp	x9, 42b000 <in6addr_any@@GLIBC_2.17+0x2628>
  40ec18:	mov	x8, xzr
  40ec1c:	add	x9, x9, #0xdb8
  40ec20:	ldr	x10, [x9, x8, lsl #3]
  40ec24:	cbz	x10, 40ec3c <ferror@plt+0xc1ec>
  40ec28:	ldr	w11, [x10, #16]
  40ec2c:	cmp	w11, w20
  40ec30:	b.eq	40ec4c <ferror@plt+0xc1fc>  // b.none
  40ec34:	ldr	x10, [x10]
  40ec38:	cbnz	x10, 40ec28 <ferror@plt+0xc1d8>
  40ec3c:	cmp	x8, #0xff
  40ec40:	add	x8, x8, #0x1
  40ec44:	b.cc	40ec20 <ferror@plt+0xc1d0>  // b.lo, b.ul, b.last
  40ec48:	b	40ebf8 <ferror@plt+0xc1a8>
  40ec4c:	ldr	x19, [x10, #8]
  40ec50:	mov	x0, x19
  40ec54:	ldp	x20, x19, [sp, #32]
  40ec58:	ldr	x21, [sp, #16]
  40ec5c:	ldp	x29, x30, [sp], #48
  40ec60:	ret
  40ec64:	stp	x29, x30, [sp, #-48]!
  40ec68:	stp	x22, x21, [sp, #16]
  40ec6c:	mov	w21, w2
  40ec70:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40ec74:	stp	x20, x19, [sp, #32]
  40ec78:	mov	x19, x1
  40ec7c:	mov	w20, w0
  40ec80:	cmp	w0, #0xff
  40ec84:	add	x2, x2, #0x651
  40ec88:	mov	x29, sp
  40ec8c:	b.hi	40ece0 <ferror@plt+0xc290>  // b.pmore
  40ec90:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40ec94:	ldr	x8, [x8, #4008]
  40ec98:	ldr	w8, [x8]
  40ec9c:	cbnz	w8, 40ece0 <ferror@plt+0xc290>
  40eca0:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40eca4:	ldrb	w9, [x8, #1580]
  40eca8:	adrp	x22, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40ecac:	add	x22, x22, #0x5b8
  40ecb0:	tbnz	w9, #0, 40ecd0 <ferror@plt+0xc280>
  40ecb4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ecb8:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40ecbc:	mov	w9, #0x1                   	// #1
  40ecc0:	add	x0, x0, #0xd5a
  40ecc4:	add	x1, x1, #0x5b8
  40ecc8:	strb	w9, [x8, #1580]
  40eccc:	bl	40ee1c <ferror@plt+0xc3cc>
  40ecd0:	ldr	x0, [x22, w20, uxtw #3]
  40ecd4:	cbnz	x0, 40ecf4 <ferror@plt+0xc2a4>
  40ecd8:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40ecdc:	add	x2, x2, #0xb2
  40ece0:	sxtw	x1, w21
  40ece4:	mov	x0, x19
  40ece8:	mov	w3, w20
  40ecec:	bl	4024c0 <snprintf@plt>
  40ecf0:	mov	x0, x19
  40ecf4:	ldp	x20, x19, [sp, #32]
  40ecf8:	ldp	x22, x21, [sp, #16]
  40ecfc:	ldp	x29, x30, [sp], #48
  40ed00:	ret
  40ed04:	sub	sp, sp, #0x50
  40ed08:	stp	x22, x21, [sp, #48]
  40ed0c:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ed10:	ldr	x8, [x22, #1584]
  40ed14:	stp	x20, x19, [sp, #64]
  40ed18:	mov	x20, x1
  40ed1c:	mov	x19, x0
  40ed20:	stp	x29, x30, [sp, #16]
  40ed24:	stp	x24, x23, [sp, #32]
  40ed28:	add	x29, sp, #0x10
  40ed2c:	cbz	x8, 40ed40 <ferror@plt+0xc2f0>
  40ed30:	mov	x0, x8
  40ed34:	mov	x1, x20
  40ed38:	bl	402720 <strcmp@plt>
  40ed3c:	cbz	w0, 40edf8 <ferror@plt+0xc3a8>
  40ed40:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ed44:	ldrb	w9, [x8, #1580]
  40ed48:	tbnz	w9, #0, 40ed68 <ferror@plt+0xc318>
  40ed4c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ed50:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40ed54:	mov	w9, #0x1                   	// #1
  40ed58:	add	x0, x0, #0xd5a
  40ed5c:	add	x1, x1, #0x5b8
  40ed60:	strb	w9, [x8, #1580]
  40ed64:	bl	40ee1c <ferror@plt+0xc3cc>
  40ed68:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40ed6c:	mov	x23, xzr
  40ed70:	add	x24, x24, #0x5b8
  40ed74:	ldr	x21, [x24, x23, lsl #3]
  40ed78:	cbz	x21, 40ed8c <ferror@plt+0xc33c>
  40ed7c:	mov	x0, x21
  40ed80:	mov	x1, x20
  40ed84:	bl	402720 <strcmp@plt>
  40ed88:	cbz	w0, 40ede4 <ferror@plt+0xc394>
  40ed8c:	add	x23, x23, #0x1
  40ed90:	cmp	x23, #0x100
  40ed94:	b.ne	40ed74 <ferror@plt+0xc324>  // b.any
  40ed98:	add	x1, sp, #0x8
  40ed9c:	mov	x0, x20
  40eda0:	mov	w2, wzr
  40eda4:	bl	402350 <strtoul@plt>
  40eda8:	ldr	x9, [sp, #8]
  40edac:	adrp	x10, 430000 <stdin@@GLIBC_2.17+0x3218>
  40edb0:	mov	x8, x0
  40edb4:	str	x0, [x10, #1592]
  40edb8:	mov	w0, #0xffffffff            	// #-1
  40edbc:	cbz	x9, 40ee04 <ferror@plt+0xc3b4>
  40edc0:	cmp	x9, x20
  40edc4:	b.eq	40ee04 <ferror@plt+0xc3b4>  // b.none
  40edc8:	cmp	x8, #0xff
  40edcc:	mov	w0, #0xffffffff            	// #-1
  40edd0:	b.hi	40ee04 <ferror@plt+0xc3b4>  // b.pmore
  40edd4:	ldrb	w9, [x9]
  40edd8:	cbnz	w9, 40ee04 <ferror@plt+0xc3b4>
  40eddc:	mov	w0, wzr
  40ede0:	b	40ee00 <ferror@plt+0xc3b0>
  40ede4:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40ede8:	str	x21, [x22, #1584]
  40edec:	str	x23, [x8, #1592]
  40edf0:	str	w23, [x19]
  40edf4:	b	40ee04 <ferror@plt+0xc3b4>
  40edf8:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x3218>
  40edfc:	ldr	x8, [x8, #1592]
  40ee00:	str	w8, [x19]
  40ee04:	ldp	x20, x19, [sp, #64]
  40ee08:	ldp	x22, x21, [sp, #48]
  40ee0c:	ldp	x24, x23, [sp, #32]
  40ee10:	ldp	x29, x30, [sp, #16]
  40ee14:	add	sp, sp, #0x50
  40ee18:	ret
  40ee1c:	stp	x29, x30, [sp, #-48]!
  40ee20:	stp	x28, x21, [sp, #16]
  40ee24:	stp	x20, x19, [sp, #32]
  40ee28:	mov	x29, sp
  40ee2c:	sub	sp, sp, #0x210
  40ee30:	mov	x20, x1
  40ee34:	mov	x19, x0
  40ee38:	add	x0, sp, #0xc
  40ee3c:	mov	w2, #0x200                 	// #512
  40ee40:	mov	w1, wzr
  40ee44:	bl	4025b0 <memset@plt>
  40ee48:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ee4c:	add	x1, x1, #0x1c4
  40ee50:	mov	x0, x19
  40ee54:	bl	402880 <fopen64@plt>
  40ee58:	cbz	x0, 40eec4 <ferror@plt+0xc474>
  40ee5c:	mov	x21, x0
  40ee60:	sub	x1, x29, #0x4
  40ee64:	add	x2, sp, #0xc
  40ee68:	mov	x0, x21
  40ee6c:	bl	40eed8 <ferror@plt+0xc488>
  40ee70:	cbz	w0, 40eebc <ferror@plt+0xc46c>
  40ee74:	cmn	w0, #0x1
  40ee78:	b.eq	40ee9c <ferror@plt+0xc44c>  // b.none
  40ee7c:	ldur	w8, [x29, #-4]
  40ee80:	cmp	w8, #0x100
  40ee84:	b.hi	40ee60 <ferror@plt+0xc410>  // b.pmore
  40ee88:	add	x0, sp, #0xc
  40ee8c:	bl	402640 <strdup@plt>
  40ee90:	ldursw	x8, [x29, #-4]
  40ee94:	str	x0, [x20, x8, lsl #3]
  40ee98:	b	40ee60 <ferror@plt+0xc410>
  40ee9c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40eea0:	ldr	x8, [x8, #3984]
  40eea4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40eea8:	add	x1, x1, #0xc48
  40eeac:	add	x3, sp, #0xc
  40eeb0:	ldr	x0, [x8]
  40eeb4:	mov	x2, x19
  40eeb8:	bl	402a10 <fprintf@plt>
  40eebc:	mov	x0, x21
  40eec0:	bl	402500 <fclose@plt>
  40eec4:	add	sp, sp, #0x210
  40eec8:	ldp	x20, x19, [sp, #32]
  40eecc:	ldp	x28, x21, [sp, #16]
  40eed0:	ldp	x29, x30, [sp], #48
  40eed4:	ret
  40eed8:	stp	x29, x30, [sp, #-80]!
  40eedc:	stp	x28, x25, [sp, #16]
  40eee0:	stp	x24, x23, [sp, #32]
  40eee4:	stp	x22, x21, [sp, #48]
  40eee8:	stp	x20, x19, [sp, #64]
  40eeec:	mov	x29, sp
  40eef0:	sub	sp, sp, #0x200
  40eef4:	mov	x22, x0
  40eef8:	mov	x19, x2
  40eefc:	mov	x20, x1
  40ef00:	mov	x0, sp
  40ef04:	mov	w1, #0x200                 	// #512
  40ef08:	mov	x2, x22
  40ef0c:	bl	402a20 <fgets@plt>
  40ef10:	cbz	x0, 40eff8 <ferror@plt+0xc5a8>
  40ef14:	mov	x24, #0x401                 	// #1025
  40ef18:	mov	x25, #0x200                 	// #512
  40ef1c:	mov	x21, sp
  40ef20:	mov	w23, #0x1                   	// #1
  40ef24:	movk	x24, #0x8, lsl #32
  40ef28:	movk	x25, #0x1, lsl #32
  40ef2c:	ldrb	w8, [x21]
  40ef30:	cmp	w8, #0x23
  40ef34:	b.hi	40ef74 <ferror@plt+0xc524>  // b.pmore
  40ef38:	lsl	x9, x23, x8
  40ef3c:	tst	x9, x24
  40ef40:	b.eq	40ef60 <ferror@plt+0xc510>  // b.none
  40ef44:	mov	x0, sp
  40ef48:	mov	w1, #0x200                 	// #512
  40ef4c:	mov	x2, x22
  40ef50:	mov	x21, sp
  40ef54:	bl	402a20 <fgets@plt>
  40ef58:	cbnz	x0, 40ef2c <ferror@plt+0xc4dc>
  40ef5c:	b	40eff8 <ferror@plt+0xc5a8>
  40ef60:	lsl	x8, x23, x8
  40ef64:	tst	x8, x25
  40ef68:	b.eq	40ef74 <ferror@plt+0xc524>  // b.none
  40ef6c:	add	x21, x21, #0x1
  40ef70:	b	40ef2c <ferror@plt+0xc4dc>
  40ef74:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ef78:	add	x1, x1, #0xc68
  40ef7c:	mov	x0, x21
  40ef80:	mov	x2, x20
  40ef84:	mov	x3, x19
  40ef88:	bl	402940 <__isoc99_sscanf@plt>
  40ef8c:	cmp	w0, #0x2
  40ef90:	b.eq	40eff4 <ferror@plt+0xc5a4>  // b.none
  40ef94:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ef98:	add	x1, x1, #0xc71
  40ef9c:	mov	x0, x21
  40efa0:	mov	x2, x20
  40efa4:	mov	x3, x19
  40efa8:	bl	402940 <__isoc99_sscanf@plt>
  40efac:	cmp	w0, #0x2
  40efb0:	b.eq	40eff4 <ferror@plt+0xc5a4>  // b.none
  40efb4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40efb8:	add	x1, x1, #0xc7b
  40efbc:	mov	x0, x21
  40efc0:	mov	x2, x20
  40efc4:	mov	x3, x19
  40efc8:	bl	402940 <__isoc99_sscanf@plt>
  40efcc:	cmp	w0, #0x2
  40efd0:	b.eq	40eff4 <ferror@plt+0xc5a4>  // b.none
  40efd4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40efd8:	add	x1, x1, #0xc82
  40efdc:	mov	x0, x21
  40efe0:	mov	x2, x20
  40efe4:	mov	x3, x19
  40efe8:	bl	402940 <__isoc99_sscanf@plt>
  40efec:	cmp	w0, #0x2
  40eff0:	b.ne	40f014 <ferror@plt+0xc5c4>  // b.any
  40eff4:	mov	w0, #0x1                   	// #1
  40eff8:	add	sp, sp, #0x200
  40effc:	ldp	x20, x19, [sp, #64]
  40f000:	ldp	x22, x21, [sp, #48]
  40f004:	ldp	x24, x23, [sp, #32]
  40f008:	ldp	x28, x25, [sp, #16]
  40f00c:	ldp	x29, x30, [sp], #80
  40f010:	ret
  40f014:	mov	x0, x19
  40f018:	mov	x1, x21
  40f01c:	bl	402860 <strcpy@plt>
  40f020:	mov	w0, #0xffffffff            	// #-1
  40f024:	b	40eff8 <ferror@plt+0xc5a8>
  40f028:	stp	x29, x30, [sp, #-64]!
  40f02c:	stp	x28, x23, [sp, #16]
  40f030:	stp	x22, x21, [sp, #32]
  40f034:	stp	x20, x19, [sp, #48]
  40f038:	mov	x29, sp
  40f03c:	sub	sp, sp, #0x210
  40f040:	mov	x20, x1
  40f044:	mov	x19, x0
  40f048:	add	x0, sp, #0xc
  40f04c:	mov	w2, #0x200                 	// #512
  40f050:	mov	w1, wzr
  40f054:	bl	4025b0 <memset@plt>
  40f058:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40f05c:	add	x1, x1, #0x1c4
  40f060:	mov	x0, x19
  40f064:	bl	402880 <fopen64@plt>
  40f068:	cbz	x0, 40f0e8 <ferror@plt+0xc698>
  40f06c:	mov	x21, x0
  40f070:	sub	x1, x29, #0x4
  40f074:	add	x2, sp, #0xc
  40f078:	mov	x0, x21
  40f07c:	bl	40eed8 <ferror@plt+0xc488>
  40f080:	cbz	w0, 40f0e0 <ferror@plt+0xc690>
  40f084:	cmn	w0, #0x1
  40f088:	b.eq	40f0c0 <ferror@plt+0xc670>  // b.none
  40f08c:	ldur	w23, [x29, #-4]
  40f090:	tbnz	w23, #31, 40f070 <ferror@plt+0xc620>
  40f094:	mov	w0, #0x18                  	// #24
  40f098:	bl	402530 <malloc@plt>
  40f09c:	mov	x22, x0
  40f0a0:	str	w23, [x0, #16]
  40f0a4:	add	x0, sp, #0xc
  40f0a8:	bl	402640 <strdup@plt>
  40f0ac:	ldurb	w8, [x29, #-4]
  40f0b0:	ldr	x9, [x20, x8, lsl #3]
  40f0b4:	stp	x9, x0, [x22]
  40f0b8:	str	x22, [x20, x8, lsl #3]
  40f0bc:	b	40f070 <ferror@plt+0xc620>
  40f0c0:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40f0c4:	ldr	x8, [x8, #3984]
  40f0c8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40f0cc:	add	x1, x1, #0xc48
  40f0d0:	add	x3, sp, #0xc
  40f0d4:	ldr	x0, [x8]
  40f0d8:	mov	x2, x19
  40f0dc:	bl	402a10 <fprintf@plt>
  40f0e0:	mov	x0, x21
  40f0e4:	bl	402500 <fclose@plt>
  40f0e8:	add	sp, sp, #0x210
  40f0ec:	ldp	x20, x19, [sp, #48]
  40f0f0:	ldp	x22, x21, [sp, #32]
  40f0f4:	ldp	x28, x23, [sp, #16]
  40f0f8:	ldp	x29, x30, [sp], #64
  40f0fc:	ret
  40f100:	ldrb	w8, [x0]
  40f104:	cbz	w8, 40f124 <ferror@plt+0xc6d4>
  40f108:	add	x9, x0, #0x1
  40f10c:	mov	w0, #0x1505                	// #5381
  40f110:	add	w10, w0, w0, lsl #5
  40f114:	add	w0, w10, w8, uxtb
  40f118:	ldrb	w8, [x9], #1
  40f11c:	cbnz	w8, 40f110 <ferror@plt+0xc6c0>
  40f120:	ret
  40f124:	mov	w0, #0x1505                	// #5381
  40f128:	ret
  40f12c:	stp	x29, x30, [sp, #-96]!
  40f130:	str	x28, [sp, #16]
  40f134:	stp	x26, x25, [sp, #32]
  40f138:	stp	x24, x23, [sp, #48]
  40f13c:	stp	x22, x21, [sp, #64]
  40f140:	stp	x20, x19, [sp, #80]
  40f144:	mov	x29, sp
  40f148:	sub	sp, sp, #0x1b0
  40f14c:	ldrh	w8, [x0, #4]
  40f150:	and	w9, w8, #0xfffe
  40f154:	cmp	w9, #0x10
  40f158:	b.ne	40f39c <ferror@plt+0xc94c>  // b.any
  40f15c:	ldr	w9, [x0]
  40f160:	mov	x21, x0
  40f164:	subs	w3, w9, #0x20
  40f168:	b.cs	40f174 <ferror@plt+0xc724>  // b.hs, b.nlast
  40f16c:	mov	w8, #0xffffffff            	// #-1
  40f170:	b	40f3a0 <ferror@plt+0xc950>
  40f174:	ldr	w9, [x21, #20]
  40f178:	adrp	x11, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f17c:	add	x11, x11, #0x668
  40f180:	and	x10, x9, #0x3ff
  40f184:	ldr	x19, [x11, x10, lsl #3]
  40f188:	cbz	x19, 40f1a0 <ferror@plt+0xc750>
  40f18c:	ldr	w10, [x19, #36]
  40f190:	cmp	w10, w9
  40f194:	b.eq	40f1a0 <ferror@plt+0xc750>  // b.none
  40f198:	ldr	x19, [x19]
  40f19c:	cbnz	x19, 40f18c <ferror@plt+0xc73c>
  40f1a0:	cmp	w8, #0x11
  40f1a4:	b.ne	40f1e4 <ferror@plt+0xc794>  // b.any
  40f1a8:	cbz	x19, 40f39c <ferror@plt+0xc94c>
  40f1ac:	ldr	x20, [x19, #48]
  40f1b0:	sub	x0, x20, #0x30
  40f1b4:	cmp	x19, x0
  40f1b8:	b.eq	40f264 <ferror@plt+0xc814>  // b.none
  40f1bc:	ldp	x8, x9, [x0, #16]
  40f1c0:	ldr	x20, [x20]
  40f1c4:	str	x8, [x9]
  40f1c8:	cbz	x8, 40f1d0 <ferror@plt+0xc780>
  40f1cc:	str	x9, [x8, #8]
  40f1d0:	ldp	x9, x8, [x0, #48]
  40f1d4:	str	x8, [x9, #8]
  40f1d8:	str	x9, [x8]
  40f1dc:	bl	4027a0 <free@plt>
  40f1e0:	b	40f1b0 <ferror@plt+0xc760>
  40f1e4:	add	x2, x21, #0x20
  40f1e8:	mov	x0, sp
  40f1ec:	mov	w1, #0x35                  	// #53
  40f1f0:	mov	w4, #0x8000                	// #32768
  40f1f4:	add	x20, x21, #0x10
  40f1f8:	bl	4137bc <ferror@plt+0x10d6c>
  40f1fc:	ldr	x22, [sp, #24]
  40f200:	cbz	x19, 40f290 <ferror@plt+0xc840>
  40f204:	cbz	x22, 40f2d8 <ferror@plt+0xc888>
  40f208:	ldr	w8, [x21, #24]
  40f20c:	add	x21, x22, #0x4
  40f210:	add	x0, x19, #0x40
  40f214:	mov	x1, x21
  40f218:	str	w8, [x19, #32]
  40f21c:	bl	402720 <strcmp@plt>
  40f220:	cbz	w0, 40f2d8 <ferror@plt+0xc888>
  40f224:	mov	x8, x19
  40f228:	ldr	x9, [x8, #16]!
  40f22c:	ldr	x10, [x8, #8]
  40f230:	str	x9, [x10]
  40f234:	cbz	x9, 40f23c <ferror@plt+0xc7ec>
  40f238:	str	x10, [x9, #8]
  40f23c:	ldrb	w9, [x21]
  40f240:	cbz	w9, 40f2b0 <ferror@plt+0xc860>
  40f244:	add	x10, x22, #0x5
  40f248:	mov	w11, #0x1505                	// #5381
  40f24c:	add	w11, w11, w11, lsl #5
  40f250:	add	w11, w11, w9, uxtb
  40f254:	ldrb	w9, [x10], #1
  40f258:	cbnz	w9, 40f24c <ferror@plt+0xc7fc>
  40f25c:	and	w9, w11, #0x3ff
  40f260:	b	40f2b4 <ferror@plt+0xc864>
  40f264:	ldp	x8, x9, [x19, #16]
  40f268:	str	x8, [x9]
  40f26c:	cbz	x8, 40f274 <ferror@plt+0xc824>
  40f270:	str	x9, [x8, #8]
  40f274:	ldp	x8, x9, [x19]
  40f278:	str	x8, [x9]
  40f27c:	cbz	x8, 40f284 <ferror@plt+0xc834>
  40f280:	str	x9, [x8, #8]
  40f284:	mov	x0, x19
  40f288:	bl	4027a0 <free@plt>
  40f28c:	b	40f39c <ferror@plt+0xc94c>
  40f290:	cbz	x22, 40f39c <ferror@plt+0xc94c>
  40f294:	add	x1, x22, #0x4
  40f298:	mov	x0, x20
  40f29c:	mov	x2, xzr
  40f2a0:	bl	40f8e0 <ferror@plt+0xce90>
  40f2a4:	cbz	x0, 40f39c <ferror@plt+0xc94c>
  40f2a8:	mov	x2, sp
  40f2ac:	b	40f394 <ferror@plt+0xc944>
  40f2b0:	mov	w9, #0x105                 	// #261
  40f2b4:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x5218>
  40f2b8:	add	x10, x10, #0x668
  40f2bc:	add	x9, x10, x9, lsl #3
  40f2c0:	ldr	x10, [x9]
  40f2c4:	str	x10, [x8]
  40f2c8:	cbz	x10, 40f2d0 <ferror@plt+0xc880>
  40f2cc:	str	x8, [x10, #8]
  40f2d0:	str	x8, [x9]
  40f2d4:	str	x9, [x19, #24]
  40f2d8:	ldr	x8, [sp, #416]
  40f2dc:	cbz	x8, 40f3c4 <ferror@plt+0xc974>
  40f2e0:	ldrh	w9, [x8]
  40f2e4:	ldr	x22, [x19, #48]
  40f2e8:	cmp	w9, #0x8
  40f2ec:	sub	x21, x22, #0x30
  40f2f0:	b.cc	40f384 <ferror@plt+0xc934>  // b.lo, b.ul, b.last
  40f2f4:	add	x23, x8, #0x4
  40f2f8:	sub	w24, w9, #0x4
  40f2fc:	mov	x25, x21
  40f300:	ldrh	w26, [x23]
  40f304:	cmp	w26, #0x4
  40f308:	b.cc	40f384 <ferror@plt+0xc934>  // b.lo, b.ul, b.last
  40f30c:	cmp	w24, w26
  40f310:	b.lt	40f384 <ferror@plt+0xc934>  // b.tstop
  40f314:	ldrh	w8, [x23, #2]
  40f318:	cmp	w8, #0x35
  40f31c:	b.ne	40f33c <ferror@plt+0xc8ec>  // b.any
  40f320:	cbz	x25, 40f384 <ferror@plt+0xc934>
  40f324:	add	x0, x23, #0x4
  40f328:	add	x1, x25, #0x40
  40f32c:	bl	402720 <strcmp@plt>
  40f330:	cbnz	w0, 40f384 <ferror@plt+0xc934>
  40f334:	ldr	x8, [x25, #48]
  40f338:	sub	x25, x8, #0x30
  40f33c:	add	w8, w26, #0x3
  40f340:	and	x8, x8, #0x1fffc
  40f344:	sub	w24, w24, w8
  40f348:	cmp	w24, #0x3
  40f34c:	add	x23, x23, x8
  40f350:	b.gt	40f300 <ferror@plt+0xc8b0>
  40f354:	b	40f384 <ferror@plt+0xc934>
  40f358:	ldp	x8, x9, [x21, #16]
  40f35c:	ldr	x22, [x22]
  40f360:	str	x8, [x9]
  40f364:	cbz	x8, 40f36c <ferror@plt+0xc91c>
  40f368:	str	x9, [x8, #8]
  40f36c:	ldp	x9, x8, [x21, #48]
  40f370:	mov	x0, x21
  40f374:	str	x8, [x9, #8]
  40f378:	str	x9, [x8]
  40f37c:	bl	4027a0 <free@plt>
  40f380:	sub	x21, x22, #0x30
  40f384:	cmp	x19, x21
  40f388:	b.ne	40f358 <ferror@plt+0xc908>  // b.any
  40f38c:	mov	x2, sp
  40f390:	mov	x0, x19
  40f394:	mov	x1, x20
  40f398:	bl	40f850 <ferror@plt+0xce00>
  40f39c:	mov	w8, wzr
  40f3a0:	mov	w0, w8
  40f3a4:	add	sp, sp, #0x1b0
  40f3a8:	ldp	x20, x19, [sp, #80]
  40f3ac:	ldp	x22, x21, [sp, #64]
  40f3b0:	ldp	x24, x23, [sp, #48]
  40f3b4:	ldp	x26, x25, [sp, #32]
  40f3b8:	ldr	x28, [sp, #16]
  40f3bc:	ldp	x29, x30, [sp], #96
  40f3c0:	ret
  40f3c4:	ldr	x20, [x19, #48]
  40f3c8:	sub	x0, x20, #0x30
  40f3cc:	cmp	x19, x0
  40f3d0:	b.eq	40f39c <ferror@plt+0xc94c>  // b.none
  40f3d4:	ldp	x8, x9, [x0, #16]
  40f3d8:	ldr	x20, [x20]
  40f3dc:	str	x8, [x9]
  40f3e0:	cbz	x8, 40f3e8 <ferror@plt+0xc998>
  40f3e4:	str	x9, [x8, #8]
  40f3e8:	ldp	x9, x8, [x0, #48]
  40f3ec:	str	x8, [x9, #8]
  40f3f0:	str	x9, [x8]
  40f3f4:	bl	4027a0 <free@plt>
  40f3f8:	sub	x0, x20, #0x30
  40f3fc:	cmp	x19, x0
  40f400:	mov	w8, wzr
  40f404:	b.ne	40f3d4 <ferror@plt+0xc984>  // b.any
  40f408:	b	40f3a0 <ferror@plt+0xc950>
  40f40c:	stp	x29, x30, [sp, #-32]!
  40f410:	str	x19, [sp, #16]
  40f414:	adrp	x19, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f418:	add	x19, x19, #0x640
  40f41c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40f420:	mov	w3, w0
  40f424:	add	x2, x2, #0xdff
  40f428:	mov	w1, #0x10                  	// #16
  40f42c:	mov	x0, x19
  40f430:	mov	x29, sp
  40f434:	bl	4024c0 <snprintf@plt>
  40f438:	mov	x0, x19
  40f43c:	ldr	x19, [sp, #16]
  40f440:	ldp	x29, x30, [sp], #32
  40f444:	ret
  40f448:	stp	x29, x30, [sp, #-48]!
  40f44c:	str	x21, [sp, #16]
  40f450:	stp	x20, x19, [sp, #32]
  40f454:	mov	x29, sp
  40f458:	cbz	w0, 40f4f4 <ferror@plt+0xcaa4>
  40f45c:	adrp	x21, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f460:	and	w20, w0, #0x3ff
  40f464:	add	x21, x21, #0x668
  40f468:	ldr	x8, [x21, w20, uxtw #3]
  40f46c:	mov	w19, w0
  40f470:	cbz	x8, 40f488 <ferror@plt+0xca38>
  40f474:	ldr	w9, [x8, #36]
  40f478:	cmp	w9, w19
  40f47c:	b.eq	40f500 <ferror@plt+0xcab0>  // b.none
  40f480:	ldr	x8, [x8]
  40f484:	cbnz	x8, 40f474 <ferror@plt+0xca24>
  40f488:	mov	x0, xzr
  40f48c:	mov	w1, w19
  40f490:	bl	40f518 <ferror@plt+0xcac8>
  40f494:	cmp	w0, w19
  40f498:	b.ne	40f4b8 <ferror@plt+0xca68>  // b.any
  40f49c:	ldr	x8, [x21, x20, lsl #3]
  40f4a0:	cbz	x8, 40f4b8 <ferror@plt+0xca68>
  40f4a4:	ldr	w9, [x8, #36]
  40f4a8:	cmp	w9, w19
  40f4ac:	b.eq	40f500 <ferror@plt+0xcab0>  // b.none
  40f4b0:	ldr	x8, [x8]
  40f4b4:	cbnz	x8, 40f4a4 <ferror@plt+0xca54>
  40f4b8:	adrp	x20, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f4bc:	add	x20, x20, #0x650
  40f4c0:	mov	w0, w19
  40f4c4:	mov	x1, x20
  40f4c8:	bl	4025a0 <if_indextoname@plt>
  40f4cc:	cbnz	x0, 40f504 <ferror@plt+0xcab4>
  40f4d0:	adrp	x20, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f4d4:	add	x20, x20, #0x650
  40f4d8:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40f4dc:	add	x2, x2, #0xdff
  40f4e0:	mov	w1, #0x10                  	// #16
  40f4e4:	mov	x0, x20
  40f4e8:	mov	w3, w19
  40f4ec:	bl	4024c0 <snprintf@plt>
  40f4f0:	b	40f504 <ferror@plt+0xcab4>
  40f4f4:	adrp	x20, 415000 <ferror@plt+0x125b0>
  40f4f8:	add	x20, x20, #0x426
  40f4fc:	b	40f504 <ferror@plt+0xcab4>
  40f500:	add	x20, x8, #0x40
  40f504:	mov	x0, x20
  40f508:	ldp	x20, x19, [sp, #32]
  40f50c:	ldr	x21, [sp, #16]
  40f510:	ldp	x29, x30, [sp], #48
  40f514:	ret
  40f518:	stp	x29, x30, [sp, #-48]!
  40f51c:	str	x28, [sp, #16]
  40f520:	stp	x20, x19, [sp, #32]
  40f524:	mov	x29, sp
  40f528:	sub	sp, sp, #0x460
  40f52c:	add	x8, sp, #0x40
  40f530:	mov	w20, w1
  40f534:	mov	x19, x0
  40f538:	add	x0, x8, #0x8
  40f53c:	mov	w2, #0x418                 	// #1048
  40f540:	mov	w1, wzr
  40f544:	bl	4025b0 <memset@plt>
  40f548:	mov	x8, #0x20                  	// #32
  40f54c:	movk	x8, #0x12, lsl #32
  40f550:	movk	x8, #0x1, lsl #48
  40f554:	movi	v0.2d, #0x0
  40f558:	mov	x0, sp
  40f55c:	mov	w1, wzr
  40f560:	str	w20, [sp, #84]
  40f564:	str	xzr, [sp, #48]
  40f568:	str	x8, [sp, #64]
  40f56c:	stp	q0, q0, [sp, #16]
  40f570:	str	q0, [sp]
  40f574:	bl	411bd4 <ferror@plt+0xf184>
  40f578:	tbnz	w0, #31, 40f604 <ferror@plt+0xcbb4>
  40f57c:	add	x0, sp, #0x40
  40f580:	mov	w1, #0x420                 	// #1056
  40f584:	mov	w2, #0x1d                  	// #29
  40f588:	mov	w3, #0x9                   	// #9
  40f58c:	bl	4132a8 <ferror@plt+0x10858>
  40f590:	cbz	x19, 40f5cc <ferror@plt+0xcb7c>
  40f594:	mov	x0, x19
  40f598:	bl	40c750 <ferror@plt+0x9d00>
  40f59c:	cmp	w0, #0x0
  40f5a0:	mov	w8, #0x35                  	// #53
  40f5a4:	mov	w9, #0x3                   	// #3
  40f5a8:	mov	x0, x19
  40f5ac:	csel	w20, w9, w8, eq  // eq = none
  40f5b0:	bl	402360 <strlen@plt>
  40f5b4:	add	w4, w0, #0x1
  40f5b8:	add	x0, sp, #0x40
  40f5bc:	mov	w1, #0x420                 	// #1056
  40f5c0:	mov	w2, w20
  40f5c4:	mov	x3, x19
  40f5c8:	bl	413138 <ferror@plt+0x106e8>
  40f5cc:	mov	x0, sp
  40f5d0:	add	x1, sp, #0x40
  40f5d4:	add	x2, x29, #0x18
  40f5d8:	bl	412c60 <ferror@plt+0x10210>
  40f5dc:	tbnz	w0, #31, 40f60c <ferror@plt+0xcbbc>
  40f5e0:	ldr	x0, [x29, #24]
  40f5e4:	bl	40f12c <ferror@plt+0xc6dc>
  40f5e8:	ldr	x8, [x29, #24]
  40f5ec:	mov	w19, w0
  40f5f0:	cbnz	w0, 40f5f8 <ferror@plt+0xcba8>
  40f5f4:	ldr	w19, [x8, #20]
  40f5f8:	mov	x0, x8
  40f5fc:	bl	4027a0 <free@plt>
  40f600:	b	40f610 <ferror@plt+0xcbc0>
  40f604:	mov	w19, wzr
  40f608:	b	40f618 <ferror@plt+0xcbc8>
  40f60c:	mov	w19, wzr
  40f610:	mov	x0, sp
  40f614:	bl	411a04 <ferror@plt+0xefb4>
  40f618:	mov	w0, w19
  40f61c:	add	sp, sp, #0x460
  40f620:	ldp	x20, x19, [sp, #32]
  40f624:	ldr	x28, [sp, #16]
  40f628:	ldp	x29, x30, [sp], #48
  40f62c:	ret
  40f630:	cbz	w0, 40f65c <ferror@plt+0xcc0c>
  40f634:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f638:	and	w8, w0, #0x3ff
  40f63c:	add	x9, x9, #0x668
  40f640:	ldr	x8, [x9, w8, uxtw #3]
  40f644:	cbz	x8, 40f65c <ferror@plt+0xcc0c>
  40f648:	ldr	w9, [x8, #36]
  40f64c:	cmp	w9, w0
  40f650:	b.eq	40f664 <ferror@plt+0xcc14>  // b.none
  40f654:	ldr	x8, [x8]
  40f658:	cbnz	x8, 40f648 <ferror@plt+0xcbf8>
  40f65c:	mov	w0, #0xffffffff            	// #-1
  40f660:	ret
  40f664:	ldrh	w0, [x8, #40]
  40f668:	ret
  40f66c:	cbz	w0, 40f6a4 <ferror@plt+0xcc54>
  40f670:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f674:	and	w8, w0, #0x3ff
  40f678:	add	x9, x9, #0x668
  40f67c:	ldr	x8, [x9, w8, uxtw #3]
  40f680:	cbz	x8, 40f698 <ferror@plt+0xcc48>
  40f684:	ldr	w9, [x8, #36]
  40f688:	cmp	w9, w0
  40f68c:	b.eq	40f6a0 <ferror@plt+0xcc50>  // b.none
  40f690:	ldr	x8, [x8]
  40f694:	cbnz	x8, 40f684 <ferror@plt+0xcc34>
  40f698:	mov	w0, #0xffffffff            	// #-1
  40f69c:	ret
  40f6a0:	ldr	w0, [x8, #32]
  40f6a4:	ret
  40f6a8:	sub	sp, sp, #0x30
  40f6ac:	stp	x29, x30, [sp, #16]
  40f6b0:	stp	x20, x19, [sp, #32]
  40f6b4:	add	x29, sp, #0x10
  40f6b8:	cbz	x0, 40f758 <ferror@plt+0xcd08>
  40f6bc:	ldrb	w8, [x0]
  40f6c0:	mov	x19, x0
  40f6c4:	cbz	w8, 40f6e8 <ferror@plt+0xcc98>
  40f6c8:	add	x9, x19, #0x1
  40f6cc:	mov	w10, #0x1505                	// #5381
  40f6d0:	add	w10, w10, w10, lsl #5
  40f6d4:	add	w10, w10, w8, uxtb
  40f6d8:	ldrb	w8, [x9], #1
  40f6dc:	cbnz	w8, 40f6d0 <ferror@plt+0xcc80>
  40f6e0:	and	w8, w10, #0x3ff
  40f6e4:	b	40f6ec <ferror@plt+0xcc9c>
  40f6e8:	mov	w8, #0x105                 	// #261
  40f6ec:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x5218>
  40f6f0:	add	x9, x9, #0x668
  40f6f4:	ldr	x20, [x9, x8, lsl #3]
  40f6f8:	cbz	x20, 40f714 <ferror@plt+0xccc4>
  40f6fc:	add	x0, x20, #0x30
  40f700:	mov	x1, x19
  40f704:	bl	402720 <strcmp@plt>
  40f708:	cbz	w0, 40f754 <ferror@plt+0xcd04>
  40f70c:	ldr	x20, [x20]
  40f710:	cbnz	x20, 40f6fc <ferror@plt+0xccac>
  40f714:	mov	x0, x19
  40f718:	mov	w1, wzr
  40f71c:	bl	40f518 <ferror@plt+0xcac8>
  40f720:	cbnz	w0, 40f758 <ferror@plt+0xcd08>
  40f724:	mov	x0, x19
  40f728:	bl	402910 <if_nametoindex@plt>
  40f72c:	cbnz	w0, 40f758 <ferror@plt+0xcd08>
  40f730:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40f734:	add	x1, x1, #0xdff
  40f738:	sub	x2, x29, #0x4
  40f73c:	mov	x0, x19
  40f740:	bl	402940 <__isoc99_sscanf@plt>
  40f744:	ldur	w8, [x29, #-4]
  40f748:	cmp	w0, #0x1
  40f74c:	csel	w0, w8, wzr, eq  // eq = none
  40f750:	b	40f758 <ferror@plt+0xcd08>
  40f754:	ldr	w0, [x20, #20]
  40f758:	ldp	x20, x19, [sp, #32]
  40f75c:	ldp	x29, x30, [sp, #16]
  40f760:	add	sp, sp, #0x30
  40f764:	ret
  40f768:	adrp	x10, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f76c:	and	w9, w0, #0x3ff
  40f770:	add	x10, x10, #0x668
  40f774:	mov	w8, w0
  40f778:	ldr	x0, [x10, w9, uxtw #3]
  40f77c:	cbz	x0, 40f798 <ferror@plt+0xcd48>
  40f780:	ldr	w10, [x0, #36]
  40f784:	ldr	x9, [x0]
  40f788:	cmp	w10, w8
  40f78c:	b.eq	40f79c <ferror@plt+0xcd4c>  // b.none
  40f790:	mov	x0, x9
  40f794:	cbnz	x9, 40f780 <ferror@plt+0xcd30>
  40f798:	ret
  40f79c:	ldr	x8, [x0, #8]
  40f7a0:	str	x9, [x8]
  40f7a4:	cbz	x9, 40f7ac <ferror@plt+0xcd5c>
  40f7a8:	str	x8, [x9, #8]
  40f7ac:	ldp	x8, x9, [x0, #16]
  40f7b0:	str	x8, [x9]
  40f7b4:	cbz	x8, 40f7bc <ferror@plt+0xcd6c>
  40f7b8:	str	x9, [x8, #8]
  40f7bc:	b	4027a0 <free@plt>
  40f7c0:	stp	x29, x30, [sp, #-32]!
  40f7c4:	stp	x20, x19, [sp, #16]
  40f7c8:	adrp	x20, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f7cc:	ldrb	w8, [x20, #1632]
  40f7d0:	mov	x29, sp
  40f7d4:	tbnz	w8, #0, 40f80c <ferror@plt+0xcdbc>
  40f7d8:	mov	w1, wzr
  40f7dc:	mov	x19, x0
  40f7e0:	bl	412074 <ferror@plt+0xf624>
  40f7e4:	tbnz	w0, #31, 40f818 <ferror@plt+0xcdc8>
  40f7e8:	adrp	x1, 428000 <ferror@plt+0x255b0>
  40f7ec:	ldr	x1, [x1, #4000]
  40f7f0:	mov	x0, x19
  40f7f4:	mov	x2, xzr
  40f7f8:	mov	w3, wzr
  40f7fc:	bl	412534 <ferror@plt+0xfae4>
  40f800:	tbnz	w0, #31, 40f828 <ferror@plt+0xcdd8>
  40f804:	mov	w8, #0x1                   	// #1
  40f808:	strb	w8, [x20, #1632]
  40f80c:	ldp	x20, x19, [sp, #16]
  40f810:	ldp	x29, x30, [sp], #32
  40f814:	ret
  40f818:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40f81c:	add	x0, x0, #0xe04
  40f820:	bl	4023a0 <perror@plt>
  40f824:	b	40f848 <ferror@plt+0xcdf8>
  40f828:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40f82c:	ldr	x8, [x8, #3984]
  40f830:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40f834:	add	x0, x0, #0xe1d
  40f838:	mov	w1, #0x10                  	// #16
  40f83c:	ldr	x3, [x8]
  40f840:	mov	w2, #0x1                   	// #1
  40f844:	bl	402810 <fwrite@plt>
  40f848:	mov	w0, #0x1                   	// #1
  40f84c:	bl	402380 <exit@plt>
  40f850:	stp	x29, x30, [sp, #-48]!
  40f854:	stp	x22, x21, [sp, #16]
  40f858:	stp	x20, x19, [sp, #32]
  40f85c:	ldr	x8, [x2, #416]
  40f860:	mov	x29, sp
  40f864:	cbz	x8, 40f8d0 <ferror@plt+0xce80>
  40f868:	ldrh	w9, [x8]
  40f86c:	cmp	w9, #0x8
  40f870:	b.cc	40f8d0 <ferror@plt+0xce80>  // b.lo, b.ul, b.last
  40f874:	mov	x19, x1
  40f878:	mov	x20, x0
  40f87c:	add	x21, x8, #0x4
  40f880:	sub	w22, w9, #0x4
  40f884:	ldrh	w8, [x21]
  40f888:	cmp	w8, #0x4
  40f88c:	b.cc	40f8d0 <ferror@plt+0xce80>  // b.lo, b.ul, b.last
  40f890:	cmp	w22, w8
  40f894:	b.lt	40f8d0 <ferror@plt+0xce80>  // b.tstop
  40f898:	ldrh	w9, [x21, #2]
  40f89c:	cmp	w9, #0x35
  40f8a0:	b.ne	40f8b8 <ferror@plt+0xce68>  // b.any
  40f8a4:	add	x1, x21, #0x4
  40f8a8:	mov	x0, x19
  40f8ac:	mov	x2, x20
  40f8b0:	bl	40f8e0 <ferror@plt+0xce90>
  40f8b4:	ldrh	w8, [x21]
  40f8b8:	add	w8, w8, #0x3
  40f8bc:	and	w8, w8, #0x1fffc
  40f8c0:	sub	w22, w22, w8
  40f8c4:	cmp	w22, #0x3
  40f8c8:	add	x21, x21, x8
  40f8cc:	b.gt	40f884 <ferror@plt+0xce34>
  40f8d0:	ldp	x20, x19, [sp, #32]
  40f8d4:	ldp	x22, x21, [sp, #16]
  40f8d8:	ldp	x29, x30, [sp], #48
  40f8dc:	ret
  40f8e0:	stp	x29, x30, [sp, #-48]!
  40f8e4:	stp	x22, x21, [sp, #16]
  40f8e8:	mov	x22, x0
  40f8ec:	mov	x0, x1
  40f8f0:	stp	x20, x19, [sp, #32]
  40f8f4:	mov	x29, sp
  40f8f8:	mov	x21, x2
  40f8fc:	mov	x20, x1
  40f900:	bl	402360 <strlen@plt>
  40f904:	add	x0, x0, #0x41
  40f908:	bl	402530 <malloc@plt>
  40f90c:	mov	x19, x0
  40f910:	cbz	x0, 40f9e0 <ferror@plt+0xcf90>
  40f914:	ldr	w8, [x22, #4]
  40f918:	add	x0, x19, #0x40
  40f91c:	mov	x1, x20
  40f920:	str	w8, [x19, #36]
  40f924:	bl	402860 <strcpy@plt>
  40f928:	ldrh	w8, [x22, #2]
  40f92c:	strh	w8, [x19, #40]
  40f930:	ldr	w8, [x22, #8]
  40f934:	str	w8, [x19, #32]
  40f938:	cbz	x21, 40f958 <ferror@plt+0xcf08>
  40f93c:	ldr	x9, [x21, #56]
  40f940:	add	x8, x19, #0x30
  40f944:	add	x10, x21, #0x30
  40f948:	str	x8, [x21, #56]
  40f94c:	stp	x10, x9, [x19, #48]
  40f950:	str	x8, [x9]
  40f954:	b	40f98c <ferror@plt+0xcf3c>
  40f958:	ldr	w8, [x22, #4]
  40f95c:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x3218>
  40f960:	add	x9, x9, #0x668
  40f964:	and	x8, x8, #0x3ff
  40f968:	add	x8, x9, x8, lsl #3
  40f96c:	ldr	x9, [x8]
  40f970:	str	x9, [x19]
  40f974:	cbz	x9, 40f97c <ferror@plt+0xcf2c>
  40f978:	str	x19, [x9, #8]
  40f97c:	str	x19, [x8]
  40f980:	str	x8, [x19, #8]
  40f984:	add	x8, x19, #0x30
  40f988:	stp	x8, x8, [x19, #48]
  40f98c:	ldrb	w8, [x20]
  40f990:	cbz	w8, 40f9b4 <ferror@plt+0xcf64>
  40f994:	add	x9, x20, #0x1
  40f998:	mov	w10, #0x1505                	// #5381
  40f99c:	add	w10, w10, w10, lsl #5
  40f9a0:	add	w10, w10, w8, uxtb
  40f9a4:	ldrb	w8, [x9], #1
  40f9a8:	cbnz	w8, 40f99c <ferror@plt+0xcf4c>
  40f9ac:	and	w8, w10, #0x3ff
  40f9b0:	b	40f9b8 <ferror@plt+0xcf68>
  40f9b4:	mov	w8, #0x105                 	// #261
  40f9b8:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x5218>
  40f9bc:	add	x9, x9, #0x668
  40f9c0:	add	x8, x9, x8, lsl #3
  40f9c4:	ldr	x10, [x8]
  40f9c8:	mov	x9, x19
  40f9cc:	str	x10, [x9, #16]!
  40f9d0:	cbz	x10, 40f9d8 <ferror@plt+0xcf88>
  40f9d4:	str	x9, [x10, #8]
  40f9d8:	str	x9, [x8]
  40f9dc:	str	x8, [x19, #24]
  40f9e0:	mov	x0, x19
  40f9e4:	ldp	x20, x19, [sp, #32]
  40f9e8:	ldp	x22, x21, [sp, #16]
  40f9ec:	ldp	x29, x30, [sp], #48
  40f9f0:	ret
  40f9f4:	stp	x29, x30, [sp, #-32]!
  40f9f8:	str	x19, [sp, #16]
  40f9fc:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40fa00:	ldr	x8, [x8, #4008]
  40fa04:	rev	w9, w0
  40fa08:	mov	x19, x1
  40fa0c:	lsr	w3, w9, #16
  40fa10:	ldr	w8, [x8]
  40fa14:	mov	x29, sp
  40fa18:	cbnz	w8, 40fa44 <ferror@plt+0xcff4>
  40fa1c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40fa20:	add	x8, x8, #0x9f0
  40fa24:	mov	x9, #0xffffffffffffffff    	// #-1
  40fa28:	ldur	w10, [x8, #-8]
  40fa2c:	cmp	w10, w3
  40fa30:	b.eq	40fa5c <ferror@plt+0xd00c>  // b.none
  40fa34:	add	x9, x9, #0x1
  40fa38:	cmp	x9, #0x31
  40fa3c:	add	x8, x8, #0x10
  40fa40:	b.ls	40fa28 <ferror@plt+0xcfd8>  // b.plast
  40fa44:	sxtw	x1, w2
  40fa48:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40fa4c:	add	x2, x2, #0xe2e
  40fa50:	mov	x0, x19
  40fa54:	bl	4024c0 <snprintf@plt>
  40fa58:	b	40fa60 <ferror@plt+0xd010>
  40fa5c:	ldr	x19, [x8]
  40fa60:	mov	x0, x19
  40fa64:	ldr	x19, [sp, #16]
  40fa68:	ldp	x29, x30, [sp], #32
  40fa6c:	ret
  40fa70:	stp	x29, x30, [sp, #-48]!
  40fa74:	stp	x22, x21, [sp, #16]
  40fa78:	adrp	x22, 428000 <ferror@plt+0x255b0>
  40fa7c:	stp	x20, x19, [sp, #32]
  40fa80:	mov	x29, sp
  40fa84:	mov	x20, x1
  40fa88:	mov	x19, x0
  40fa8c:	mov	x21, xzr
  40fa90:	add	x22, x22, #0x9e8
  40fa94:	add	x8, x22, x21
  40fa98:	ldr	x0, [x8, #8]
  40fa9c:	mov	x1, x20
  40faa0:	bl	402610 <strcasecmp@plt>
  40faa4:	cbz	w0, 40fad0 <ferror@plt+0xd080>
  40faa8:	add	x21, x21, #0x10
  40faac:	cmp	x21, #0x330
  40fab0:	b.ne	40fa94 <ferror@plt+0xd044>  // b.any
  40fab4:	mov	x0, x19
  40fab8:	mov	x1, x20
  40fabc:	mov	w2, wzr
  40fac0:	bl	40bdb0 <ferror@plt+0x9360>
  40fac4:	cmp	w0, #0x0
  40fac8:	csetm	w0, ne  // ne = any
  40facc:	b	40fae0 <ferror@plt+0xd090>
  40fad0:	ldrh	w8, [x22, x21]
  40fad4:	rev	w8, w8
  40fad8:	lsr	w8, w8, #16
  40fadc:	strh	w8, [x19]
  40fae0:	ldp	x20, x19, [sp, #32]
  40fae4:	ldp	x22, x21, [sp, #16]
  40fae8:	ldp	x29, x30, [sp], #48
  40faec:	ret
  40faf0:	stp	x29, x30, [sp, #-80]!
  40faf4:	stp	x22, x21, [sp, #48]
  40faf8:	stp	x20, x19, [sp, #64]
  40fafc:	mov	w19, w4
  40fb00:	mov	x20, x3
  40fb04:	mov	w22, w1
  40fb08:	cmp	w1, #0x10
  40fb0c:	mov	x21, x0
  40fb10:	stp	x26, x25, [sp, #16]
  40fb14:	stp	x24, x23, [sp, #32]
  40fb18:	mov	x29, sp
  40fb1c:	b.eq	40fb50 <ferror@plt+0xd100>  // b.none
  40fb20:	cmp	w22, #0x4
  40fb24:	b.ne	40fb88 <ferror@plt+0xd138>  // b.any
  40fb28:	sub	w8, w2, #0x300
  40fb2c:	cmp	w8, #0xa
  40fb30:	b.hi	40fb88 <ferror@plt+0xd138>  // b.pmore
  40fb34:	mov	w9, #0x1                   	// #1
  40fb38:	lsl	w8, w9, w8
  40fb3c:	mov	w9, #0x501                 	// #1281
  40fb40:	tst	w8, w9
  40fb44:	b.eq	40fb88 <ferror@plt+0xd138>  // b.none
  40fb48:	mov	w0, #0x2                   	// #2
  40fb4c:	b	40fb64 <ferror@plt+0xd114>
  40fb50:	cmp	w2, #0x337
  40fb54:	b.eq	40fb60 <ferror@plt+0xd110>  // b.none
  40fb58:	cmp	w2, #0x301
  40fb5c:	b.ne	40fb88 <ferror@plt+0xd138>  // b.any
  40fb60:	mov	w0, #0xa                   	// #10
  40fb64:	mov	x1, x21
  40fb68:	mov	x2, x20
  40fb6c:	mov	w3, w19
  40fb70:	ldp	x20, x19, [sp, #64]
  40fb74:	ldp	x22, x21, [sp, #48]
  40fb78:	ldp	x24, x23, [sp, #32]
  40fb7c:	ldp	x26, x25, [sp, #16]
  40fb80:	ldp	x29, x30, [sp], #80
  40fb84:	b	402a30 <inet_ntop@plt>
  40fb88:	ldrb	w3, [x21]
  40fb8c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40fb90:	sxtw	x1, w19
  40fb94:	add	x2, x2, #0xf2e
  40fb98:	mov	x0, x20
  40fb9c:	bl	4024c0 <snprintf@plt>
  40fba0:	cmp	w22, #0x2
  40fba4:	b.lt	40fbf8 <ferror@plt+0xd1a8>  // b.tstop
  40fba8:	cmp	w19, #0x3
  40fbac:	b.lt	40fbf8 <ferror@plt+0xd1a8>  // b.tstop
  40fbb0:	mov	w23, w22
  40fbb4:	adrp	x22, 417000 <ferror@plt+0x145b0>
  40fbb8:	sub	w24, w19, #0x2
  40fbbc:	mov	w25, #0x2                   	// #2
  40fbc0:	mov	w26, #0x1                   	// #1
  40fbc4:	add	x22, x22, #0xf2d
  40fbc8:	ldrb	w3, [x21, x26]
  40fbcc:	add	x0, x20, x25
  40fbd0:	sxtw	x1, w24
  40fbd4:	mov	x2, x22
  40fbd8:	bl	4024c0 <snprintf@plt>
  40fbdc:	add	x26, x26, #0x1
  40fbe0:	cmp	x26, x23
  40fbe4:	b.cs	40fbf8 <ferror@plt+0xd1a8>  // b.hs, b.nlast
  40fbe8:	add	x25, x25, #0x3
  40fbec:	cmp	w25, w19
  40fbf0:	sub	w24, w24, #0x3
  40fbf4:	b.lt	40fbc8 <ferror@plt+0xd178>  // b.tstop
  40fbf8:	mov	x0, x20
  40fbfc:	ldp	x20, x19, [sp, #64]
  40fc00:	ldp	x22, x21, [sp, #48]
  40fc04:	ldp	x24, x23, [sp, #32]
  40fc08:	ldp	x26, x25, [sp, #16]
  40fc0c:	ldp	x29, x30, [sp], #80
  40fc10:	ret
  40fc14:	sub	sp, sp, #0x160
  40fc18:	stp	x22, x21, [sp, #320]
  40fc1c:	stp	x20, x19, [sp, #336]
  40fc20:	mov	w21, w1
  40fc24:	mov	x20, x0
  40fc28:	mov	w1, #0x2e                  	// #46
  40fc2c:	mov	x0, x2
  40fc30:	stp	x29, x30, [sp, #272]
  40fc34:	str	x28, [sp, #288]
  40fc38:	stp	x24, x23, [sp, #304]
  40fc3c:	add	x29, sp, #0x110
  40fc40:	mov	x19, x2
  40fc44:	bl	4027f0 <strchr@plt>
  40fc48:	cbz	x0, 40fc78 <ferror@plt+0xd228>
  40fc4c:	add	x0, sp, #0x8
  40fc50:	mov	w2, #0x2                   	// #2
  40fc54:	mov	x1, x19
  40fc58:	bl	40bea8 <ferror@plt+0x9458>
  40fc5c:	cbnz	w0, 40fcec <ferror@plt+0xd29c>
  40fc60:	cmp	w21, #0x4
  40fc64:	b.lt	40fd08 <ferror@plt+0xd2b8>  // b.tstop
  40fc68:	ldr	w8, [sp, #16]
  40fc6c:	mov	w0, #0x4                   	// #4
  40fc70:	str	w8, [x20]
  40fc74:	b	40fd18 <ferror@plt+0xd2c8>
  40fc78:	cmp	w21, #0x1
  40fc7c:	b.lt	40fd10 <ferror@plt+0xd2c0>  // b.tstop
  40fc80:	mov	w24, w21
  40fc84:	adrp	x21, 416000 <ferror@plt+0x135b0>
  40fc88:	mov	x23, xzr
  40fc8c:	add	x21, x21, #0x8f6
  40fc90:	mov	w1, #0x3a                  	// #58
  40fc94:	mov	x0, x19
  40fc98:	bl	4027f0 <strchr@plt>
  40fc9c:	mov	x22, x0
  40fca0:	cbz	x0, 40fca8 <ferror@plt+0xd258>
  40fca4:	strb	wzr, [x22], #1
  40fca8:	add	x2, sp, #0x8
  40fcac:	mov	x0, x19
  40fcb0:	mov	x1, x21
  40fcb4:	bl	402940 <__isoc99_sscanf@plt>
  40fcb8:	cmp	w0, #0x1
  40fcbc:	b.ne	40fcec <ferror@plt+0xd29c>  // b.any
  40fcc0:	ldr	w8, [sp, #8]
  40fcc4:	cmp	w8, #0xff
  40fcc8:	b.hi	40fcec <ferror@plt+0xd29c>  // b.pmore
  40fccc:	strb	w8, [x20, x23]
  40fcd0:	cbz	x22, 40fd14 <ferror@plt+0xd2c4>
  40fcd4:	add	x23, x23, #0x1
  40fcd8:	cmp	x24, x23
  40fcdc:	mov	x19, x22
  40fce0:	b.ne	40fc90 <ferror@plt+0xd240>  // b.any
  40fce4:	mov	w23, w24
  40fce8:	b	40fd14 <ferror@plt+0xd2c4>
  40fcec:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40fcf0:	ldr	x8, [x8, #3984]
  40fcf4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40fcf8:	add	x1, x1, #0xf33
  40fcfc:	mov	x2, x19
  40fd00:	ldr	x0, [x8]
  40fd04:	bl	402a10 <fprintf@plt>
  40fd08:	mov	w0, #0xffffffff            	// #-1
  40fd0c:	b	40fd18 <ferror@plt+0xd2c8>
  40fd10:	mov	w23, wzr
  40fd14:	add	w0, w23, #0x1
  40fd18:	ldp	x20, x19, [sp, #336]
  40fd1c:	ldp	x22, x21, [sp, #320]
  40fd20:	ldp	x24, x23, [sp, #304]
  40fd24:	ldr	x28, [sp, #288]
  40fd28:	ldp	x29, x30, [sp, #272]
  40fd2c:	add	sp, sp, #0x160
  40fd30:	ret
  40fd34:	stp	x29, x30, [sp, #-64]!
  40fd38:	stp	x24, x23, [sp, #16]
  40fd3c:	adrp	x23, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40fd40:	ldr	w8, [x23, #3512]
  40fd44:	stp	x22, x21, [sp, #32]
  40fd48:	stp	x20, x19, [sp, #48]
  40fd4c:	mov	x29, sp
  40fd50:	cmp	w8, w0
  40fd54:	b.ne	40fd64 <ferror@plt+0xd314>  // b.any
  40fd58:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40fd5c:	ldr	x19, [x8, #1640]
  40fd60:	b	40fde0 <ferror@plt+0xd390>
  40fd64:	mov	w20, w2
  40fd68:	mov	w21, w0
  40fd6c:	mov	x19, x1
  40fd70:	bl	402870 <getprotobynumber@plt>
  40fd74:	cbz	x0, 40fdc8 <ferror@plt+0xd378>
  40fd78:	adrp	x8, 428000 <ferror@plt+0x255b0>
  40fd7c:	ldr	x8, [x8, #4008]
  40fd80:	ldr	w8, [x8]
  40fd84:	cbnz	w8, 40fdc8 <ferror@plt+0xd378>
  40fd88:	ldr	w8, [x23, #3512]
  40fd8c:	mov	x22, x0
  40fd90:	adrp	x24, 434000 <stdin@@GLIBC_2.17+0x7218>
  40fd94:	cmn	w8, #0x1
  40fd98:	b.eq	40fda4 <ferror@plt+0xd354>  // b.none
  40fd9c:	ldr	x0, [x24, #1640]
  40fda0:	bl	4027a0 <free@plt>
  40fda4:	str	w21, [x23, #3512]
  40fda8:	ldr	x0, [x22]
  40fdac:	bl	402640 <strdup@plt>
  40fdb0:	str	x0, [x24, #1640]
  40fdb4:	ldr	x1, [x22]
  40fdb8:	sxtw	x2, w20
  40fdbc:	mov	x0, x19
  40fdc0:	bl	40da90 <ferror@plt+0xb040>
  40fdc4:	b	40fde0 <ferror@plt+0xd390>
  40fdc8:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40fdcc:	sxtw	x1, w20
  40fdd0:	add	x2, x2, #0xf4c
  40fdd4:	mov	x0, x19
  40fdd8:	mov	w3, w21
  40fddc:	bl	4024c0 <snprintf@plt>
  40fde0:	mov	x0, x19
  40fde4:	ldp	x20, x19, [sp, #48]
  40fde8:	ldp	x22, x21, [sp, #32]
  40fdec:	ldp	x24, x23, [sp, #16]
  40fdf0:	ldp	x29, x30, [sp], #64
  40fdf4:	ret
  40fdf8:	stp	x29, x30, [sp, #-48]!
  40fdfc:	str	x21, [sp, #16]
  40fe00:	adrp	x21, 42c000 <in6addr_any@@GLIBC_2.17+0x3628>
  40fe04:	stp	x20, x19, [sp, #32]
  40fe08:	ldr	w19, [x21, #3516]
  40fe0c:	mov	x20, x0
  40fe10:	mov	x29, sp
  40fe14:	cmn	w19, #0x1
  40fe18:	b.eq	40fe30 <ferror@plt+0xd3e0>  // b.none
  40fe1c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40fe20:	ldr	x0, [x8, #1648]
  40fe24:	mov	x1, x20
  40fe28:	bl	402720 <strcmp@plt>
  40fe2c:	cbz	w0, 40fe98 <ferror@plt+0xd448>
  40fe30:	add	x0, x29, #0x1c
  40fe34:	mov	w2, #0xa                   	// #10
  40fe38:	mov	x1, x20
  40fe3c:	bl	40bb78 <ferror@plt+0x9128>
  40fe40:	cbz	w0, 40fe8c <ferror@plt+0xd43c>
  40fe44:	mov	x0, x20
  40fe48:	bl	4024a0 <getprotobyname@plt>
  40fe4c:	cbz	x0, 40fe94 <ferror@plt+0xd444>
  40fe50:	ldr	w8, [x21, #3516]
  40fe54:	mov	x19, x0
  40fe58:	cmn	w8, #0x1
  40fe5c:	b.eq	40fe6c <ferror@plt+0xd41c>  // b.none
  40fe60:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40fe64:	ldr	x0, [x8, #1648]
  40fe68:	bl	4027a0 <free@plt>
  40fe6c:	ldr	w8, [x19, #16]
  40fe70:	str	w8, [x21, #3516]
  40fe74:	ldr	x0, [x19]
  40fe78:	bl	402640 <strdup@plt>
  40fe7c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  40fe80:	str	x0, [x8, #1648]
  40fe84:	ldr	w19, [x19, #16]
  40fe88:	b	40fe98 <ferror@plt+0xd448>
  40fe8c:	ldrb	w19, [x29, #28]
  40fe90:	b	40fe98 <ferror@plt+0xd448>
  40fe94:	mov	w19, #0xffffffff            	// #-1
  40fe98:	mov	w0, w19
  40fe9c:	ldp	x20, x19, [sp, #32]
  40fea0:	ldr	x21, [sp, #16]
  40fea4:	ldp	x29, x30, [sp], #48
  40fea8:	ret
  40feac:	stp	x29, x30, [sp, #-96]!
  40feb0:	stp	x28, x27, [sp, #16]
  40feb4:	stp	x26, x25, [sp, #32]
  40feb8:	stp	x24, x23, [sp, #48]
  40febc:	stp	x22, x21, [sp, #64]
  40fec0:	stp	x20, x19, [sp, #80]
  40fec4:	mov	x29, sp
  40fec8:	sub	sp, sp, #0x3, lsl #12
  40fecc:	sub	sp, sp, #0x180
  40fed0:	mov	x19, x0
  40fed4:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40fed8:	adrp	x3, 417000 <ferror@plt+0x145b0>
  40fedc:	add	x2, x2, #0x73d
  40fee0:	add	x3, x3, #0xf57
  40fee4:	add	x0, sp, #0x74
  40fee8:	mov	w1, #0x1000                	// #4096
  40feec:	mov	x4, x19
  40fef0:	bl	4024c0 <snprintf@plt>
  40fef4:	add	x0, sp, #0x74
  40fef8:	mov	w1, #0x80000               	// #524288
  40fefc:	bl	4028d0 <open64@plt>
  40ff00:	tbnz	w0, #31, 410108 <ferror@plt+0xd6b8>
  40ff04:	mov	w1, #0x40000000            	// #1073741824
  40ff08:	mov	w20, w0
  40ff0c:	bl	402890 <setns@plt>
  40ff10:	tbnz	w0, #31, 41013c <ferror@plt+0xd6ec>
  40ff14:	mov	w0, w20
  40ff18:	bl	402670 <close@plt>
  40ff1c:	mov	w0, #0x20000               	// #131072
  40ff20:	bl	4024b0 <unshare@plt>
  40ff24:	tbnz	w0, #31, 410178 <ferror@plt+0xd728>
  40ff28:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40ff2c:	adrp	x1, 415000 <ferror@plt+0x125b0>
  40ff30:	adrp	x2, 416000 <ferror@plt+0x135b0>
  40ff34:	mov	w3, #0x4000                	// #16384
  40ff38:	add	x0, x0, #0x68b
  40ff3c:	add	x1, x1, #0x74c
  40ff40:	add	x2, x2, #0xdc4
  40ff44:	movk	w3, #0x8, lsl #16
  40ff48:	mov	x4, xzr
  40ff4c:	bl	402390 <mount@plt>
  40ff50:	cbnz	w0, 4101a0 <ferror@plt+0xd750>
  40ff54:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ff58:	add	x0, x0, #0xff5
  40ff5c:	mov	w1, #0x2                   	// #2
  40ff60:	bl	4024d0 <umount2@plt>
  40ff64:	tbz	w0, #31, 40ff7c <ferror@plt+0xd52c>
  40ff68:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40ff6c:	add	x0, x0, #0xff5
  40ff70:	mov	x1, sp
  40ff74:	bl	402790 <statvfs64@plt>
  40ff78:	cbz	w0, 4100fc <ferror@plt+0xd6ac>
  40ff7c:	mov	x3, xzr
  40ff80:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ff84:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40ff88:	add	x1, x1, #0xff5
  40ff8c:	add	x2, x2, #0xffa
  40ff90:	mov	x0, x19
  40ff94:	mov	x4, xzr
  40ff98:	bl	402390 <mount@plt>
  40ff9c:	tbnz	w0, #31, 4101c8 <ferror@plt+0xd778>
  40ffa0:	mov	x0, x19
  40ffa4:	bl	402360 <strlen@plt>
  40ffa8:	cmp	x0, #0xfe
  40ffac:	b.hi	4100f4 <ferror@plt+0xd6a4>  // b.pmore
  40ffb0:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40ffb4:	adrp	x3, 418000 <ferror@plt+0x155b0>
  40ffb8:	add	x0, sp, #0x3, lsl #12
  40ffbc:	add	x2, x2, #0x73d
  40ffc0:	add	x3, x3, #0x1d
  40ffc4:	add	x0, x0, #0x74
  40ffc8:	mov	w1, #0x10a                 	// #266
  40ffcc:	mov	x4, x19
  40ffd0:	bl	4024c0 <snprintf@plt>
  40ffd4:	add	x0, sp, #0x3, lsl #12
  40ffd8:	add	x0, x0, #0x74
  40ffdc:	bl	402480 <opendir@plt>
  40ffe0:	cbz	x0, 4100f4 <ferror@plt+0xd6a4>
  40ffe4:	mov	x19, x0
  40ffe8:	bl	4027c0 <readdir64@plt>
  40ffec:	cbz	x0, 4100ec <ferror@plt+0xd69c>
  40fff0:	adrp	x27, 428000 <ferror@plt+0x255b0>
  40fff4:	ldr	x27, [x27, #3984]
  40fff8:	adrp	x20, 418000 <ferror@plt+0x155b0>
  40fffc:	adrp	x21, 418000 <ferror@plt+0x155b0>
  410000:	adrp	x22, 417000 <ferror@plt+0x145b0>
  410004:	adrp	x23, 418000 <ferror@plt+0x155b0>
  410008:	adrp	x24, 416000 <ferror@plt+0x135b0>
  41000c:	adrp	x25, 418000 <ferror@plt+0x155b0>
  410010:	add	x20, x20, #0x1b
  410014:	add	x21, x21, #0x1a
  410018:	add	x22, x22, #0x73d
  41001c:	add	x23, x23, #0x28
  410020:	add	x24, x24, #0xdc4
  410024:	add	x25, x25, #0x30
  410028:	add	x26, x0, #0x13
  41002c:	mov	x0, x26
  410030:	mov	x1, x20
  410034:	bl	402720 <strcmp@plt>
  410038:	cbz	w0, 4100a8 <ferror@plt+0xd658>
  41003c:	mov	x0, x26
  410040:	mov	x1, x21
  410044:	bl	402720 <strcmp@plt>
  410048:	cbz	w0, 4100a8 <ferror@plt+0xd658>
  41004c:	add	x0, sp, #0x2, lsl #12
  410050:	add	x3, sp, #0x3, lsl #12
  410054:	add	x0, x0, #0x74
  410058:	add	x3, x3, #0x74
  41005c:	mov	w1, #0x1000                	// #4096
  410060:	mov	x2, x22
  410064:	mov	x4, x26
  410068:	bl	4024c0 <snprintf@plt>
  41006c:	add	x0, sp, #0x1, lsl #12
  410070:	add	x0, x0, #0x74
  410074:	mov	w1, #0x1000                	// #4096
  410078:	mov	x2, x23
  41007c:	mov	x3, x26
  410080:	bl	4024c0 <snprintf@plt>
  410084:	add	x0, sp, #0x2, lsl #12
  410088:	add	x1, sp, #0x1, lsl #12
  41008c:	add	x0, x0, #0x74
  410090:	add	x1, x1, #0x74
  410094:	mov	w3, #0x1000                	// #4096
  410098:	mov	x2, x24
  41009c:	mov	x4, xzr
  4100a0:	bl	402390 <mount@plt>
  4100a4:	tbnz	w0, #31, 4100b8 <ferror@plt+0xd668>
  4100a8:	mov	x0, x19
  4100ac:	bl	4027c0 <readdir64@plt>
  4100b0:	cbnz	x0, 410028 <ferror@plt+0xd5d8>
  4100b4:	b	4100ec <ferror@plt+0xd69c>
  4100b8:	ldr	x26, [x27]
  4100bc:	bl	4029c0 <__errno_location@plt>
  4100c0:	ldr	w0, [x0]
  4100c4:	bl	402660 <strerror@plt>
  4100c8:	add	x2, sp, #0x2, lsl #12
  4100cc:	add	x3, sp, #0x1, lsl #12
  4100d0:	mov	x4, x0
  4100d4:	add	x2, x2, #0x74
  4100d8:	add	x3, x3, #0x74
  4100dc:	mov	x0, x26
  4100e0:	mov	x1, x25
  4100e4:	bl	402a10 <fprintf@plt>
  4100e8:	b	4100a8 <ferror@plt+0xd658>
  4100ec:	mov	x0, x19
  4100f0:	bl	402650 <closedir@plt>
  4100f4:	mov	w0, wzr
  4100f8:	b	4101f8 <ferror@plt+0xd7a8>
  4100fc:	ldr	x8, [sp, #72]
  410100:	and	x3, x8, #0x1
  410104:	b	40ff80 <ferror@plt+0xd530>
  410108:	adrp	x8, 428000 <ferror@plt+0x255b0>
  41010c:	ldr	x8, [x8, #3984]
  410110:	ldr	x20, [x8]
  410114:	bl	4029c0 <__errno_location@plt>
  410118:	ldr	w0, [x0]
  41011c:	bl	402660 <strerror@plt>
  410120:	adrp	x1, 417000 <ferror@plt+0x145b0>
  410124:	mov	x3, x0
  410128:	add	x1, x1, #0xf66
  41012c:	mov	x0, x20
  410130:	mov	x2, x19
  410134:	bl	402a10 <fprintf@plt>
  410138:	b	4101f4 <ferror@plt+0xd7a4>
  41013c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410140:	ldr	x8, [x8, #3984]
  410144:	ldr	x21, [x8]
  410148:	bl	4029c0 <__errno_location@plt>
  41014c:	ldr	w0, [x0]
  410150:	bl	402660 <strerror@plt>
  410154:	adrp	x1, 417000 <ferror@plt+0x145b0>
  410158:	mov	x3, x0
  41015c:	add	x1, x1, #0xf8e
  410160:	mov	x0, x21
  410164:	mov	x2, x19
  410168:	bl	402a10 <fprintf@plt>
  41016c:	mov	w0, w20
  410170:	bl	402670 <close@plt>
  410174:	b	4101f4 <ferror@plt+0xd7a4>
  410178:	adrp	x8, 428000 <ferror@plt+0x255b0>
  41017c:	ldr	x8, [x8, #3984]
  410180:	ldr	x19, [x8]
  410184:	bl	4029c0 <__errno_location@plt>
  410188:	ldr	w0, [x0]
  41018c:	bl	402660 <strerror@plt>
  410190:	adrp	x1, 417000 <ferror@plt+0x145b0>
  410194:	mov	x2, x0
  410198:	add	x1, x1, #0xfbd
  41019c:	b	4101ec <ferror@plt+0xd79c>
  4101a0:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4101a4:	ldr	x8, [x8, #3984]
  4101a8:	ldr	x19, [x8]
  4101ac:	bl	4029c0 <__errno_location@plt>
  4101b0:	ldr	w0, [x0]
  4101b4:	bl	402660 <strerror@plt>
  4101b8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4101bc:	mov	x2, x0
  4101c0:	add	x1, x1, #0xfd1
  4101c4:	b	4101ec <ferror@plt+0xd79c>
  4101c8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4101cc:	ldr	x8, [x8, #3984]
  4101d0:	ldr	x19, [x8]
  4101d4:	bl	4029c0 <__errno_location@plt>
  4101d8:	ldr	w0, [x0]
  4101dc:	bl	402660 <strerror@plt>
  4101e0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4101e4:	mov	x2, x0
  4101e8:	add	x1, x1, #0x0
  4101ec:	mov	x0, x19
  4101f0:	bl	402a10 <fprintf@plt>
  4101f4:	mov	w0, #0xffffffff            	// #-1
  4101f8:	add	sp, sp, #0x3, lsl #12
  4101fc:	add	sp, sp, #0x180
  410200:	ldp	x20, x19, [sp, #80]
  410204:	ldp	x22, x21, [sp, #64]
  410208:	ldp	x24, x23, [sp, #48]
  41020c:	ldp	x26, x25, [sp, #32]
  410210:	ldp	x28, x27, [sp, #16]
  410214:	ldp	x29, x30, [sp], #96
  410218:	ret
  41021c:	stp	x29, x30, [sp, #-32]!
  410220:	stp	x28, x19, [sp, #16]
  410224:	mov	x29, sp
  410228:	sub	sp, sp, #0x1, lsl #12
  41022c:	mov	w1, #0x2f                  	// #47
  410230:	mov	x19, x0
  410234:	bl	4027f0 <strchr@plt>
  410238:	cbnz	x0, 410260 <ferror@plt+0xd810>
  41023c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  410240:	adrp	x3, 417000 <ferror@plt+0x145b0>
  410244:	add	x2, x2, #0x73d
  410248:	add	x3, x3, #0xf57
  41024c:	mov	x0, sp
  410250:	mov	w1, #0x1000                	// #4096
  410254:	mov	x4, x19
  410258:	bl	4024c0 <snprintf@plt>
  41025c:	mov	x19, sp
  410260:	mov	x0, x19
  410264:	mov	w1, wzr
  410268:	bl	4028d0 <open64@plt>
  41026c:	add	sp, sp, #0x1, lsl #12
  410270:	ldp	x28, x19, [sp, #16]
  410274:	ldp	x29, x30, [sp], #32
  410278:	ret
  41027c:	stp	x29, x30, [sp, #-64]!
  410280:	stp	x20, x19, [sp, #48]
  410284:	mov	x20, x0
  410288:	adrp	x0, 417000 <ferror@plt+0x145b0>
  41028c:	add	x0, x0, #0xf57
  410290:	stp	x24, x23, [sp, #16]
  410294:	stp	x22, x21, [sp, #32]
  410298:	mov	x29, sp
  41029c:	mov	x19, x1
  4102a0:	bl	402480 <opendir@plt>
  4102a4:	cbz	x0, 410314 <ferror@plt+0xd8c4>
  4102a8:	mov	x21, x0
  4102ac:	bl	4027c0 <readdir64@plt>
  4102b0:	cbz	x0, 410304 <ferror@plt+0xd8b4>
  4102b4:	adrp	x22, 418000 <ferror@plt+0x155b0>
  4102b8:	adrp	x23, 418000 <ferror@plt+0x155b0>
  4102bc:	add	x22, x22, #0x1b
  4102c0:	add	x23, x23, #0x1a
  4102c4:	add	x24, x0, #0x13
  4102c8:	mov	x0, x24
  4102cc:	mov	x1, x22
  4102d0:	bl	402720 <strcmp@plt>
  4102d4:	cbz	w0, 4102f8 <ferror@plt+0xd8a8>
  4102d8:	mov	x0, x24
  4102dc:	mov	x1, x23
  4102e0:	bl	402720 <strcmp@plt>
  4102e4:	cbz	w0, 4102f8 <ferror@plt+0xd8a8>
  4102e8:	mov	x0, x24
  4102ec:	mov	x1, x19
  4102f0:	blr	x20
  4102f4:	cbnz	w0, 410304 <ferror@plt+0xd8b4>
  4102f8:	mov	x0, x21
  4102fc:	bl	4027c0 <readdir64@plt>
  410300:	cbnz	x0, 4102c4 <ferror@plt+0xd874>
  410304:	mov	x0, x21
  410308:	bl	402650 <closedir@plt>
  41030c:	mov	w0, wzr
  410310:	b	410318 <ferror@plt+0xd8c8>
  410314:	mov	w0, #0xffffffff            	// #-1
  410318:	ldp	x20, x19, [sp, #48]
  41031c:	ldp	x22, x21, [sp, #32]
  410320:	ldp	x24, x23, [sp, #16]
  410324:	ldp	x29, x30, [sp], #64
  410328:	ret
  41032c:	mov	w1, #0x1                   	// #1
  410330:	b	410334 <ferror@plt+0xd8e4>
  410334:	stp	x29, x30, [sp, #-32]!
  410338:	stp	x20, x19, [sp, #16]
  41033c:	mov	x29, sp
  410340:	cbz	w0, 410390 <ferror@plt+0xd940>
  410344:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410348:	ldr	x8, [x8, #4016]
  41034c:	mov	w19, w1
  410350:	ldr	x0, [x8]
  410354:	bl	4110c0 <ferror@plt+0xe670>
  410358:	adrp	x20, 434000 <stdin@@GLIBC_2.17+0x7218>
  41035c:	str	x0, [x20, #1656]
  410360:	cbz	x0, 41039c <ferror@plt+0xd94c>
  410364:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410368:	ldr	x8, [x8, #4056]
  41036c:	ldr	w8, [x8]
  410370:	cbz	w8, 41037c <ferror@plt+0xd92c>
  410374:	mov	w1, #0x1                   	// #1
  410378:	bl	411160 <ferror@plt+0xe710>
  41037c:	tbz	w19, #0, 410390 <ferror@plt+0xd940>
  410380:	ldr	x0, [x20, #1656]
  410384:	ldp	x20, x19, [sp, #16]
  410388:	ldp	x29, x30, [sp], #32
  41038c:	b	411508 <ferror@plt+0xeab8>
  410390:	ldp	x20, x19, [sp, #16]
  410394:	ldp	x29, x30, [sp], #32
  410398:	ret
  41039c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4103a0:	add	x0, x0, #0x69
  4103a4:	bl	4023a0 <perror@plt>
  4103a8:	mov	w0, #0x1                   	// #1
  4103ac:	bl	402380 <exit@plt>
  4103b0:	mov	w0, #0x1                   	// #1
  4103b4:	b	4103b8 <ferror@plt+0xd968>
  4103b8:	stp	x29, x30, [sp, #-16]!
  4103bc:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4103c0:	ldr	x8, [x8, #1656]
  4103c4:	mov	x29, sp
  4103c8:	cbz	x8, 4103e8 <ferror@plt+0xd998>
  4103cc:	tbz	w0, #0, 4103d8 <ferror@plt+0xd988>
  4103d0:	mov	x0, x8
  4103d4:	bl	411574 <ferror@plt+0xeb24>
  4103d8:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x7218>
  4103dc:	add	x0, x0, #0x678
  4103e0:	ldp	x29, x30, [sp], #16
  4103e4:	b	4110f4 <ferror@plt+0xe6a4>
  4103e8:	ldp	x29, x30, [sp], #16
  4103ec:	ret
  4103f0:	mov	w1, wzr
  4103f4:	b	410334 <ferror@plt+0xd8e4>
  4103f8:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4103fc:	ldr	x8, [x8, #1656]
  410400:	cbz	x8, 410410 <ferror@plt+0xd9c0>
  410404:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x7218>
  410408:	add	x0, x0, #0x678
  41040c:	b	4110f4 <ferror@plt+0xe6a4>
  410410:	ret
  410414:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410418:	ldr	x8, [x8, #1656]
  41041c:	cmp	x8, #0x0
  410420:	cset	w0, ne  // ne = any
  410424:	ret
  410428:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  41042c:	ldr	x0, [x8, #1656]
  410430:	ret
  410434:	stp	x29, x30, [sp, #-32]!
  410438:	str	x19, [sp, #16]
  41043c:	adrp	x19, 434000 <stdin@@GLIBC_2.17+0x7218>
  410440:	ldr	x8, [x19, #1656]
  410444:	mov	x29, sp
  410448:	cbz	x8, 410470 <ferror@plt+0xda20>
  41044c:	mov	x1, x0
  410450:	cbz	x0, 410460 <ferror@plt+0xda10>
  410454:	mov	x0, x8
  410458:	bl	41116c <ferror@plt+0xe71c>
  41045c:	ldr	x8, [x19, #1656]
  410460:	ldr	x19, [sp, #16]
  410464:	mov	x0, x8
  410468:	ldp	x29, x30, [sp], #32
  41046c:	b	41143c <ferror@plt+0xe9ec>
  410470:	ldr	x19, [sp, #16]
  410474:	ldp	x29, x30, [sp], #32
  410478:	ret
  41047c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410480:	ldr	x0, [x8, #1656]
  410484:	cbz	x0, 41048c <ferror@plt+0xda3c>
  410488:	b	41148c <ferror@plt+0xea3c>
  41048c:	ret
  410490:	stp	x29, x30, [sp, #-32]!
  410494:	str	x19, [sp, #16]
  410498:	adrp	x19, 434000 <stdin@@GLIBC_2.17+0x7218>
  41049c:	ldr	x8, [x19, #1656]
  4104a0:	tst	w0, #0x6
  4104a4:	mov	x29, sp
  4104a8:	b.eq	4104d0 <ferror@plt+0xda80>  // b.none
  4104ac:	cbz	x8, 4104d4 <ferror@plt+0xda84>
  4104b0:	cbz	x1, 4104c0 <ferror@plt+0xda70>
  4104b4:	mov	x0, x8
  4104b8:	bl	41116c <ferror@plt+0xe71c>
  4104bc:	ldr	x8, [x19, #1656]
  4104c0:	ldr	x19, [sp, #16]
  4104c4:	mov	x0, x8
  4104c8:	ldp	x29, x30, [sp], #32
  4104cc:	b	411508 <ferror@plt+0xeab8>
  4104d0:	cbnz	x8, 4104f4 <ferror@plt+0xdaa4>
  4104d4:	mov	w8, #0x5                   	// #5
  4104d8:	tst	w0, w8
  4104dc:	b.eq	4104f4 <ferror@plt+0xdaa4>  // b.none
  4104e0:	ldr	x19, [sp, #16]
  4104e4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4104e8:	add	x0, x0, #0x6f9
  4104ec:	ldp	x29, x30, [sp], #32
  4104f0:	b	4029a0 <printf@plt>
  4104f4:	ldr	x19, [sp, #16]
  4104f8:	ldp	x29, x30, [sp], #32
  4104fc:	ret
  410500:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410504:	ldr	x8, [x8, #1656]
  410508:	tst	w0, #0x6
  41050c:	b.eq	41051c <ferror@plt+0xdacc>  // b.none
  410510:	cbz	x8, 410520 <ferror@plt+0xdad0>
  410514:	mov	x0, x8
  410518:	b	411574 <ferror@plt+0xeb24>
  41051c:	cbnz	x8, 410538 <ferror@plt+0xdae8>
  410520:	mov	w8, #0x5                   	// #5
  410524:	tst	w0, w8
  410528:	b.eq	410538 <ferror@plt+0xdae8>  // b.none
  41052c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  410530:	add	x0, x0, #0x6f9
  410534:	b	4029a0 <printf@plt>
  410538:	ret
  41053c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410540:	ldr	x8, [x8, #1656]
  410544:	tst	w0, #0x6
  410548:	b.eq	410564 <ferror@plt+0xdb14>  // b.none
  41054c:	cbz	x8, 410568 <ferror@plt+0xdb18>
  410550:	mov	x0, x8
  410554:	cbz	x2, 410590 <ferror@plt+0xdb40>
  410558:	mov	x1, x2
  41055c:	mov	w2, w4
  410560:	b	4118e0 <ferror@plt+0xee90>
  410564:	cbnz	x8, 41058c <ferror@plt+0xdb3c>
  410568:	mov	w8, #0x5                   	// #5
  41056c:	tst	w0, w8
  410570:	b.eq	41058c <ferror@plt+0xdb3c>  // b.none
  410574:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410578:	ldr	x8, [x8, #4016]
  41057c:	mov	x2, x3
  410580:	mov	w3, w4
  410584:	ldr	x0, [x8]
  410588:	b	410d78 <ferror@plt+0xe328>
  41058c:	ret
  410590:	mov	w1, w4
  410594:	b	4116a4 <ferror@plt+0xec54>
  410598:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  41059c:	ldr	x8, [x8, #1656]
  4105a0:	tst	w0, #0x6
  4105a4:	b.eq	4105c0 <ferror@plt+0xdb70>  // b.none
  4105a8:	cbz	x8, 4105c4 <ferror@plt+0xdb74>
  4105ac:	mov	x0, x8
  4105b0:	cbz	x2, 4105ec <ferror@plt+0xdb9c>
  4105b4:	mov	x1, x2
  4105b8:	mov	x2, x4
  4105bc:	b	411914 <ferror@plt+0xeec4>
  4105c0:	cbnz	x8, 4105e8 <ferror@plt+0xdb98>
  4105c4:	mov	w8, #0x5                   	// #5
  4105c8:	tst	w0, w8
  4105cc:	b.eq	4105e8 <ferror@plt+0xdb98>  // b.none
  4105d0:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4105d4:	ldr	x8, [x8, #4016]
  4105d8:	mov	x2, x3
  4105dc:	mov	x3, x4
  4105e0:	ldr	x0, [x8]
  4105e4:	b	410d78 <ferror@plt+0xe328>
  4105e8:	ret
  4105ec:	mov	x1, x4
  4105f0:	b	4116b4 <ferror@plt+0xec64>
  4105f4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4105f8:	ldr	x8, [x8, #1656]
  4105fc:	tst	w0, #0x6
  410600:	b.eq	41061c <ferror@plt+0xdbcc>  // b.none
  410604:	cbz	x8, 410620 <ferror@plt+0xdbd0>
  410608:	mov	x0, x8
  41060c:	cbz	x2, 41064c <ferror@plt+0xdbfc>
  410610:	mov	x1, x2
  410614:	mov	w2, w4
  410618:	b	411810 <ferror@plt+0xedc0>
  41061c:	cbnz	x8, 410648 <ferror@plt+0xdbf8>
  410620:	mov	w8, #0x5                   	// #5
  410624:	tst	w0, w8
  410628:	b.eq	410648 <ferror@plt+0xdbf8>  // b.none
  41062c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410630:	ldr	x8, [x8, #4016]
  410634:	mov	x2, x3
  410638:	ldr	x0, [x8]
  41063c:	and	w8, w4, #0xff
  410640:	mov	w3, w8
  410644:	b	410d78 <ferror@plt+0xe328>
  410648:	ret
  41064c:	mov	w1, w4
  410650:	b	411634 <ferror@plt+0xebe4>
  410654:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410658:	ldr	x8, [x8, #1656]
  41065c:	tst	w0, #0x6
  410660:	b.eq	41067c <ferror@plt+0xdc2c>  // b.none
  410664:	cbz	x8, 410680 <ferror@plt+0xdc30>
  410668:	mov	x0, x8
  41066c:	cbz	x2, 4106ac <ferror@plt+0xdc5c>
  410670:	mov	x1, x2
  410674:	mov	w2, w4
  410678:	b	411844 <ferror@plt+0xedf4>
  41067c:	cbnz	x8, 4106a8 <ferror@plt+0xdc58>
  410680:	mov	w8, #0x5                   	// #5
  410684:	tst	w0, w8
  410688:	b.eq	4106a8 <ferror@plt+0xdc58>  // b.none
  41068c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410690:	ldr	x8, [x8, #4016]
  410694:	mov	x2, x3
  410698:	ldr	x0, [x8]
  41069c:	and	w8, w4, #0xffff
  4106a0:	mov	w3, w8
  4106a4:	b	410d78 <ferror@plt+0xe328>
  4106a8:	ret
  4106ac:	mov	w1, w4
  4106b0:	b	411644 <ferror@plt+0xebf4>
  4106b4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4106b8:	ldr	x8, [x8, #1656]
  4106bc:	tst	w0, #0x6
  4106c0:	b.eq	4106dc <ferror@plt+0xdc8c>  // b.none
  4106c4:	cbz	x8, 4106e0 <ferror@plt+0xdc90>
  4106c8:	mov	x0, x8
  4106cc:	cbz	x2, 410708 <ferror@plt+0xdcb8>
  4106d0:	mov	x1, x2
  4106d4:	mov	w2, w4
  4106d8:	b	411774 <ferror@plt+0xed24>
  4106dc:	cbnz	x8, 410704 <ferror@plt+0xdcb4>
  4106e0:	mov	w8, #0x5                   	// #5
  4106e4:	tst	w0, w8
  4106e8:	b.eq	410704 <ferror@plt+0xdcb4>  // b.none
  4106ec:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4106f0:	ldr	x8, [x8, #4016]
  4106f4:	mov	x2, x3
  4106f8:	mov	w3, w4
  4106fc:	ldr	x0, [x8]
  410700:	b	410d78 <ferror@plt+0xe328>
  410704:	ret
  410708:	mov	w1, w4
  41070c:	b	411654 <ferror@plt+0xec04>
  410710:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410714:	ldr	x8, [x8, #1656]
  410718:	tst	w0, #0x6
  41071c:	b.eq	410738 <ferror@plt+0xdce8>  // b.none
  410720:	cbz	x8, 41073c <ferror@plt+0xdcec>
  410724:	mov	x0, x8
  410728:	cbz	x2, 410764 <ferror@plt+0xdd14>
  41072c:	mov	x1, x2
  410730:	mov	x2, x4
  410734:	b	4117a8 <ferror@plt+0xed58>
  410738:	cbnz	x8, 410760 <ferror@plt+0xdd10>
  41073c:	mov	w8, #0x5                   	// #5
  410740:	tst	w0, w8
  410744:	b.eq	410760 <ferror@plt+0xdd10>  // b.none
  410748:	adrp	x8, 428000 <ferror@plt+0x255b0>
  41074c:	ldr	x8, [x8, #4016]
  410750:	mov	x2, x3
  410754:	mov	x3, x4
  410758:	ldr	x0, [x8]
  41075c:	b	410d78 <ferror@plt+0xe328>
  410760:	ret
  410764:	mov	x1, x4
  410768:	b	411664 <ferror@plt+0xec14>
  41076c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410770:	ldr	x8, [x8, #1656]
  410774:	tst	w0, #0x6
  410778:	b.eq	410794 <ferror@plt+0xdd44>  // b.none
  41077c:	cbz	x8, 410798 <ferror@plt+0xdd48>
  410780:	mov	x0, x8
  410784:	cbz	x2, 4107c0 <ferror@plt+0xdd70>
  410788:	mov	x1, x2
  41078c:	mov	x2, x4
  410790:	b	411878 <ferror@plt+0xee28>
  410794:	cbnz	x8, 4107bc <ferror@plt+0xdd6c>
  410798:	mov	w8, #0x5                   	// #5
  41079c:	tst	w0, w8
  4107a0:	b.eq	4107bc <ferror@plt+0xdd6c>  // b.none
  4107a4:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4107a8:	ldr	x8, [x8, #4016]
  4107ac:	mov	x2, x3
  4107b0:	mov	x3, x4
  4107b4:	ldr	x0, [x8]
  4107b8:	b	410d78 <ferror@plt+0xe328>
  4107bc:	ret
  4107c0:	mov	x1, x4
  4107c4:	b	411684 <ferror@plt+0xec34>
  4107c8:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4107cc:	ldr	x8, [x8, #1656]
  4107d0:	tst	w0, #0x6
  4107d4:	b.eq	4107f0 <ferror@plt+0xdda0>  // b.none
  4107d8:	cbz	x8, 4107f4 <ferror@plt+0xdda4>
  4107dc:	mov	x0, x8
  4107e0:	cbz	x2, 41081c <ferror@plt+0xddcc>
  4107e4:	mov	x1, x2
  4107e8:	mov	x2, x4
  4107ec:	b	4118ac <ferror@plt+0xee5c>
  4107f0:	cbnz	x8, 410818 <ferror@plt+0xddc8>
  4107f4:	mov	w8, #0x5                   	// #5
  4107f8:	tst	w0, w8
  4107fc:	b.eq	410818 <ferror@plt+0xddc8>  // b.none
  410800:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410804:	ldr	x8, [x8, #4016]
  410808:	mov	x2, x3
  41080c:	mov	x3, x4
  410810:	ldr	x0, [x8]
  410814:	b	410d78 <ferror@plt+0xe328>
  410818:	ret
  41081c:	mov	x1, x4
  410820:	b	411694 <ferror@plt+0xec44>
  410824:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410828:	ldr	x8, [x8, #1656]
  41082c:	tst	w0, #0x6
  410830:	b.eq	410848 <ferror@plt+0xddf8>  // b.none
  410834:	cbz	x8, 41084c <ferror@plt+0xddfc>
  410838:	mov	x0, x8
  41083c:	cbz	x2, 410870 <ferror@plt+0xde20>
  410840:	mov	x1, x2
  410844:	b	411738 <ferror@plt+0xece8>
  410848:	cbnz	x8, 41086c <ferror@plt+0xde1c>
  41084c:	mov	w8, #0x5                   	// #5
  410850:	tst	w0, w8
  410854:	b.eq	41086c <ferror@plt+0xde1c>  // b.none
  410858:	adrp	x8, 428000 <ferror@plt+0x255b0>
  41085c:	ldr	x8, [x8, #4016]
  410860:	mov	x2, x3
  410864:	ldr	x0, [x8]
  410868:	b	410d78 <ferror@plt+0xe328>
  41086c:	ret
  410870:	b	411628 <ferror@plt+0xebd8>
  410874:	sub	sp, sp, #0x60
  410878:	stp	x20, x19, [sp, #80]
  41087c:	mov	x20, x0
  410880:	adrp	x2, 418000 <ferror@plt+0x155b0>
  410884:	mov	w19, w1
  410888:	add	x2, x2, #0x4a
  41088c:	mov	x0, sp
  410890:	mov	w1, #0x40                  	// #64
  410894:	mov	x3, x20
  410898:	stp	x29, x30, [sp, #64]
  41089c:	add	x29, sp, #0x40
  4108a0:	bl	4024c0 <snprintf@plt>
  4108a4:	mov	x3, sp
  4108a8:	mov	w0, #0x4                   	// #4
  4108ac:	mov	w1, #0x6                   	// #6
  4108b0:	mov	x2, x20
  4108b4:	mov	w4, w19
  4108b8:	bl	4106b4 <ferror@plt+0xdc64>
  4108bc:	ldp	x20, x19, [sp, #80]
  4108c0:	ldp	x29, x30, [sp, #64]
  4108c4:	add	sp, sp, #0x60
  4108c8:	ret
  4108cc:	sub	sp, sp, #0x60
  4108d0:	stp	x20, x19, [sp, #80]
  4108d4:	mov	x20, x0
  4108d8:	adrp	x2, 418000 <ferror@plt+0x155b0>
  4108dc:	mov	x19, x1
  4108e0:	add	x2, x2, #0x51
  4108e4:	mov	x0, sp
  4108e8:	mov	w1, #0x40                  	// #64
  4108ec:	mov	x3, x20
  4108f0:	stp	x29, x30, [sp, #64]
  4108f4:	add	x29, sp, #0x40
  4108f8:	bl	4024c0 <snprintf@plt>
  4108fc:	mov	x3, sp
  410900:	mov	w0, #0x4                   	// #4
  410904:	mov	w1, #0x6                   	// #6
  410908:	mov	x2, x20
  41090c:	mov	x4, x19
  410910:	bl	410924 <ferror@plt+0xded4>
  410914:	ldp	x20, x19, [sp, #80]
  410918:	ldp	x29, x30, [sp, #64]
  41091c:	add	sp, sp, #0x60
  410920:	ret
  410924:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410928:	ldr	x8, [x8, #1656]
  41092c:	tst	w0, #0x6
  410930:	b.eq	41094c <ferror@plt+0xdefc>  // b.none
  410934:	cbz	x8, 410950 <ferror@plt+0xdf00>
  410938:	cbz	x2, 410978 <ferror@plt+0xdf28>
  41093c:	cbnz	x4, 410978 <ferror@plt+0xdf28>
  410940:	mov	x0, x8
  410944:	mov	x1, x2
  410948:	b	41116c <ferror@plt+0xe71c>
  41094c:	cbnz	x8, 410974 <ferror@plt+0xdf24>
  410950:	mov	w8, #0x5                   	// #5
  410954:	tst	w0, w8
  410958:	b.eq	410974 <ferror@plt+0xdf24>  // b.none
  41095c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410960:	ldr	x8, [x8, #4016]
  410964:	mov	x2, x3
  410968:	mov	x3, x4
  41096c:	ldr	x0, [x8]
  410970:	b	410d78 <ferror@plt+0xe328>
  410974:	ret
  410978:	cbnz	x2, 41098c <ferror@plt+0xdf3c>
  41097c:	cbz	x4, 41098c <ferror@plt+0xdf3c>
  410980:	mov	x0, x8
  410984:	mov	x1, x4
  410988:	b	4115b8 <ferror@plt+0xeb68>
  41098c:	mov	x0, x8
  410990:	mov	x1, x2
  410994:	mov	x2, x4
  410998:	b	4116c4 <ferror@plt+0xec74>
  41099c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  4109a0:	ldr	x8, [x8, #1656]
  4109a4:	tst	w0, #0x6
  4109a8:	b.eq	4109c8 <ferror@plt+0xdf78>  // b.none
  4109ac:	cbz	x8, 4109cc <ferror@plt+0xdf7c>
  4109b0:	cbz	x2, 410a0c <ferror@plt+0xdfbc>
  4109b4:	and	w9, w4, #0x1
  4109b8:	mov	x0, x8
  4109bc:	mov	x1, x2
  4109c0:	mov	w2, w9
  4109c4:	b	4116f0 <ferror@plt+0xeca0>
  4109c8:	cbnz	x8, 410a08 <ferror@plt+0xdfb8>
  4109cc:	mov	w8, #0x5                   	// #5
  4109d0:	tst	w0, w8
  4109d4:	b.eq	410a08 <ferror@plt+0xdfb8>  // b.none
  4109d8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4109dc:	ldr	x8, [x8, #4016]
  4109e0:	adrp	x9, 418000 <ferror@plt+0x155b0>
  4109e4:	add	x9, x9, #0x58
  4109e8:	tst	w4, #0x1
  4109ec:	ldr	x0, [x8]
  4109f0:	adrp	x8, 418000 <ferror@plt+0x155b0>
  4109f4:	add	x8, x8, #0x5d
  4109f8:	csel	x8, x9, x8, ne  // ne = any
  4109fc:	mov	x2, x3
  410a00:	mov	x3, x8
  410a04:	b	410d78 <ferror@plt+0xe328>
  410a08:	ret
  410a0c:	and	w1, w4, #0x1
  410a10:	mov	x0, x8
  410a14:	b	4115f8 <ferror@plt+0xeba8>
  410a18:	sub	sp, sp, #0x60
  410a1c:	stp	x29, x30, [sp, #64]
  410a20:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410a24:	ldr	x8, [x8, #1656]
  410a28:	tst	w0, #0x6
  410a2c:	str	x19, [sp, #80]
  410a30:	add	x29, sp, #0x40
  410a34:	b.eq	410a74 <ferror@plt+0xe024>  // b.none
  410a38:	cbz	x8, 410a74 <ferror@plt+0xe024>
  410a3c:	mov	x19, x2
  410a40:	adrp	x2, 418000 <ferror@plt+0x155b0>
  410a44:	add	x2, x2, #0x63
  410a48:	mov	x0, sp
  410a4c:	mov	w1, #0x40                  	// #64
  410a50:	mov	x3, x4
  410a54:	bl	4024c0 <snprintf@plt>
  410a58:	mov	x4, sp
  410a5c:	mov	w0, #0x2                   	// #2
  410a60:	mov	w1, #0x6                   	// #6
  410a64:	mov	x2, x19
  410a68:	mov	x3, xzr
  410a6c:	bl	410924 <ferror@plt+0xded4>
  410a70:	b	410aa8 <ferror@plt+0xe058>
  410a74:	mov	w9, #0x5                   	// #5
  410a78:	tst	w0, w9
  410a7c:	b.eq	410aa8 <ferror@plt+0xe058>  // b.none
  410a80:	cbnz	x8, 410aa8 <ferror@plt+0xe058>
  410a84:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410a88:	ldr	x8, [x8, #4016]
  410a8c:	ldr	x19, [sp, #80]
  410a90:	ldp	x29, x30, [sp, #64]
  410a94:	mov	x2, x3
  410a98:	ldr	x0, [x8]
  410a9c:	mov	x3, x4
  410aa0:	add	sp, sp, #0x60
  410aa4:	b	410d78 <ferror@plt+0xe328>
  410aa8:	ldr	x19, [sp, #80]
  410aac:	ldp	x29, x30, [sp, #64]
  410ab0:	add	sp, sp, #0x60
  410ab4:	ret
  410ab8:	sub	sp, sp, #0x60
  410abc:	stp	x29, x30, [sp, #64]
  410ac0:	stp	x20, x19, [sp, #80]
  410ac4:	adrp	x20, 434000 <stdin@@GLIBC_2.17+0x7218>
  410ac8:	ldr	x8, [x20, #1656]
  410acc:	tst	w0, #0x6
  410ad0:	add	x29, sp, #0x40
  410ad4:	b.eq	410b10 <ferror@plt+0xe0c0>  // b.none
  410ad8:	cbz	x8, 410b10 <ferror@plt+0xe0c0>
  410adc:	mov	x19, x2
  410ae0:	adrp	x2, 416000 <ferror@plt+0x135b0>
  410ae4:	add	x2, x2, #0x8f6
  410ae8:	mov	x0, sp
  410aec:	mov	w1, #0x40                  	// #64
  410af0:	mov	w3, w4
  410af4:	bl	4024c0 <snprintf@plt>
  410af8:	ldr	x0, [x20, #1656]
  410afc:	cbz	x19, 410b44 <ferror@plt+0xe0f4>
  410b00:	mov	x2, sp
  410b04:	mov	x1, x19
  410b08:	bl	4116c4 <ferror@plt+0xec74>
  410b0c:	b	410b4c <ferror@plt+0xe0fc>
  410b10:	mov	w9, #0x5                   	// #5
  410b14:	tst	w0, w9
  410b18:	b.eq	410b4c <ferror@plt+0xe0fc>  // b.none
  410b1c:	cbnz	x8, 410b4c <ferror@plt+0xe0fc>
  410b20:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410b24:	ldr	x8, [x8, #4016]
  410b28:	ldp	x20, x19, [sp, #80]
  410b2c:	ldp	x29, x30, [sp, #64]
  410b30:	mov	x2, x3
  410b34:	ldr	x0, [x8]
  410b38:	mov	w3, w4
  410b3c:	add	sp, sp, #0x60
  410b40:	b	410d78 <ferror@plt+0xe328>
  410b44:	mov	x1, sp
  410b48:	bl	4115b8 <ferror@plt+0xeb68>
  410b4c:	ldp	x20, x19, [sp, #80]
  410b50:	ldp	x29, x30, [sp, #64]
  410b54:	add	sp, sp, #0x60
  410b58:	ret
  410b5c:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410b60:	ldr	x8, [x8, #1656]
  410b64:	tst	w0, #0x6
  410b68:	b.eq	410b80 <ferror@plt+0xe130>  // b.none
  410b6c:	cbz	x8, 410b84 <ferror@plt+0xe134>
  410b70:	mov	x0, x8
  410b74:	cbz	x2, 410bac <ferror@plt+0xe15c>
  410b78:	mov	x1, x2
  410b7c:	b	411948 <ferror@plt+0xeef8>
  410b80:	cbnz	x8, 410ba8 <ferror@plt+0xe158>
  410b84:	mov	w8, #0x5                   	// #5
  410b88:	tst	w0, w8
  410b8c:	b.eq	410ba8 <ferror@plt+0xe158>  // b.none
  410b90:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410b94:	ldr	x8, [x8, #4016]
  410b98:	mov	x2, x3
  410b9c:	mov	x3, x4
  410ba0:	ldr	x0, [x8]
  410ba4:	b	410d78 <ferror@plt+0xe328>
  410ba8:	ret
  410bac:	b	41161c <ferror@plt+0xebcc>
  410bb0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410bb4:	ldr	x8, [x8, #1656]
  410bb8:	cbz	x8, 410bc0 <ferror@plt+0xe170>
  410bbc:	ret
  410bc0:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410bc4:	ldr	x8, [x8, #4048]
  410bc8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  410bcc:	add	x0, x0, #0x6f9
  410bd0:	ldr	x1, [x8]
  410bd4:	b	4029a0 <printf@plt>
  410bd8:	stp	x29, x30, [sp, #-32]!
  410bdc:	str	x19, [sp, #16]
  410be0:	mov	w19, wzr
  410be4:	mov	x29, sp
  410be8:	cbz	w0, 410c74 <ferror@plt+0xe224>
  410bec:	cbnz	w1, 410c74 <ferror@plt+0xe224>
  410bf0:	cmp	w0, #0x2
  410bf4:	b.eq	410c10 <ferror@plt+0xe1c0>  // b.none
  410bf8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  410bfc:	ldr	x8, [x8, #4016]
  410c00:	ldr	x0, [x8]
  410c04:	bl	4024e0 <fileno@plt>
  410c08:	bl	4028b0 <isatty@plt>
  410c0c:	cbz	w0, 410c60 <ferror@plt+0xe210>
  410c10:	adrp	x0, 418000 <ferror@plt+0x155b0>
  410c14:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410c18:	mov	w19, #0x1                   	// #1
  410c1c:	add	x0, x0, #0x8e
  410c20:	strb	w19, [x8, #1664]
  410c24:	bl	4029d0 <getenv@plt>
  410c28:	cbz	x0, 410c74 <ferror@plt+0xe224>
  410c2c:	mov	w1, #0x3b                  	// #59
  410c30:	bl	402680 <strrchr@plt>
  410c34:	cbz	x0, 410c70 <ferror@plt+0xe220>
  410c38:	ldrb	w8, [x0, #1]
  410c3c:	sub	w9, w8, #0x30
  410c40:	cmp	w9, #0x7
  410c44:	b.cs	410c68 <ferror@plt+0xe218>  // b.hs, b.nlast
  410c48:	ldrb	w8, [x0, #2]
  410c4c:	mov	w19, #0x1                   	// #1
  410c50:	cbnz	w8, 410c74 <ferror@plt+0xe224>
  410c54:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410c58:	strb	w19, [x8, #1668]
  410c5c:	b	410c74 <ferror@plt+0xe224>
  410c60:	mov	w19, wzr
  410c64:	b	410c74 <ferror@plt+0xe224>
  410c68:	cmp	w8, #0x38
  410c6c:	b.eq	410c48 <ferror@plt+0xe1f8>  // b.none
  410c70:	mov	w19, #0x1                   	// #1
  410c74:	mov	w0, w19
  410c78:	ldr	x19, [sp, #16]
  410c7c:	ldp	x29, x30, [sp], #32
  410c80:	ret
  410c84:	stp	x29, x30, [sp, #-48]!
  410c88:	str	x21, [sp, #16]
  410c8c:	stp	x20, x19, [sp, #32]
  410c90:	mov	x29, sp
  410c94:	cbz	x1, 410cf8 <ferror@plt+0xe2a8>
  410c98:	mov	x19, x1
  410c9c:	mov	x20, x0
  410ca0:	bl	402360 <strlen@plt>
  410ca4:	add	x9, x0, #0x10
  410ca8:	mov	x8, sp
  410cac:	and	x9, x9, #0xfffffffffffffff0
  410cb0:	sub	x21, x8, x9
  410cb4:	add	x2, x0, #0x1
  410cb8:	mov	sp, x21
  410cbc:	mov	x0, x21
  410cc0:	mov	x1, x20
  410cc4:	bl	402330 <memcpy@plt>
  410cc8:	mov	w1, #0x3d                  	// #61
  410ccc:	mov	x0, x21
  410cd0:	bl	402920 <strchrnul@plt>
  410cd4:	ldrb	w8, [x0]
  410cd8:	mov	x20, x0
  410cdc:	cbz	w8, 410ce4 <ferror@plt+0xe294>
  410ce0:	strb	wzr, [x20], #1
  410ce4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  410ce8:	add	x1, x1, #0x75
  410cec:	mov	x0, x21
  410cf0:	bl	40c8bc <ferror@plt+0x9e6c>
  410cf4:	tbz	w0, #0, 410d00 <ferror@plt+0xe2b0>
  410cf8:	mov	w0, wzr
  410cfc:	b	410d58 <ferror@plt+0xe308>
  410d00:	ldrb	w8, [x20]
  410d04:	cbz	w8, 410d4c <ferror@plt+0xe2fc>
  410d08:	adrp	x1, 418000 <ferror@plt+0x155b0>
  410d0c:	add	x1, x1, #0x7c
  410d10:	mov	x0, x20
  410d14:	bl	402720 <strcmp@plt>
  410d18:	cbz	w0, 410d4c <ferror@plt+0xe2fc>
  410d1c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  410d20:	add	x1, x1, #0x83
  410d24:	mov	x0, x20
  410d28:	bl	402720 <strcmp@plt>
  410d2c:	cbz	w0, 410d6c <ferror@plt+0xe31c>
  410d30:	adrp	x1, 418000 <ferror@plt+0x155b0>
  410d34:	add	x1, x1, #0x88
  410d38:	mov	x0, x20
  410d3c:	bl	402720 <strcmp@plt>
  410d40:	cbnz	w0, 410cf8 <ferror@plt+0xe2a8>
  410d44:	str	wzr, [x19]
  410d48:	b	410d54 <ferror@plt+0xe304>
  410d4c:	mov	w8, #0x2                   	// #2
  410d50:	str	w8, [x19]
  410d54:	mov	w0, #0x1                   	// #1
  410d58:	mov	sp, x29
  410d5c:	ldp	x20, x19, [sp, #32]
  410d60:	ldr	x21, [sp, #16]
  410d64:	ldp	x29, x30, [sp], #48
  410d68:	ret
  410d6c:	mov	w0, #0x1                   	// #1
  410d70:	str	w0, [x19]
  410d74:	b	410d58 <ferror@plt+0xe308>
  410d78:	sub	sp, sp, #0x130
  410d7c:	stp	x29, x30, [sp, #240]
  410d80:	add	x29, sp, #0xf0
  410d84:	mov	x8, #0xffffffffffffffd8    	// #-40
  410d88:	mov	x9, sp
  410d8c:	sub	x10, x29, #0x68
  410d90:	stp	x20, x19, [sp, #288]
  410d94:	mov	x20, x2
  410d98:	mov	x19, x0
  410d9c:	movk	x8, #0xff80, lsl #32
  410da0:	add	x11, x29, #0x40
  410da4:	cmp	w1, #0x6
  410da8:	add	x9, x9, #0x80
  410dac:	add	x10, x10, #0x28
  410db0:	str	x28, [sp, #256]
  410db4:	stp	x22, x21, [sp, #272]
  410db8:	stp	x3, x4, [x29, #-104]
  410dbc:	stp	x5, x6, [x29, #-88]
  410dc0:	stur	x7, [x29, #-72]
  410dc4:	stp	q1, q2, [sp, #16]
  410dc8:	stp	q3, q4, [sp, #48]
  410dcc:	str	q0, [sp]
  410dd0:	stp	q5, q6, [sp, #80]
  410dd4:	str	q7, [sp, #112]
  410dd8:	stp	x9, x8, [x29, #-16]
  410ddc:	stp	x11, x10, [x29, #-32]
  410de0:	b.eq	410e70 <ferror@plt+0xe420>  // b.none
  410de4:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410de8:	ldrb	w8, [x8, #1664]
  410dec:	cbz	w8, 410e70 <ferror@plt+0xe420>
  410df0:	adrp	x8, 434000 <stdin@@GLIBC_2.17+0x7218>
  410df4:	ldrb	w8, [x8, #1668]
  410df8:	adrp	x9, 418000 <ferror@plt+0x155b0>
  410dfc:	adrp	x10, 418000 <ferror@plt+0x155b0>
  410e00:	add	x9, x9, #0x11c
  410e04:	add	x10, x10, #0x100
  410e08:	cmp	w8, #0x0
  410e0c:	csel	x8, x10, x9, ne  // ne = any
  410e10:	ldr	w8, [x8, w1, uxtw #2]
  410e14:	adrp	x9, 428000 <ferror@plt+0x255b0>
  410e18:	add	x9, x9, #0xd18
  410e1c:	adrp	x21, 416000 <ferror@plt+0x135b0>
  410e20:	ldr	x2, [x9, x8, lsl #3]
  410e24:	add	x21, x21, #0x6f9
  410e28:	mov	x0, x19
  410e2c:	mov	x1, x21
  410e30:	bl	402a10 <fprintf@plt>
  410e34:	ldp	q0, q1, [x29, #-32]
  410e38:	mov	w22, w0
  410e3c:	sub	x2, x29, #0x40
  410e40:	mov	x0, x19
  410e44:	mov	x1, x20
  410e48:	stp	q0, q1, [x29, #-64]
  410e4c:	bl	402990 <vfprintf@plt>
  410e50:	adrp	x2, 418000 <ferror@plt+0x155b0>
  410e54:	add	w20, w0, w22
  410e58:	add	x2, x2, #0xfa
  410e5c:	mov	x0, x19
  410e60:	mov	x1, x21
  410e64:	bl	402a10 <fprintf@plt>
  410e68:	add	w0, w20, w0
  410e6c:	b	410e88 <ferror@plt+0xe438>
  410e70:	ldp	q0, q1, [x29, #-32]
  410e74:	sub	x2, x29, #0x40
  410e78:	mov	x0, x19
  410e7c:	mov	x1, x20
  410e80:	stp	q0, q1, [x29, #-64]
  410e84:	bl	402990 <vfprintf@plt>
  410e88:	ldp	x20, x19, [sp, #288]
  410e8c:	ldp	x22, x21, [sp, #272]
  410e90:	ldr	x28, [sp, #256]
  410e94:	ldp	x29, x30, [sp, #240]
  410e98:	add	sp, sp, #0x130
  410e9c:	ret
  410ea0:	and	w8, w0, #0xff
  410ea4:	mov	w9, #0x6                   	// #6
  410ea8:	mov	w10, #0x3                   	// #3
  410eac:	cmp	w8, #0xa
  410eb0:	csel	w9, w10, w9, eq  // eq = none
  410eb4:	cmp	w8, #0x2
  410eb8:	csel	w0, w8, w9, eq  // eq = none
  410ebc:	ret
  410ec0:	and	w8, w0, #0xff
  410ec4:	mov	w9, #0x5                   	// #5
  410ec8:	cmp	w8, #0x2
  410ecc:	cinc	w9, w9, ne  // ne = any
  410ed0:	cmp	w8, #0x6
  410ed4:	mov	w8, #0x4                   	// #4
  410ed8:	csel	w0, w8, w9, eq  // eq = none
  410edc:	ret
  410ee0:	stp	x29, x30, [sp, #-80]!
  410ee4:	stp	x26, x25, [sp, #16]
  410ee8:	stp	x24, x23, [sp, #32]
  410eec:	stp	x22, x21, [sp, #48]
  410ef0:	stp	x20, x19, [sp, #64]
  410ef4:	mov	x29, sp
  410ef8:	mov	x21, x3
  410efc:	mov	x19, x2
  410f00:	mov	x22, x1
  410f04:	mov	w20, w0
  410f08:	bl	4029c0 <__errno_location@plt>
  410f0c:	cmp	w20, #0x1c
  410f10:	mov	x20, x0
  410f14:	b.ne	410fac <ferror@plt+0xe55c>  // b.any
  410f18:	str	wzr, [x20]
  410f1c:	ldr	w8, [x22]
  410f20:	adrp	x2, 417000 <ferror@plt+0x145b0>
  410f24:	add	x2, x2, #0xb2
  410f28:	mov	x0, x19
  410f2c:	rev	w26, w8
  410f30:	lsr	w3, w26, #12
  410f34:	mov	x1, x21
  410f38:	bl	4024c0 <snprintf@plt>
  410f3c:	sxtw	x8, w0
  410f40:	cmp	x8, x21
  410f44:	b.cs	410fa4 <ferror@plt+0xe554>  // b.hs, b.nlast
  410f48:	add	x24, x22, #0x4
  410f4c:	adrp	x22, 417000 <ferror@plt+0x145b0>
  410f50:	add	x22, x22, #0xb2
  410f54:	mov	w25, #0x2f                  	// #47
  410f58:	mov	x23, x19
  410f5c:	tbnz	w26, #8, 410fb8 <ferror@plt+0xe568>
  410f60:	subs	x9, x21, x8
  410f64:	add	x23, x23, x8
  410f68:	b.eq	410f78 <ferror@plt+0xe528>  // b.none
  410f6c:	strb	w25, [x23], #1
  410f70:	sub	x21, x9, #0x1
  410f74:	b	410f7c <ferror@plt+0xe52c>
  410f78:	mov	x21, xzr
  410f7c:	ldr	w8, [x24], #4
  410f80:	mov	x0, x23
  410f84:	mov	x1, x21
  410f88:	mov	x2, x22
  410f8c:	rev	w26, w8
  410f90:	lsr	w3, w26, #12
  410f94:	bl	4024c0 <snprintf@plt>
  410f98:	cmp	x21, w0, sxtw
  410f9c:	sxtw	x8, w0
  410fa0:	b.hi	410f5c <ferror@plt+0xe50c>  // b.pmore
  410fa4:	mov	w8, #0xfffffff9            	// #-7
  410fa8:	b	410fb0 <ferror@plt+0xe560>
  410fac:	mov	w8, #0x61                  	// #97
  410fb0:	mov	x19, xzr
  410fb4:	str	w8, [x20]
  410fb8:	mov	x0, x19
  410fbc:	ldp	x20, x19, [sp, #64]
  410fc0:	ldp	x22, x21, [sp, #48]
  410fc4:	ldp	x24, x23, [sp, #32]
  410fc8:	ldp	x26, x25, [sp, #16]
  410fcc:	ldp	x29, x30, [sp], #80
  410fd0:	ret
  410fd4:	sub	sp, sp, #0x40
  410fd8:	stp	x29, x30, [sp, #16]
  410fdc:	stp	x22, x21, [sp, #32]
  410fe0:	stp	x20, x19, [sp, #48]
  410fe4:	add	x29, sp, #0x10
  410fe8:	mov	x21, x3
  410fec:	mov	x19, x2
  410ff0:	mov	x20, x1
  410ff4:	mov	w22, w0
  410ff8:	bl	4029c0 <__errno_location@plt>
  410ffc:	cmp	w22, #0x1c
  411000:	b.ne	41108c <ferror@plt+0xe63c>  // b.any
  411004:	lsr	x21, x21, #2
  411008:	str	wzr, [x0]
  41100c:	cbz	w21, 411064 <ferror@plt+0xe614>
  411010:	add	x1, sp, #0x8
  411014:	mov	x0, x20
  411018:	mov	w2, wzr
  41101c:	bl	402350 <strtoul@plt>
  411020:	mov	x8, x0
  411024:	lsr	x9, x0, #20
  411028:	mov	w0, wzr
  41102c:	cbnz	x9, 411098 <ferror@plt+0xe648>
  411030:	ldr	x9, [sp, #8]
  411034:	cmp	x9, x20
  411038:	b.eq	411098 <ferror@plt+0xe648>  // b.none
  41103c:	lsl	w8, w8, #12
  411040:	rev	w8, w8
  411044:	str	w8, [x19]
  411048:	ldrb	w10, [x9]
  41104c:	cmp	w10, #0x2f
  411050:	b.ne	4110ac <ferror@plt+0xe65c>  // b.any
  411054:	add	x20, x9, #0x1
  411058:	subs	w21, w21, #0x1
  41105c:	add	x19, x19, #0x4
  411060:	b.ne	411010 <ferror@plt+0xe5c0>  // b.any
  411064:	adrp	x8, 428000 <ferror@plt+0x255b0>
  411068:	ldr	x8, [x8, #3984]
  41106c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411070:	add	x0, x0, #0x138
  411074:	mov	w1, #0x18                  	// #24
  411078:	ldr	x3, [x8]
  41107c:	mov	w2, #0x1                   	// #1
  411080:	bl	402810 <fwrite@plt>
  411084:	mov	w0, wzr
  411088:	b	411098 <ferror@plt+0xe648>
  41108c:	mov	w8, #0x61                  	// #97
  411090:	str	w8, [x0]
  411094:	mov	w0, #0xffffffff            	// #-1
  411098:	ldp	x20, x19, [sp, #48]
  41109c:	ldp	x22, x21, [sp, #32]
  4110a0:	ldp	x29, x30, [sp, #16]
  4110a4:	add	sp, sp, #0x40
  4110a8:	ret
  4110ac:	cbnz	w10, 411084 <ferror@plt+0xe634>
  4110b0:	orr	w8, w8, #0x10000
  4110b4:	str	w8, [x19]
  4110b8:	mov	w0, #0x1                   	// #1
  4110bc:	b	411098 <ferror@plt+0xe648>
  4110c0:	stp	x29, x30, [sp, #-32]!
  4110c4:	str	x19, [sp, #16]
  4110c8:	mov	x19, x0
  4110cc:	mov	w0, #0x10                  	// #16
  4110d0:	mov	x29, sp
  4110d4:	bl	402530 <malloc@plt>
  4110d8:	cbz	x0, 4110e8 <ferror@plt+0xe698>
  4110dc:	str	x19, [x0]
  4110e0:	str	wzr, [x0, #8]
  4110e4:	strh	wzr, [x0, #12]
  4110e8:	ldr	x19, [sp, #16]
  4110ec:	ldp	x29, x30, [sp], #32
  4110f0:	ret
  4110f4:	stp	x29, x30, [sp, #-32]!
  4110f8:	stp	x20, x19, [sp, #16]
  4110fc:	ldr	x20, [x0]
  411100:	mov	x29, sp
  411104:	ldr	w8, [x20, #8]
  411108:	cbnz	w8, 411140 <ferror@plt+0xe6f0>
  41110c:	ldr	x1, [x20]
  411110:	mov	x19, x0
  411114:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411118:	add	x0, x0, #0x576
  41111c:	bl	402370 <fputs@plt>
  411120:	ldr	x0, [x20]
  411124:	bl	402840 <fflush@plt>
  411128:	mov	x0, x20
  41112c:	bl	4027a0 <free@plt>
  411130:	str	xzr, [x19]
  411134:	ldp	x20, x19, [sp, #16]
  411138:	ldp	x29, x30, [sp], #32
  41113c:	ret
  411140:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411144:	adrp	x1, 418000 <ferror@plt+0x155b0>
  411148:	adrp	x3, 418000 <ferror@plt+0x155b0>
  41114c:	add	x0, x0, #0x15f
  411150:	add	x1, x1, #0x170
  411154:	add	x3, x3, #0x17e
  411158:	mov	w2, #0x6e                  	// #110
  41115c:	bl	4029b0 <__assert_fail@plt>
  411160:	and	w8, w1, #0x1
  411164:	strb	w8, [x0, #12]
  411168:	ret
  41116c:	stp	x29, x30, [sp, #-32]!
  411170:	stp	x20, x19, [sp, #16]
  411174:	mov	x19, x0
  411178:	ldrb	w0, [x0, #13]
  41117c:	mov	x20, x1
  411180:	mov	x29, sp
  411184:	cbz	w0, 411190 <ferror@plt+0xe740>
  411188:	ldr	x1, [x19]
  41118c:	bl	402470 <putc@plt>
  411190:	mov	w8, #0x2c                  	// #44
  411194:	mov	x0, x19
  411198:	strb	w8, [x19, #13]
  41119c:	bl	4111e4 <ferror@plt+0xe794>
  4111a0:	mov	x0, x19
  4111a4:	mov	x1, x20
  4111a8:	strb	wzr, [x19, #13]
  4111ac:	bl	41124c <ferror@plt+0xe7fc>
  4111b0:	ldr	x1, [x19]
  4111b4:	mov	w0, #0x3a                  	// #58
  4111b8:	bl	402470 <putc@plt>
  4111bc:	ldrb	w8, [x19, #12]
  4111c0:	cbz	w8, 4111d8 <ferror@plt+0xe788>
  4111c4:	ldr	x1, [x19]
  4111c8:	ldp	x20, x19, [sp, #16]
  4111cc:	mov	w0, #0x20                  	// #32
  4111d0:	ldp	x29, x30, [sp], #32
  4111d4:	b	402470 <putc@plt>
  4111d8:	ldp	x20, x19, [sp, #16]
  4111dc:	ldp	x29, x30, [sp], #32
  4111e0:	ret
  4111e4:	stp	x29, x30, [sp, #-48]!
  4111e8:	stp	x20, x19, [sp, #32]
  4111ec:	ldrb	w8, [x0, #12]
  4111f0:	str	x21, [sp, #16]
  4111f4:	mov	x29, sp
  4111f8:	cbz	w8, 41123c <ferror@plt+0xe7ec>
  4111fc:	ldr	x1, [x0]
  411200:	mov	x19, x0
  411204:	mov	w0, #0xa                   	// #10
  411208:	bl	402470 <putc@plt>
  41120c:	ldr	w8, [x19, #8]
  411210:	cbz	w8, 41123c <ferror@plt+0xe7ec>
  411214:	adrp	x20, 418000 <ferror@plt+0x155b0>
  411218:	mov	w21, wzr
  41121c:	add	x20, x20, #0x1b8
  411220:	ldr	x1, [x19]
  411224:	mov	x0, x20
  411228:	bl	402370 <fputs@plt>
  41122c:	ldr	w8, [x19, #8]
  411230:	add	w21, w21, #0x1
  411234:	cmp	w21, w8
  411238:	b.cc	411220 <ferror@plt+0xe7d0>  // b.lo, b.ul, b.last
  41123c:	ldp	x20, x19, [sp, #32]
  411240:	ldr	x21, [sp, #16]
  411244:	ldp	x29, x30, [sp], #48
  411248:	ret
  41124c:	stp	x29, x30, [sp, #-96]!
  411250:	stp	x28, x27, [sp, #16]
  411254:	stp	x26, x25, [sp, #32]
  411258:	stp	x24, x23, [sp, #48]
  41125c:	stp	x22, x21, [sp, #64]
  411260:	stp	x20, x19, [sp, #80]
  411264:	ldr	x8, [x0]
  411268:	mov	x19, x0
  41126c:	mov	x20, x1
  411270:	mov	w0, #0x22                  	// #34
  411274:	mov	x1, x8
  411278:	mov	x29, sp
  41127c:	bl	402470 <putc@plt>
  411280:	adrp	x21, 418000 <ferror@plt+0x155b0>
  411284:	adrp	x22, 418000 <ferror@plt+0x155b0>
  411288:	adrp	x23, 418000 <ferror@plt+0x155b0>
  41128c:	adrp	x24, 418000 <ferror@plt+0x155b0>
  411290:	adrp	x25, 418000 <ferror@plt+0x155b0>
  411294:	adrp	x26, 418000 <ferror@plt+0x155b0>
  411298:	adrp	x27, 418000 <ferror@plt+0x155b0>
  41129c:	adrp	x28, 418000 <ferror@plt+0x155b0>
  4112a0:	add	x21, x21, #0x151
  4112a4:	add	x22, x22, #0x1bd
  4112a8:	add	x23, x23, #0x1c0
  4112ac:	add	x24, x24, #0x1c6
  4112b0:	add	x25, x25, #0x1c3
  4112b4:	add	x26, x26, #0x1cf
  4112b8:	add	x27, x27, #0x1d2
  4112bc:	add	x28, x28, #0x1cc
  4112c0:	ldrb	w0, [x20]
  4112c4:	cmp	w0, #0x21
  4112c8:	b.gt	4112f4 <ferror@plt+0xe8a4>
  4112cc:	cmp	w0, #0xd
  4112d0:	b.hi	411368 <ferror@plt+0xe918>  // b.pmore
  4112d4:	adr	x8, 4112e4 <ferror@plt+0xe894>
  4112d8:	ldrb	w9, [x21, x0]
  4112dc:	add	x8, x8, x9, lsl #2
  4112e0:	br	x8
  4112e4:	ldr	x1, [x19]
  4112e8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4112ec:	add	x0, x0, #0x1c9
  4112f0:	b	41135c <ferror@plt+0xe90c>
  4112f4:	cmp	w0, #0x22
  4112f8:	b.eq	411348 <ferror@plt+0xe8f8>  // b.none
  4112fc:	cmp	w0, #0x27
  411300:	b.eq	411354 <ferror@plt+0xe904>  // b.none
  411304:	cmp	w0, #0x5c
  411308:	b.ne	411368 <ferror@plt+0xe918>  // b.any
  41130c:	ldr	x1, [x19]
  411310:	mov	x0, x28
  411314:	b	41135c <ferror@plt+0xe90c>
  411318:	ldr	x1, [x19]
  41131c:	mov	x0, x22
  411320:	b	41135c <ferror@plt+0xe90c>
  411324:	ldr	x1, [x19]
  411328:	mov	x0, x23
  41132c:	b	41135c <ferror@plt+0xe90c>
  411330:	ldr	x1, [x19]
  411334:	mov	x0, x24
  411338:	b	41135c <ferror@plt+0xe90c>
  41133c:	ldr	x1, [x19]
  411340:	mov	x0, x25
  411344:	b	41135c <ferror@plt+0xe90c>
  411348:	ldr	x1, [x19]
  41134c:	mov	x0, x26
  411350:	b	41135c <ferror@plt+0xe90c>
  411354:	ldr	x1, [x19]
  411358:	mov	x0, x27
  41135c:	bl	402370 <fputs@plt>
  411360:	add	x20, x20, #0x1
  411364:	b	4112c0 <ferror@plt+0xe870>
  411368:	ldr	x1, [x19]
  41136c:	bl	402470 <putc@plt>
  411370:	b	411360 <ferror@plt+0xe910>
  411374:	ldr	x1, [x19]
  411378:	ldp	x20, x19, [sp, #80]
  41137c:	ldp	x22, x21, [sp, #64]
  411380:	ldp	x24, x23, [sp, #48]
  411384:	ldp	x26, x25, [sp, #32]
  411388:	ldp	x28, x27, [sp, #16]
  41138c:	mov	w0, #0x22                  	// #34
  411390:	ldp	x29, x30, [sp], #96
  411394:	b	402470 <putc@plt>
  411398:	sub	sp, sp, #0x120
  41139c:	stp	x29, x30, [sp, #240]
  4113a0:	add	x29, sp, #0xf0
  4113a4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4113a8:	mov	x9, sp
  4113ac:	sub	x10, x29, #0x70
  4113b0:	movk	x8, #0xff80, lsl #32
  4113b4:	add	x11, x29, #0x30
  4113b8:	add	x9, x9, #0x80
  4113bc:	add	x10, x10, #0x30
  4113c0:	stp	x20, x19, [sp, #272]
  4113c4:	stp	x2, x3, [x29, #-112]
  4113c8:	stp	x4, x5, [x29, #-96]
  4113cc:	stp	x6, x7, [x29, #-80]
  4113d0:	stp	q1, q2, [sp, #16]
  4113d4:	stp	q3, q4, [sp, #48]
  4113d8:	str	q0, [sp]
  4113dc:	stp	q5, q6, [sp, #80]
  4113e0:	str	q7, [sp, #112]
  4113e4:	stp	x9, x8, [x29, #-16]
  4113e8:	stp	x11, x10, [x29, #-32]
  4113ec:	mov	x19, x0
  4113f0:	ldrb	w0, [x0, #13]
  4113f4:	mov	x20, x1
  4113f8:	str	x28, [sp, #256]
  4113fc:	cbz	w0, 411408 <ferror@plt+0xe9b8>
  411400:	ldr	x1, [x19]
  411404:	bl	402470 <putc@plt>
  411408:	mov	w8, #0x2c                  	// #44
  41140c:	strb	w8, [x19, #13]
  411410:	ldp	q0, q1, [x29, #-32]
  411414:	ldr	x0, [x19]
  411418:	sub	x2, x29, #0x40
  41141c:	mov	x1, x20
  411420:	stp	q0, q1, [x29, #-64]
  411424:	bl	402990 <vfprintf@plt>
  411428:	ldp	x20, x19, [sp, #272]
  41142c:	ldr	x28, [sp, #256]
  411430:	ldp	x29, x30, [sp, #240]
  411434:	add	sp, sp, #0x120
  411438:	ret
  41143c:	stp	x29, x30, [sp, #-32]!
  411440:	str	x19, [sp, #16]
  411444:	mov	x19, x0
  411448:	ldrb	w0, [x0, #13]
  41144c:	mov	x29, sp
  411450:	cbz	w0, 41145c <ferror@plt+0xea0c>
  411454:	ldr	x1, [x19]
  411458:	bl	402470 <putc@plt>
  41145c:	ldr	x1, [x19]
  411460:	mov	w8, #0x2c                  	// #44
  411464:	mov	w0, #0x7b                  	// #123
  411468:	strb	w8, [x19, #13]
  41146c:	bl	402470 <putc@plt>
  411470:	ldr	w8, [x19, #8]
  411474:	strb	wzr, [x19, #13]
  411478:	add	w8, w8, #0x1
  41147c:	str	w8, [x19, #8]
  411480:	ldr	x19, [sp, #16]
  411484:	ldp	x29, x30, [sp], #32
  411488:	ret
  41148c:	mov	w1, #0x7d                  	// #125
  411490:	b	411494 <ferror@plt+0xea44>
  411494:	stp	x29, x30, [sp, #-32]!
  411498:	stp	x20, x19, [sp, #16]
  41149c:	ldr	w8, [x0, #8]
  4114a0:	mov	x29, sp
  4114a4:	cbz	w8, 4114e8 <ferror@plt+0xea98>
  4114a8:	ldrb	w9, [x0, #13]
  4114ac:	mov	x19, x0
  4114b0:	mov	w20, w1
  4114b4:	sub	w8, w8, #0x1
  4114b8:	str	w8, [x0, #8]
  4114bc:	cbz	w9, 4114c8 <ferror@plt+0xea78>
  4114c0:	mov	x0, x19
  4114c4:	bl	4111e4 <ferror@plt+0xe794>
  4114c8:	ldr	x1, [x19]
  4114cc:	mov	w0, w20
  4114d0:	bl	402470 <putc@plt>
  4114d4:	mov	w8, #0x2c                  	// #44
  4114d8:	strb	w8, [x19, #13]
  4114dc:	ldp	x20, x19, [sp, #16]
  4114e0:	ldp	x29, x30, [sp], #32
  4114e4:	ret
  4114e8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4114ec:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4114f0:	adrp	x3, 418000 <ferror@plt+0x155b0>
  4114f4:	add	x0, x0, #0x1d5
  4114f8:	add	x1, x1, #0x170
  4114fc:	add	x3, x3, #0x1e5
  411500:	mov	w2, #0x85                  	// #133
  411504:	bl	4029b0 <__assert_fail@plt>
  411508:	stp	x29, x30, [sp, #-32]!
  41150c:	str	x19, [sp, #16]
  411510:	mov	x19, x0
  411514:	ldrb	w0, [x0, #13]
  411518:	mov	x29, sp
  41151c:	cbz	w0, 411528 <ferror@plt+0xead8>
  411520:	ldr	x1, [x19]
  411524:	bl	402470 <putc@plt>
  411528:	ldr	x1, [x19]
  41152c:	mov	w8, #0x2c                  	// #44
  411530:	mov	w0, #0x5b                  	// #91
  411534:	strb	w8, [x19, #13]
  411538:	bl	402470 <putc@plt>
  41153c:	ldr	w8, [x19, #8]
  411540:	ldrb	w9, [x19, #12]
  411544:	strb	wzr, [x19, #13]
  411548:	add	w8, w8, #0x1
  41154c:	str	w8, [x19, #8]
  411550:	cbz	w9, 411568 <ferror@plt+0xeb18>
  411554:	ldr	x1, [x19]
  411558:	ldr	x19, [sp, #16]
  41155c:	mov	w0, #0x20                  	// #32
  411560:	ldp	x29, x30, [sp], #32
  411564:	b	402470 <putc@plt>
  411568:	ldr	x19, [sp, #16]
  41156c:	ldp	x29, x30, [sp], #32
  411570:	ret
  411574:	stp	x29, x30, [sp, #-32]!
  411578:	ldrb	w8, [x0, #12]
  41157c:	str	x19, [sp, #16]
  411580:	mov	x19, x0
  411584:	mov	x29, sp
  411588:	cbz	w8, 4115a0 <ferror@plt+0xeb50>
  41158c:	ldrb	w8, [x19, #13]
  411590:	cbz	w8, 4115a0 <ferror@plt+0xeb50>
  411594:	ldr	x1, [x19]
  411598:	mov	w0, #0x20                  	// #32
  41159c:	bl	402470 <putc@plt>
  4115a0:	strb	wzr, [x19, #13]
  4115a4:	mov	x0, x19
  4115a8:	ldr	x19, [sp, #16]
  4115ac:	mov	w1, #0x5d                  	// #93
  4115b0:	ldp	x29, x30, [sp], #32
  4115b4:	b	411494 <ferror@plt+0xea44>
  4115b8:	stp	x29, x30, [sp, #-32]!
  4115bc:	stp	x20, x19, [sp, #16]
  4115c0:	mov	x19, x0
  4115c4:	ldrb	w0, [x0, #13]
  4115c8:	mov	x20, x1
  4115cc:	mov	x29, sp
  4115d0:	cbz	w0, 4115dc <ferror@plt+0xeb8c>
  4115d4:	ldr	x1, [x19]
  4115d8:	bl	402470 <putc@plt>
  4115dc:	mov	w8, #0x2c                  	// #44
  4115e0:	strb	w8, [x19, #13]
  4115e4:	mov	x0, x19
  4115e8:	mov	x1, x20
  4115ec:	ldp	x20, x19, [sp, #16]
  4115f0:	ldp	x29, x30, [sp], #32
  4115f4:	b	41124c <ferror@plt+0xe7fc>
  4115f8:	adrp	x8, 418000 <ferror@plt+0x155b0>
  4115fc:	adrp	x9, 418000 <ferror@plt+0x155b0>
  411600:	add	x8, x8, #0x5d
  411604:	add	x9, x9, #0x58
  411608:	tst	w1, #0x1
  41160c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  411610:	csel	x2, x9, x8, ne  // ne = any
  411614:	add	x1, x1, #0x6f9
  411618:	b	411398 <ferror@plt+0xe948>
  41161c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  411620:	add	x1, x1, #0x5d9
  411624:	b	411398 <ferror@plt+0xe948>
  411628:	adrp	x1, 416000 <ferror@plt+0x135b0>
  41162c:	add	x1, x1, #0xa6d
  411630:	b	411398 <ferror@plt+0xe948>
  411634:	and	w2, w1, #0xff
  411638:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41163c:	add	x1, x1, #0x1a3
  411640:	b	411398 <ferror@plt+0xe948>
  411644:	and	w2, w1, #0xffff
  411648:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41164c:	add	x1, x1, #0x1a8
  411650:	b	411398 <ferror@plt+0xe948>
  411654:	mov	w2, w1
  411658:	adrp	x1, 417000 <ferror@plt+0x145b0>
  41165c:	add	x1, x1, #0xb2
  411660:	b	411398 <ferror@plt+0xe948>
  411664:	mov	x2, x1
  411668:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41166c:	add	x1, x1, #0x1ac
  411670:	b	411398 <ferror@plt+0xe948>
  411674:	mov	x2, x1
  411678:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41167c:	add	x1, x1, #0x1b0
  411680:	b	411398 <ferror@plt+0xe948>
  411684:	mov	x2, x1
  411688:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41168c:	add	x1, x1, #0x1ac
  411690:	b	411398 <ferror@plt+0xe948>
  411694:	mov	x2, x1
  411698:	adrp	x1, 416000 <ferror@plt+0x135b0>
  41169c:	add	x1, x1, #0xaf7
  4116a0:	b	411398 <ferror@plt+0xe948>
  4116a4:	mov	w2, w1
  4116a8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4116ac:	add	x1, x1, #0x651
  4116b0:	b	411398 <ferror@plt+0xe948>
  4116b4:	mov	x2, x1
  4116b8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4116bc:	add	x1, x1, #0x1b4
  4116c0:	b	411398 <ferror@plt+0xe948>
  4116c4:	stp	x29, x30, [sp, #-32]!
  4116c8:	stp	x20, x19, [sp, #16]
  4116cc:	mov	x29, sp
  4116d0:	mov	x19, x2
  4116d4:	mov	x20, x0
  4116d8:	bl	41116c <ferror@plt+0xe71c>
  4116dc:	mov	x0, x20
  4116e0:	mov	x1, x19
  4116e4:	ldp	x20, x19, [sp, #16]
  4116e8:	ldp	x29, x30, [sp], #32
  4116ec:	b	4115b8 <ferror@plt+0xeb68>
  4116f0:	stp	x29, x30, [sp, #-32]!
  4116f4:	stp	x20, x19, [sp, #16]
  4116f8:	mov	x29, sp
  4116fc:	mov	w19, w2
  411700:	mov	x20, x0
  411704:	bl	41116c <ferror@plt+0xe71c>
  411708:	tst	w19, #0x1
  41170c:	mov	x0, x20
  411710:	ldp	x20, x19, [sp, #16]
  411714:	adrp	x8, 418000 <ferror@plt+0x155b0>
  411718:	adrp	x9, 418000 <ferror@plt+0x155b0>
  41171c:	add	x8, x8, #0x5d
  411720:	add	x9, x9, #0x58
  411724:	adrp	x1, 416000 <ferror@plt+0x135b0>
  411728:	csel	x2, x9, x8, ne  // ne = any
  41172c:	add	x1, x1, #0x6f9
  411730:	ldp	x29, x30, [sp], #32
  411734:	b	411398 <ferror@plt+0xe948>
  411738:	str	d8, [sp, #-32]!
  41173c:	stp	x29, x30, [sp, #8]
  411740:	str	x19, [sp, #24]
  411744:	mov	x29, sp
  411748:	mov	v8.16b, v0.16b
  41174c:	mov	x19, x0
  411750:	bl	41116c <ferror@plt+0xe71c>
  411754:	mov	x0, x19
  411758:	ldr	x19, [sp, #24]
  41175c:	ldp	x29, x30, [sp, #8]
  411760:	adrp	x1, 416000 <ferror@plt+0x135b0>
  411764:	add	x1, x1, #0xa6d
  411768:	mov	v0.16b, v8.16b
  41176c:	ldr	d8, [sp], #32
  411770:	b	411398 <ferror@plt+0xe948>
  411774:	stp	x29, x30, [sp, #-32]!
  411778:	stp	x20, x19, [sp, #16]
  41177c:	mov	x29, sp
  411780:	mov	w19, w2
  411784:	mov	x20, x0
  411788:	bl	41116c <ferror@plt+0xe71c>
  41178c:	mov	x0, x20
  411790:	mov	w2, w19
  411794:	ldp	x20, x19, [sp, #16]
  411798:	adrp	x1, 417000 <ferror@plt+0x145b0>
  41179c:	add	x1, x1, #0xb2
  4117a0:	ldp	x29, x30, [sp], #32
  4117a4:	b	411398 <ferror@plt+0xe948>
  4117a8:	stp	x29, x30, [sp, #-32]!
  4117ac:	stp	x20, x19, [sp, #16]
  4117b0:	mov	x29, sp
  4117b4:	mov	x19, x2
  4117b8:	mov	x20, x0
  4117bc:	bl	41116c <ferror@plt+0xe71c>
  4117c0:	mov	x0, x20
  4117c4:	mov	x2, x19
  4117c8:	ldp	x20, x19, [sp, #16]
  4117cc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4117d0:	add	x1, x1, #0x1ac
  4117d4:	ldp	x29, x30, [sp], #32
  4117d8:	b	411398 <ferror@plt+0xe948>
  4117dc:	stp	x29, x30, [sp, #-32]!
  4117e0:	stp	x20, x19, [sp, #16]
  4117e4:	mov	x29, sp
  4117e8:	mov	x19, x2
  4117ec:	mov	x20, x0
  4117f0:	bl	41116c <ferror@plt+0xe71c>
  4117f4:	mov	x0, x20
  4117f8:	mov	x2, x19
  4117fc:	ldp	x20, x19, [sp, #16]
  411800:	adrp	x1, 418000 <ferror@plt+0x155b0>
  411804:	add	x1, x1, #0x1b0
  411808:	ldp	x29, x30, [sp], #32
  41180c:	b	411398 <ferror@plt+0xe948>
  411810:	stp	x29, x30, [sp, #-32]!
  411814:	stp	x20, x19, [sp, #16]
  411818:	mov	x29, sp
  41181c:	mov	w19, w2
  411820:	mov	x20, x0
  411824:	bl	41116c <ferror@plt+0xe71c>
  411828:	and	w2, w19, #0xff
  41182c:	mov	x0, x20
  411830:	ldp	x20, x19, [sp, #16]
  411834:	adrp	x1, 418000 <ferror@plt+0x155b0>
  411838:	add	x1, x1, #0x1a3
  41183c:	ldp	x29, x30, [sp], #32
  411840:	b	411398 <ferror@plt+0xe948>
  411844:	stp	x29, x30, [sp, #-32]!
  411848:	stp	x20, x19, [sp, #16]
  41184c:	mov	x29, sp
  411850:	mov	w19, w2
  411854:	mov	x20, x0
  411858:	bl	41116c <ferror@plt+0xe71c>
  41185c:	and	w2, w19, #0xffff
  411860:	mov	x0, x20
  411864:	ldp	x20, x19, [sp, #16]
  411868:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41186c:	add	x1, x1, #0x1a8
  411870:	ldp	x29, x30, [sp], #32
  411874:	b	411398 <ferror@plt+0xe948>
  411878:	stp	x29, x30, [sp, #-32]!
  41187c:	stp	x20, x19, [sp, #16]
  411880:	mov	x29, sp
  411884:	mov	x19, x2
  411888:	mov	x20, x0
  41188c:	bl	41116c <ferror@plt+0xe71c>
  411890:	mov	x0, x20
  411894:	mov	x2, x19
  411898:	ldp	x20, x19, [sp, #16]
  41189c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4118a0:	add	x1, x1, #0x1ac
  4118a4:	ldp	x29, x30, [sp], #32
  4118a8:	b	411398 <ferror@plt+0xe948>
  4118ac:	stp	x29, x30, [sp, #-32]!
  4118b0:	stp	x20, x19, [sp, #16]
  4118b4:	mov	x29, sp
  4118b8:	mov	x19, x2
  4118bc:	mov	x20, x0
  4118c0:	bl	41116c <ferror@plt+0xe71c>
  4118c4:	mov	x0, x20
  4118c8:	mov	x2, x19
  4118cc:	ldp	x20, x19, [sp, #16]
  4118d0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4118d4:	add	x1, x1, #0xaf7
  4118d8:	ldp	x29, x30, [sp], #32
  4118dc:	b	411398 <ferror@plt+0xe948>
  4118e0:	stp	x29, x30, [sp, #-32]!
  4118e4:	stp	x20, x19, [sp, #16]
  4118e8:	mov	x29, sp
  4118ec:	mov	w19, w2
  4118f0:	mov	x20, x0
  4118f4:	bl	41116c <ferror@plt+0xe71c>
  4118f8:	mov	x0, x20
  4118fc:	mov	w2, w19
  411900:	ldp	x20, x19, [sp, #16]
  411904:	adrp	x1, 416000 <ferror@plt+0x135b0>
  411908:	add	x1, x1, #0x651
  41190c:	ldp	x29, x30, [sp], #32
  411910:	b	411398 <ferror@plt+0xe948>
  411914:	stp	x29, x30, [sp, #-32]!
  411918:	stp	x20, x19, [sp, #16]
  41191c:	mov	x29, sp
  411920:	mov	x19, x2
  411924:	mov	x20, x0
  411928:	bl	41116c <ferror@plt+0xe71c>
  41192c:	mov	x0, x20
  411930:	mov	x2, x19
  411934:	ldp	x20, x19, [sp, #16]
  411938:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41193c:	add	x1, x1, #0x1b4
  411940:	ldp	x29, x30, [sp], #32
  411944:	b	411398 <ferror@plt+0xe948>
  411948:	stp	x29, x30, [sp, #-32]!
  41194c:	str	x19, [sp, #16]
  411950:	mov	x29, sp
  411954:	mov	x19, x0
  411958:	bl	41116c <ferror@plt+0xe71c>
  41195c:	mov	x0, x19
  411960:	ldr	x19, [sp, #16]
  411964:	adrp	x1, 416000 <ferror@plt+0x135b0>
  411968:	add	x1, x1, #0x5d9
  41196c:	ldp	x29, x30, [sp], #32
  411970:	b	411398 <ferror@plt+0xe948>
  411974:	mov	w0, wzr
  411978:	ret
  41197c:	mov	w0, wzr
  411980:	ret
  411984:	stp	x29, x30, [sp, #-32]!
  411988:	mov	x29, sp
  41198c:	mov	w8, #0x1                   	// #1
  411990:	str	w8, [x29, #28]
  411994:	str	x19, [sp, #16]
  411998:	mov	x19, x0
  41199c:	ldr	w0, [x0]
  4119a0:	add	x3, x29, #0x1c
  4119a4:	mov	w1, #0x10e                 	// #270
  4119a8:	mov	w2, #0xc                   	// #12
  4119ac:	mov	w4, #0x4                   	// #4
  4119b0:	bl	402540 <setsockopt@plt>
  4119b4:	tbnz	w0, #31, 4119c4 <ferror@plt+0xef74>
  4119b8:	ldr	w8, [x19, #48]
  4119bc:	orr	w8, w8, #0x4
  4119c0:	str	w8, [x19, #48]
  4119c4:	ldr	x19, [sp, #16]
  4119c8:	ldp	x29, x30, [sp], #32
  4119cc:	ret
  4119d0:	sub	sp, sp, #0x20
  4119d4:	stp	x29, x30, [sp, #16]
  4119d8:	add	x29, sp, #0x10
  4119dc:	stur	w1, [x29, #-4]
  4119e0:	ldr	w0, [x0]
  4119e4:	sub	x3, x29, #0x4
  4119e8:	mov	w1, #0x10e                 	// #270
  4119ec:	mov	w2, #0x1                   	// #1
  4119f0:	mov	w4, #0x4                   	// #4
  4119f4:	bl	402540 <setsockopt@plt>
  4119f8:	ldp	x29, x30, [sp, #16]
  4119fc:	add	sp, sp, #0x20
  411a00:	ret
  411a04:	stp	x29, x30, [sp, #-32]!
  411a08:	str	x19, [sp, #16]
  411a0c:	mov	x19, x0
  411a10:	ldr	w0, [x0]
  411a14:	mov	x29, sp
  411a18:	tbnz	w0, #31, 411a28 <ferror@plt+0xefd8>
  411a1c:	bl	402670 <close@plt>
  411a20:	mov	w8, #0xffffffff            	// #-1
  411a24:	str	w8, [x19]
  411a28:	ldr	x19, [sp, #16]
  411a2c:	ldp	x29, x30, [sp], #32
  411a30:	ret
  411a34:	sub	sp, sp, #0x40
  411a38:	stp	x29, x30, [sp, #16]
  411a3c:	stp	x20, x19, [sp, #48]
  411a40:	add	x29, sp, #0x10
  411a44:	mov	w20, w1
  411a48:	mov	w8, #0x8000                	// #32768
  411a4c:	mov	w9, #0x1                   	// #1
  411a50:	movi	v0.2d, #0x0
  411a54:	mov	w1, #0x3                   	// #3
  411a58:	str	x21, [sp, #32]
  411a5c:	mov	x19, x0
  411a60:	str	w8, [x29, #24]
  411a64:	stur	w9, [x29, #-4]
  411a68:	stp	q0, q0, [x0, #16]
  411a6c:	str	xzr, [x0, #48]
  411a70:	str	q0, [x0]
  411a74:	str	w2, [x0, #36]
  411a78:	mov	w0, #0x10                  	// #16
  411a7c:	movk	w1, #0x8, lsl #16
  411a80:	bl	402830 <socket@plt>
  411a84:	str	w0, [x19]
  411a88:	tbnz	w0, #31, 411b50 <ferror@plt+0xf100>
  411a8c:	add	x3, x29, #0x18
  411a90:	mov	w1, #0x1                   	// #1
  411a94:	mov	w2, #0x7                   	// #7
  411a98:	mov	w4, #0x4                   	// #4
  411a9c:	bl	402540 <setsockopt@plt>
  411aa0:	tbnz	w0, #31, 411b5c <ferror@plt+0xf10c>
  411aa4:	adrp	x3, 428000 <ferror@plt+0x255b0>
  411aa8:	ldr	w0, [x19]
  411aac:	ldr	x3, [x3, #4024]
  411ab0:	mov	w1, #0x1                   	// #1
  411ab4:	mov	w2, #0x8                   	// #8
  411ab8:	mov	w4, #0x4                   	// #4
  411abc:	bl	402540 <setsockopt@plt>
  411ac0:	tbnz	w0, #31, 411b68 <ferror@plt+0xf118>
  411ac4:	ldr	w0, [x19]
  411ac8:	sub	x3, x29, #0x4
  411acc:	mov	w1, #0x10e                 	// #270
  411ad0:	mov	w2, #0xb                   	// #11
  411ad4:	mov	w4, #0x4                   	// #4
  411ad8:	bl	402540 <setsockopt@plt>
  411adc:	mov	x21, x19
  411ae0:	str	xzr, [x21, #4]!
  411ae4:	mov	w8, #0x10                  	// #16
  411ae8:	strh	w8, [x21]
  411aec:	ldr	w0, [x19]
  411af0:	mov	w2, #0xc                   	// #12
  411af4:	mov	x1, x21
  411af8:	str	w20, [x19, #12]
  411afc:	mov	w20, #0xc                   	// #12
  411b00:	bl	402410 <bind@plt>
  411b04:	tbnz	w0, #31, 411b74 <ferror@plt+0xf124>
  411b08:	str	w20, [x29, #28]
  411b0c:	ldr	w0, [x19]
  411b10:	add	x2, x29, #0x1c
  411b14:	mov	x1, x21
  411b18:	bl	4029f0 <getsockname@plt>
  411b1c:	tbnz	w0, #31, 411b80 <ferror@plt+0xf130>
  411b20:	ldr	w2, [x29, #28]
  411b24:	cmp	w2, #0xc
  411b28:	b.ne	411b90 <ferror@plt+0xf140>  // b.any
  411b2c:	ldrh	w2, [x21]
  411b30:	cmp	w2, #0x10
  411b34:	b.ne	411ba4 <ferror@plt+0xf154>  // b.any
  411b38:	mov	x0, xzr
  411b3c:	bl	402520 <time@plt>
  411b40:	mov	x8, x0
  411b44:	mov	w0, wzr
  411b48:	str	w8, [x19, #28]
  411b4c:	b	411bc0 <ferror@plt+0xf170>
  411b50:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411b54:	add	x0, x0, #0x20a
  411b58:	b	411b88 <ferror@plt+0xf138>
  411b5c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411b60:	add	x0, x0, #0x225
  411b64:	b	411b88 <ferror@plt+0xf138>
  411b68:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411b6c:	add	x0, x0, #0x22f
  411b70:	b	411b88 <ferror@plt+0xf138>
  411b74:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411b78:	add	x0, x0, #0x239
  411b7c:	b	411b88 <ferror@plt+0xf138>
  411b80:	adrp	x0, 418000 <ferror@plt+0x155b0>
  411b84:	add	x0, x0, #0x254
  411b88:	bl	4023a0 <perror@plt>
  411b8c:	b	411bbc <ferror@plt+0xf16c>
  411b90:	adrp	x8, 428000 <ferror@plt+0x255b0>
  411b94:	ldr	x8, [x8, #3984]
  411b98:	adrp	x1, 418000 <ferror@plt+0x155b0>
  411b9c:	add	x1, x1, #0x267
  411ba0:	b	411bb4 <ferror@plt+0xf164>
  411ba4:	adrp	x8, 428000 <ferror@plt+0x255b0>
  411ba8:	ldr	x8, [x8, #3984]
  411bac:	adrp	x1, 418000 <ferror@plt+0x155b0>
  411bb0:	add	x1, x1, #0x280
  411bb4:	ldr	x0, [x8]
  411bb8:	bl	402a10 <fprintf@plt>
  411bbc:	mov	w0, #0xffffffff            	// #-1
  411bc0:	ldp	x20, x19, [sp, #48]
  411bc4:	ldr	x21, [sp, #32]
  411bc8:	ldp	x29, x30, [sp, #16]
  411bcc:	add	sp, sp, #0x40
  411bd0:	ret
  411bd4:	mov	w2, wzr
  411bd8:	b	411a34 <ferror@plt+0xefe4>
  411bdc:	sub	sp, sp, #0xd0
  411be0:	add	x8, sp, #0x8
  411be4:	str	x21, [sp, #176]
  411be8:	stp	x20, x19, [sp, #192]
  411bec:	mov	x20, x2
  411bf0:	mov	w21, w1
  411bf4:	mov	x19, x0
  411bf8:	add	x0, x8, #0xc
  411bfc:	mov	w2, #0x8c                  	// #140
  411c00:	mov	w1, wzr
  411c04:	stp	x29, x30, [sp, #160]
  411c08:	add	x29, sp, #0xa0
  411c0c:	bl	4025b0 <memset@plt>
  411c10:	mov	x8, #0x18                  	// #24
  411c14:	movk	x8, #0x6a, lsl #32
  411c18:	movk	x8, #0x301, lsl #48
  411c1c:	str	x8, [sp, #8]
  411c20:	ldr	w8, [x19, #28]
  411c24:	add	w8, w8, #0x1
  411c28:	stp	w8, w8, [x19, #28]
  411c2c:	str	w8, [sp, #16]
  411c30:	strb	w21, [sp, #24]
  411c34:	cbz	x20, 411c48 <ferror@plt+0xf1f8>
  411c38:	add	x0, sp, #0x8
  411c3c:	mov	w1, #0x98                  	// #152
  411c40:	blr	x20
  411c44:	cbnz	w0, 411c5c <ferror@plt+0xf20c>
  411c48:	ldr	w0, [x19]
  411c4c:	add	x1, sp, #0x8
  411c50:	mov	w2, #0x98                  	// #152
  411c54:	mov	w3, wzr
  411c58:	bl	4027d0 <send@plt>
  411c5c:	ldp	x20, x19, [sp, #192]
  411c60:	ldr	x21, [sp, #176]
  411c64:	ldp	x29, x30, [sp, #160]
  411c68:	add	sp, sp, #0xd0
  411c6c:	ret
  411c70:	sub	sp, sp, #0xd0
  411c74:	add	x8, sp, #0x8
  411c78:	str	x21, [sp, #176]
  411c7c:	stp	x20, x19, [sp, #192]
  411c80:	mov	x20, x2
  411c84:	mov	w21, w1
  411c88:	mov	x19, x0
  411c8c:	add	x0, x8, #0xc
  411c90:	mov	w2, #0x8c                  	// #140
  411c94:	mov	w1, wzr
  411c98:	stp	x29, x30, [sp, #160]
  411c9c:	add	x29, sp, #0xa0
  411ca0:	bl	4025b0 <memset@plt>
  411ca4:	mov	x8, #0x18                  	// #24
  411ca8:	movk	x8, #0x16, lsl #32
  411cac:	movk	x8, #0x301, lsl #48
  411cb0:	str	x8, [sp, #8]
  411cb4:	ldr	w8, [x19, #28]
  411cb8:	add	w8, w8, #0x1
  411cbc:	stp	w8, w8, [x19, #28]
  411cc0:	str	w8, [sp, #16]
  411cc4:	strb	w21, [sp, #24]
  411cc8:	cbz	x20, 411cdc <ferror@plt+0xf28c>
  411ccc:	add	x0, sp, #0x8
  411cd0:	mov	w1, #0x98                  	// #152
  411cd4:	blr	x20
  411cd8:	cbnz	w0, 411cf0 <ferror@plt+0xf2a0>
  411cdc:	ldr	w0, [x19]
  411ce0:	add	x1, sp, #0x8
  411ce4:	mov	w2, #0x98                  	// #152
  411ce8:	mov	w3, wzr
  411cec:	bl	4027d0 <send@plt>
  411cf0:	ldp	x20, x19, [sp, #192]
  411cf4:	ldr	x21, [sp, #176]
  411cf8:	ldp	x29, x30, [sp, #160]
  411cfc:	add	sp, sp, #0xd0
  411d00:	ret
  411d04:	sub	sp, sp, #0x30
  411d08:	mov	x8, #0x1c                  	// #28
  411d0c:	movk	x8, #0x4a, lsl #32
  411d10:	movk	x8, #0x301, lsl #48
  411d14:	stp	x29, x30, [sp, #32]
  411d18:	str	x8, [sp]
  411d1c:	ldr	w8, [x0, #28]
  411d20:	mov	w2, #0x1c                  	// #28
  411d24:	mov	w3, wzr
  411d28:	add	x29, sp, #0x20
  411d2c:	add	w8, w8, #0x1
  411d30:	stp	w8, w8, [x0, #28]
  411d34:	stp	w8, wzr, [sp, #8]
  411d38:	strb	w1, [sp, #16]
  411d3c:	stur	xzr, [sp, #17]
  411d40:	str	wzr, [sp, #24]
  411d44:	ldr	w0, [x0]
  411d48:	mov	x1, sp
  411d4c:	bl	4027d0 <send@plt>
  411d50:	ldp	x29, x30, [sp, #32]
  411d54:	add	sp, sp, #0x30
  411d58:	ret
  411d5c:	sub	sp, sp, #0xd0
  411d60:	mov	x8, sp
  411d64:	str	x21, [sp, #176]
  411d68:	stp	x20, x19, [sp, #192]
  411d6c:	mov	x20, x2
  411d70:	mov	w21, w1
  411d74:	mov	x19, x0
  411d78:	add	x0, x8, #0xc
  411d7c:	mov	w2, #0x90                  	// #144
  411d80:	mov	w1, wzr
  411d84:	stp	x29, x30, [sp, #160]
  411d88:	add	x29, sp, #0xa0
  411d8c:	bl	4025b0 <memset@plt>
  411d90:	mov	x8, #0x1c                  	// #28
  411d94:	movk	x8, #0x1a, lsl #32
  411d98:	movk	x8, #0x301, lsl #48
  411d9c:	str	x8, [sp]
  411da0:	ldr	w8, [x19, #28]
  411da4:	add	w8, w8, #0x1
  411da8:	stp	w8, w8, [x19, #28]
  411dac:	str	w8, [sp, #8]
  411db0:	strb	w21, [sp, #16]
  411db4:	cbz	x20, 411dc8 <ferror@plt+0xf378>
  411db8:	mov	x0, sp
  411dbc:	mov	w1, #0x9c                  	// #156
  411dc0:	blr	x20
  411dc4:	cbnz	w0, 411ddc <ferror@plt+0xf38c>
  411dc8:	ldr	w0, [x19]
  411dcc:	mov	x1, sp
  411dd0:	mov	w2, #0x9c                  	// #156
  411dd4:	mov	w3, wzr
  411dd8:	bl	4027d0 <send@plt>
  411ddc:	ldp	x20, x19, [sp, #192]
  411de0:	ldr	x21, [sp, #176]
  411de4:	ldp	x29, x30, [sp, #160]
  411de8:	add	sp, sp, #0xd0
  411dec:	ret
  411df0:	sub	sp, sp, #0x30
  411df4:	mov	x8, #0x1c                  	// #28
  411df8:	movk	x8, #0x22, lsl #32
  411dfc:	movk	x8, #0x301, lsl #48
  411e00:	stp	x29, x30, [sp, #32]
  411e04:	str	x8, [sp]
  411e08:	ldr	w8, [x0, #28]
  411e0c:	mov	w2, #0x1c                  	// #28
  411e10:	mov	w3, wzr
  411e14:	add	x29, sp, #0x20
  411e18:	add	w8, w8, #0x1
  411e1c:	stp	w8, w8, [x0, #28]
  411e20:	stp	w8, wzr, [sp, #8]
  411e24:	strb	w1, [sp, #16]
  411e28:	stur	xzr, [sp, #17]
  411e2c:	str	wzr, [sp, #24]
  411e30:	ldr	w0, [x0]
  411e34:	mov	x1, sp
  411e38:	bl	4027d0 <send@plt>
  411e3c:	ldp	x29, x30, [sp, #32]
  411e40:	add	sp, sp, #0x30
  411e44:	ret
  411e48:	sub	sp, sp, #0x150
  411e4c:	mov	x8, sp
  411e50:	stp	x28, x21, [sp, #304]
  411e54:	stp	x20, x19, [sp, #320]
  411e58:	mov	x20, x2
  411e5c:	mov	w21, w1
  411e60:	mov	x19, x0
  411e64:	add	x0, x8, #0xc
  411e68:	mov	w2, #0x110                 	// #272
  411e6c:	mov	w1, wzr
  411e70:	stp	x29, x30, [sp, #288]
  411e74:	add	x29, sp, #0x120
  411e78:	bl	4025b0 <memset@plt>
  411e7c:	mov	x8, #0x1c                  	// #28
  411e80:	movk	x8, #0x1e, lsl #32
  411e84:	movk	x8, #0x301, lsl #48
  411e88:	str	x8, [sp]
  411e8c:	ldr	w8, [x19, #28]
  411e90:	add	w8, w8, #0x1
  411e94:	stp	w8, w8, [x19, #28]
  411e98:	str	w8, [sp, #8]
  411e9c:	strb	w21, [sp, #16]
  411ea0:	cbz	x20, 411eb4 <ferror@plt+0xf464>
  411ea4:	mov	x0, sp
  411ea8:	mov	w1, #0x11c                 	// #284
  411eac:	blr	x20
  411eb0:	cbnz	w0, 411ec8 <ferror@plt+0xf478>
  411eb4:	ldr	w0, [x19]
  411eb8:	mov	x1, sp
  411ebc:	mov	w2, #0x11c                 	// #284
  411ec0:	mov	w3, wzr
  411ec4:	bl	4027d0 <send@plt>
  411ec8:	ldp	x20, x19, [sp, #320]
  411ecc:	ldp	x28, x21, [sp, #304]
  411ed0:	ldp	x29, x30, [sp, #288]
  411ed4:	add	sp, sp, #0x150
  411ed8:	ret
  411edc:	sub	sp, sp, #0x30
  411ee0:	mov	x8, #0x14                  	// #20
  411ee4:	movk	x8, #0x42, lsl #32
  411ee8:	movk	x8, #0x301, lsl #48
  411eec:	stp	x29, x30, [sp, #32]
  411ef0:	str	x8, [sp, #8]
  411ef4:	ldr	w8, [x0, #28]
  411ef8:	mov	w2, #0x14                  	// #20
  411efc:	mov	w3, wzr
  411f00:	add	x29, sp, #0x20
  411f04:	add	w8, w8, #0x1
  411f08:	stp	w8, w8, [x0, #28]
  411f0c:	stp	w8, wzr, [sp, #16]
  411f10:	strb	w1, [sp, #24]
  411f14:	strb	wzr, [sp, #25]
  411f18:	strh	wzr, [sp, #26]
  411f1c:	ldr	w0, [x0]
  411f20:	add	x1, sp, #0x8
  411f24:	bl	4027d0 <send@plt>
  411f28:	ldp	x29, x30, [sp, #32]
  411f2c:	add	sp, sp, #0x30
  411f30:	ret
  411f34:	sub	sp, sp, #0x30
  411f38:	mov	x8, #0x18                  	// #24
  411f3c:	movk	x8, #0x56, lsl #32
  411f40:	movk	x8, #0x301, lsl #48
  411f44:	stp	x29, x30, [sp, #32]
  411f48:	str	x8, [sp, #8]
  411f4c:	ldr	w8, [x0, #28]
  411f50:	mov	w2, #0x18                  	// #24
  411f54:	mov	w3, wzr
  411f58:	add	x29, sp, #0x20
  411f5c:	add	w8, w8, #0x1
  411f60:	stp	w8, w8, [x0, #28]
  411f64:	stp	w8, wzr, [sp, #16]
  411f68:	strb	w1, [sp, #24]
  411f6c:	str	wzr, [sp, #28]
  411f70:	ldr	w0, [x0]
  411f74:	add	x1, sp, #0x8
  411f78:	bl	4027d0 <send@plt>
  411f7c:	ldp	x29, x30, [sp, #32]
  411f80:	add	sp, sp, #0x30
  411f84:	ret
  411f88:	sub	sp, sp, #0x30
  411f8c:	mov	x8, #0x14                  	// #20
  411f90:	movk	x8, #0x52, lsl #32
  411f94:	movk	x8, #0x301, lsl #48
  411f98:	stp	x29, x30, [sp, #32]
  411f9c:	str	x8, [sp, #8]
  411fa0:	ldr	w8, [x0, #28]
  411fa4:	mov	w2, #0x14                  	// #20
  411fa8:	mov	w3, wzr
  411fac:	add	x29, sp, #0x20
  411fb0:	add	w8, w8, #0x1
  411fb4:	stp	w8, w8, [x0, #28]
  411fb8:	stp	w8, wzr, [sp, #16]
  411fbc:	strb	w1, [sp, #24]
  411fc0:	ldr	w0, [x0]
  411fc4:	add	x1, sp, #0x8
  411fc8:	bl	4027d0 <send@plt>
  411fcc:	ldp	x29, x30, [sp, #32]
  411fd0:	add	sp, sp, #0x30
  411fd4:	ret
  411fd8:	stp	x29, x30, [sp, #-48]!
  411fdc:	stp	x28, x21, [sp, #16]
  411fe0:	stp	x20, x19, [sp, #32]
  411fe4:	mov	x29, sp
  411fe8:	sub	sp, sp, #0x420
  411fec:	add	x8, sp, #0x8
  411ff0:	mov	x20, x2
  411ff4:	mov	w21, w1
  411ff8:	mov	x19, x0
  411ffc:	add	x0, x8, #0xc
  412000:	mov	w2, #0x408                 	// #1032
  412004:	mov	w1, wzr
  412008:	bl	4025b0 <memset@plt>
  41200c:	mov	x8, #0x14                  	// #20
  412010:	movk	x8, #0x5a, lsl #32
  412014:	movk	x8, #0x301, lsl #48
  412018:	str	x8, [sp, #8]
  41201c:	ldr	w8, [x19, #28]
  412020:	add	w8, w8, #0x1
  412024:	stp	w8, w8, [x19, #28]
  412028:	str	w8, [sp, #16]
  41202c:	strb	w21, [sp, #24]
  412030:	cbz	x20, 41205c <ferror@plt+0xf60c>
  412034:	add	x0, sp, #0x8
  412038:	mov	w1, #0x414                 	// #1044
  41203c:	blr	x20
  412040:	cbnz	w0, 412060 <ferror@plt+0xf610>
  412044:	ldr	w0, [x19]
  412048:	ldr	w2, [sp, #8]
  41204c:	add	x1, sp, #0x8
  412050:	mov	w3, wzr
  412054:	bl	4027d0 <send@plt>
  412058:	b	412060 <ferror@plt+0xf610>
  41205c:	mov	w0, #0xffffffea            	// #-22
  412060:	add	sp, sp, #0x420
  412064:	ldp	x20, x19, [sp, #32]
  412068:	ldp	x28, x21, [sp, #16]
  41206c:	ldp	x29, x30, [sp], #48
  412070:	ret
  412074:	cbz	w1, 41207c <ferror@plt+0xf62c>
  412078:	b	4120f8 <ferror@plt+0xf6a8>
  41207c:	mov	w2, #0x1                   	// #1
  412080:	b	412084 <ferror@plt+0xf634>
  412084:	cmp	w1, #0x7
  412088:	b.eq	412090 <ferror@plt+0xf640>  // b.none
  41208c:	cbnz	w1, 4120f4 <ferror@plt+0xf6a4>
  412090:	sub	sp, sp, #0x40
  412094:	mov	x8, #0x28                  	// #40
  412098:	movk	x8, #0x12, lsl #32
  41209c:	movk	x8, #0x301, lsl #48
  4120a0:	stp	x29, x30, [sp, #48]
  4120a4:	str	x8, [sp, #8]
  4120a8:	ldr	w8, [x0, #28]
  4120ac:	mov	w9, #0x8                   	// #8
  4120b0:	movk	w9, #0x1d, lsl #16
  4120b4:	mov	w3, wzr
  4120b8:	add	w8, w8, #0x1
  4120bc:	stp	w8, w8, [x0, #28]
  4120c0:	stp	w8, wzr, [sp, #16]
  4120c4:	strb	w1, [sp, #24]
  4120c8:	stur	xzr, [sp, #25]
  4120cc:	str	xzr, [sp, #32]
  4120d0:	stp	w9, w2, [sp, #40]
  4120d4:	ldr	w0, [x0]
  4120d8:	add	x1, sp, #0x8
  4120dc:	mov	w2, #0x28                  	// #40
  4120e0:	add	x29, sp, #0x30
  4120e4:	bl	4027d0 <send@plt>
  4120e8:	ldp	x29, x30, [sp, #48]
  4120ec:	add	sp, sp, #0x40
  4120f0:	ret
  4120f4:	b	4120f8 <ferror@plt+0xf6a8>
  4120f8:	sub	sp, sp, #0x30
  4120fc:	mov	x8, #0x20                  	// #32
  412100:	movk	x8, #0x12, lsl #32
  412104:	movk	x8, #0x301, lsl #48
  412108:	stp	x29, x30, [sp, #32]
  41210c:	str	x8, [sp]
  412110:	ldr	w8, [x0, #28]
  412114:	mov	w2, #0x20                  	// #32
  412118:	mov	w3, wzr
  41211c:	add	x29, sp, #0x20
  412120:	add	w8, w8, #0x1
  412124:	stp	w8, w8, [x0, #28]
  412128:	stp	w8, wzr, [sp, #8]
  41212c:	strb	w1, [sp, #16]
  412130:	stur	xzr, [sp, #17]
  412134:	str	xzr, [sp, #24]
  412138:	ldr	w0, [x0]
  41213c:	mov	x1, sp
  412140:	bl	4027d0 <send@plt>
  412144:	ldp	x29, x30, [sp, #32]
  412148:	add	sp, sp, #0x30
  41214c:	ret
  412150:	stp	x29, x30, [sp, #-48]!
  412154:	stp	x28, x21, [sp, #16]
  412158:	stp	x20, x19, [sp, #32]
  41215c:	mov	x29, sp
  412160:	sub	sp, sp, #0x420
  412164:	mov	x20, x2
  412168:	mov	w21, w1
  41216c:	cmp	w1, #0x11
  412170:	mov	x19, x0
  412174:	b.eq	41217c <ferror@plt+0xf72c>  // b.none
  412178:	cbnz	w21, 4121e0 <ferror@plt+0xf790>
  41217c:	mov	x8, sp
  412180:	add	x0, x8, #0xc
  412184:	mov	w2, #0x414                 	// #1044
  412188:	mov	w1, wzr
  41218c:	bl	4025b0 <memset@plt>
  412190:	mov	x8, #0x20                  	// #32
  412194:	movk	x8, #0x12, lsl #32
  412198:	movk	x8, #0x301, lsl #48
  41219c:	str	x8, [sp]
  4121a0:	ldr	w8, [x19, #28]
  4121a4:	add	w8, w8, #0x1
  4121a8:	stp	w8, w8, [x19, #28]
  4121ac:	str	w8, [sp, #8]
  4121b0:	strb	w21, [sp, #16]
  4121b4:	cbz	x20, 4121fc <ferror@plt+0xf7ac>
  4121b8:	mov	x0, sp
  4121bc:	mov	w1, #0x420                 	// #1056
  4121c0:	blr	x20
  4121c4:	cbnz	w0, 412200 <ferror@plt+0xf7b0>
  4121c8:	ldr	w0, [x19]
  4121cc:	ldr	w2, [sp]
  4121d0:	mov	x1, sp
  4121d4:	mov	w3, wzr
  4121d8:	bl	4027d0 <send@plt>
  4121dc:	b	412200 <ferror@plt+0xf7b0>
  4121e0:	mov	x0, x19
  4121e4:	mov	w1, w21
  4121e8:	add	sp, sp, #0x420
  4121ec:	ldp	x20, x19, [sp, #32]
  4121f0:	ldp	x28, x21, [sp, #16]
  4121f4:	ldp	x29, x30, [sp], #48
  4121f8:	b	4120f8 <ferror@plt+0xf6a8>
  4121fc:	mov	w0, #0xffffffea            	// #-22
  412200:	add	sp, sp, #0x420
  412204:	ldp	x20, x19, [sp, #32]
  412208:	ldp	x28, x21, [sp, #16]
  41220c:	ldp	x29, x30, [sp], #48
  412210:	ret
  412214:	sub	sp, sp, #0xc0
  412218:	mov	x8, sp
  41221c:	stp	x20, x19, [sp, #176]
  412220:	mov	x20, x1
  412224:	mov	x19, x0
  412228:	add	x0, x8, #0xc
  41222c:	mov	w2, #0x94                  	// #148
  412230:	mov	w1, wzr
  412234:	stp	x29, x30, [sp, #160]
  412238:	add	x29, sp, #0xa0
  41223c:	bl	4025b0 <memset@plt>
  412240:	mov	x8, #0x20                  	// #32
  412244:	movk	x8, #0x1e, lsl #32
  412248:	movk	x8, #0x301, lsl #48
  41224c:	str	x8, [sp]
  412250:	ldr	w8, [x19, #28]
  412254:	mov	w9, #0x7                   	// #7
  412258:	mov	x0, sp
  41225c:	mov	w1, #0xa0                  	// #160
  412260:	add	w8, w8, #0x1
  412264:	stp	w8, w8, [x19, #28]
  412268:	str	w8, [sp, #8]
  41226c:	strb	w9, [sp, #16]
  412270:	blr	x20
  412274:	cbnz	w0, 41228c <ferror@plt+0xf83c>
  412278:	ldr	w0, [x19]
  41227c:	mov	x1, sp
  412280:	mov	w2, #0xa0                  	// #160
  412284:	mov	w3, wzr
  412288:	bl	4027d0 <send@plt>
  41228c:	ldp	x20, x19, [sp, #176]
  412290:	ldp	x29, x30, [sp, #160]
  412294:	add	sp, sp, #0xc0
  412298:	ret
  41229c:	sub	sp, sp, #0x30
  4122a0:	mov	x8, #0x1c                  	// #28
  4122a4:	movk	x8, #0x5e, lsl #32
  4122a8:	movk	x8, #0x301, lsl #48
  4122ac:	stp	x29, x30, [sp, #32]
  4122b0:	stp	xzr, xzr, [sp, #8]
  4122b4:	str	x8, [sp]
  4122b8:	ldr	w8, [x0, #28]
  4122bc:	mov	w3, wzr
  4122c0:	add	x29, sp, #0x20
  4122c4:	add	w8, w8, #0x1
  4122c8:	stp	w8, w8, [x0, #28]
  4122cc:	stp	w8, wzr, [sp, #8]
  4122d0:	strb	w1, [sp, #16]
  4122d4:	str	w2, [sp, #24]
  4122d8:	ldr	w0, [x0]
  4122dc:	mov	x1, sp
  4122e0:	mov	w2, #0x1c                  	// #28
  4122e4:	bl	4027d0 <send@plt>
  4122e8:	ldp	x29, x30, [sp, #32]
  4122ec:	add	sp, sp, #0x30
  4122f0:	ret
  4122f4:	stp	x29, x30, [sp, #-16]!
  4122f8:	ldr	w0, [x0]
  4122fc:	mov	w3, wzr
  412300:	sxtw	x2, w2
  412304:	mov	x29, sp
  412308:	bl	4027d0 <send@plt>
  41230c:	ldp	x29, x30, [sp], #16
  412310:	ret
  412314:	stp	x29, x30, [sp, #-32]!
  412318:	stp	x28, x19, [sp, #16]
  41231c:	mov	x29, sp
  412320:	sub	sp, sp, #0x400
  412324:	mov	x19, x0
  412328:	ldr	w0, [x0]
  41232c:	mov	w3, wzr
  412330:	sxtw	x2, w2
  412334:	bl	4027d0 <send@plt>
  412338:	mov	x8, x0
  41233c:	tbnz	w8, #31, 4123d8 <ferror@plt+0xf988>
  412340:	ldr	w0, [x19]
  412344:	mov	x1, sp
  412348:	mov	w2, #0x400                 	// #1024
  41234c:	mov	w3, #0x42                  	// #66
  412350:	bl	402690 <recv@plt>
  412354:	tbnz	w0, #31, 4123a8 <ferror@plt+0xf958>
  412358:	cmp	w0, #0x10
  41235c:	b.lt	4123a0 <ferror@plt+0xf950>  // b.tstop
  412360:	mov	x9, sp
  412364:	ldr	w10, [x9]
  412368:	mov	w8, wzr
  41236c:	cmp	w10, #0x10
  412370:	b.cc	4123d8 <ferror@plt+0xf988>  // b.lo, b.ul, b.last
  412374:	cmp	w10, w0
  412378:	b.hi	4123d8 <ferror@plt+0xf988>  // b.pmore
  41237c:	ldrh	w8, [x9, #4]
  412380:	cmp	w8, #0x2
  412384:	b.eq	4123bc <ferror@plt+0xf96c>  // b.none
  412388:	add	w8, w10, #0x3
  41238c:	and	w8, w8, #0xfffffffc
  412390:	sub	w0, w0, w8
  412394:	cmp	w0, #0xf
  412398:	add	x9, x9, x8
  41239c:	b.gt	412364 <ferror@plt+0xf914>
  4123a0:	mov	w8, wzr
  4123a4:	b	4123d8 <ferror@plt+0xf988>
  4123a8:	bl	4029c0 <__errno_location@plt>
  4123ac:	ldr	w8, [x0]
  4123b0:	cmp	w8, #0xb
  4123b4:	csetm	w8, ne  // ne = any
  4123b8:	b	4123d8 <ferror@plt+0xf988>
  4123bc:	cmp	w10, #0x23
  4123c0:	b.ls	4123ec <ferror@plt+0xf99c>  // b.plast
  4123c4:	ldr	w8, [x9, #16]
  4123c8:	neg	w19, w8
  4123cc:	bl	4029c0 <__errno_location@plt>
  4123d0:	str	w19, [x0]
  4123d4:	mov	w8, #0xffffffff            	// #-1
  4123d8:	mov	w0, w8
  4123dc:	add	sp, sp, #0x400
  4123e0:	ldp	x28, x19, [sp, #16]
  4123e4:	ldp	x29, x30, [sp], #32
  4123e8:	ret
  4123ec:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4123f0:	ldr	x8, [x8, #3984]
  4123f4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4123f8:	add	x0, x0, #0x232
  4123fc:	mov	w1, #0x10                  	// #16
  412400:	ldr	x3, [x8]
  412404:	mov	w2, #0x1                   	// #1
  412408:	bl	402810 <fwrite@plt>
  41240c:	b	4123d4 <ferror@plt+0xf984>
  412410:	sub	sp, sp, #0x90
  412414:	stp	x29, x30, [sp, #128]
  412418:	add	x29, sp, #0x80
  41241c:	add	w8, w3, #0x10
  412420:	mov	w9, #0x301                 	// #769
  412424:	sturh	w1, [x29, #-12]
  412428:	adrp	x10, 418000 <ferror@plt+0x155b0>
  41242c:	stur	w8, [x29, #-16]
  412430:	sturh	w9, [x29, #-10]
  412434:	add	x10, x10, #0x590
  412438:	ldr	w8, [x0, #28]
  41243c:	ldr	x13, [x10]
  412440:	ldr	w10, [x10, #8]
  412444:	sub	x11, x29, #0x10
  412448:	mov	w12, #0x10                  	// #16
  41244c:	sxtw	x9, w3
  412450:	add	w8, w8, #0x1
  412454:	stp	w8, w8, [x0, #28]
  412458:	stur	x13, [x29, #-32]
  41245c:	sub	x13, x29, #0x20
  412460:	stur	w10, [x29, #-24]
  412464:	mov	w10, #0xc                   	// #12
  412468:	stp	x11, x12, [sp, #64]
  41246c:	add	x11, sp, #0x40
  412470:	stp	x2, x9, [sp, #80]
  412474:	mov	w9, #0x2                   	// #2
  412478:	stp	w8, wzr, [x29, #-8]
  41247c:	str	x13, [sp, #8]
  412480:	str	w10, [sp, #16]
  412484:	stp	x11, x9, [sp, #24]
  412488:	stp	xzr, xzr, [sp, #40]
  41248c:	str	wzr, [sp, #56]
  412490:	ldr	w0, [x0]
  412494:	add	x1, sp, #0x8
  412498:	mov	w2, wzr
  41249c:	bl	4025d0 <sendmsg@plt>
  4124a0:	ldp	x29, x30, [sp, #128]
  4124a4:	add	sp, sp, #0x90
  4124a8:	ret
  4124ac:	sub	sp, sp, #0x70
  4124b0:	adrp	x8, 418000 <ferror@plt+0x155b0>
  4124b4:	add	x8, x8, #0x590
  4124b8:	ldr	x9, [x8]
  4124bc:	ldr	w8, [x8, #8]
  4124c0:	stp	x29, x30, [sp, #96]
  4124c4:	add	x29, sp, #0x60
  4124c8:	stur	x9, [x29, #-16]
  4124cc:	stur	w8, [x29, #-8]
  4124d0:	ldr	w8, [x1]
  4124d4:	sub	x10, x29, #0x10
  4124d8:	mov	w9, #0xc                   	// #12
  4124dc:	str	x10, [sp, #8]
  4124e0:	sub	x10, x29, #0x20
  4124e4:	str	w9, [sp, #16]
  4124e8:	mov	w9, #0x1                   	// #1
  4124ec:	stp	x10, x9, [sp, #24]
  4124f0:	mov	w9, #0x301                 	// #769
  4124f4:	stp	xzr, xzr, [sp, #40]
  4124f8:	str	wzr, [sp, #56]
  4124fc:	stp	x1, x8, [x29, #-32]
  412500:	strh	w9, [x1, #6]
  412504:	str	wzr, [x1, #12]
  412508:	ldr	w8, [x0, #28]
  41250c:	mov	w2, wzr
  412510:	add	w8, w8, #0x1
  412514:	stp	w8, w8, [x0, #28]
  412518:	str	w8, [x1, #8]
  41251c:	ldr	w0, [x0]
  412520:	add	x1, sp, #0x8
  412524:	bl	4025d0 <sendmsg@plt>
  412528:	ldp	x29, x30, [sp, #96]
  41252c:	add	sp, sp, #0x70
  412530:	ret
  412534:	sub	sp, sp, #0xf0
  412538:	stp	x29, x30, [sp, #144]
  41253c:	add	x29, sp, #0x90
  412540:	sub	x8, x29, #0x10
  412544:	mov	w9, #0xc                   	// #12
  412548:	str	x8, [sp, #56]
  41254c:	sub	x8, x29, #0x20
  412550:	str	w9, [sp, #64]
  412554:	mov	w9, #0x1                   	// #1
  412558:	stp	x28, x27, [sp, #160]
  41255c:	stp	x26, x25, [sp, #176]
  412560:	stp	x24, x23, [sp, #192]
  412564:	stp	x22, x21, [sp, #208]
  412568:	stp	x20, x19, [sp, #224]
  41256c:	stp	x1, x2, [sp]
  412570:	strh	w3, [sp, #16]
  412574:	stp	xzr, xzr, [sp, #32]
  412578:	str	xzr, [sp, #24]
  41257c:	stp	xzr, xzr, [sp, #88]
  412580:	stp	x8, x9, [sp, #72]
  412584:	str	wzr, [sp, #104]
  412588:	mov	x19, x0
  41258c:	ldr	w0, [x0]
  412590:	mov	x20, x1
  412594:	add	x1, sp, #0x38
  412598:	add	x2, sp, #0x30
  41259c:	bl	41396c <ferror@plt+0x10f1c>
  4125a0:	mov	w22, w0
  4125a4:	tbnz	w0, #31, 412774 <ferror@plt+0xfd24>
  4125a8:	adrp	x21, 418000 <ferror@plt+0x155b0>
  4125ac:	mov	w27, wzr
  4125b0:	add	x21, x21, #0x32e
  4125b4:	ldr	x3, [x19, #40]
  4125b8:	cbz	x3, 4125d0 <ferror@plt+0xfb80>
  4125bc:	ldr	x0, [sp, #48]
  4125c0:	add	w8, w22, #0x3
  4125c4:	and	w2, w8, #0xfffffffc
  4125c8:	mov	w1, #0x1                   	// #1
  4125cc:	bl	402810 <fwrite@plt>
  4125d0:	cbz	x20, 4126c4 <ferror@plt+0xfc74>
  4125d4:	mov	w26, wzr
  4125d8:	mov	x28, sp
  4125dc:	cmp	w22, #0x10
  4125e0:	b.lt	41268c <ferror@plt+0xfc3c>  // b.tstop
  4125e4:	ldr	x24, [sp, #48]
  4125e8:	mov	w23, w22
  4125ec:	ldr	w8, [x24]
  4125f0:	cmp	w8, #0x10
  4125f4:	b.cc	412690 <ferror@plt+0xfc40>  // b.lo, b.ul, b.last
  4125f8:	cmp	w8, w23
  4125fc:	b.hi	412690 <ferror@plt+0xfc40>  // b.pmore
  412600:	ldrh	w9, [x28, #16]
  412604:	ldrh	w10, [x24, #6]
  412608:	bic	w9, w10, w9
  41260c:	strh	w9, [x24, #6]
  412610:	ldur	w10, [x29, #-12]
  412614:	cbnz	w10, 412670 <ferror@plt+0xfc20>
  412618:	ldr	w10, [x24, #12]
  41261c:	ldr	w11, [x19, #8]
  412620:	cmp	w10, w11
  412624:	b.ne	412670 <ferror@plt+0xfc20>  // b.any
  412628:	ldr	w10, [x24, #8]
  41262c:	ldr	w11, [x19, #32]
  412630:	cmp	w10, w11
  412634:	b.ne	412670 <ferror@plt+0xfc20>  // b.any
  412638:	ldrh	w10, [x24, #4]
  41263c:	tst	w9, #0x10
  412640:	csinc	w27, w27, wzr, eq  // eq = none
  412644:	cmp	w10, #0x2
  412648:	b.eq	412718 <ferror@plt+0xfcc8>  // b.none
  41264c:	cmp	w10, #0x3
  412650:	b.eq	41269c <ferror@plt+0xfc4c>  // b.none
  412654:	ldr	x9, [x19, #40]
  412658:	cbnz	x9, 412670 <ferror@plt+0xfc20>
  41265c:	ldp	x8, x1, [x28]
  412660:	mov	x0, x24
  412664:	blr	x8
  412668:	tbnz	w0, #31, 412764 <ferror@plt+0xfd14>
  41266c:	ldr	w8, [x24]
  412670:	add	w8, w8, #0x3
  412674:	and	w8, w8, #0xfffffffc
  412678:	sub	w23, w23, w8
  41267c:	cmp	w23, #0xf
  412680:	add	x24, x24, x8
  412684:	b.gt	4125ec <ferror@plt+0xfb9c>
  412688:	b	412690 <ferror@plt+0xfc40>
  41268c:	mov	w23, w22
  412690:	ldr	x8, [x28, #24]!
  412694:	cbnz	x8, 4125dc <ferror@plt+0xfb8c>
  412698:	b	4126b4 <ferror@plt+0xfc64>
  41269c:	cmp	w8, #0x13
  4126a0:	b.ls	4127a4 <ferror@plt+0xfd54>  // b.plast
  4126a4:	ldr	w24, [x24, #16]
  4126a8:	tbnz	w24, #31, 4127e0 <ferror@plt+0xfd90>
  4126ac:	mov	w26, #0x1                   	// #1
  4126b0:	b	412690 <ferror@plt+0xfc40>
  4126b4:	ldr	x0, [sp, #48]
  4126b8:	bl	4027a0 <free@plt>
  4126bc:	cbz	w26, 4126d0 <ferror@plt+0xfc80>
  4126c0:	b	412798 <ferror@plt+0xfd48>
  4126c4:	ldr	x0, [sp, #48]
  4126c8:	bl	4027a0 <free@plt>
  4126cc:	mov	w23, wzr
  4126d0:	ldrb	w8, [sp, #104]
  4126d4:	tbnz	w8, #5, 4126f8 <ferror@plt+0xfca8>
  4126d8:	cbnz	w23, 412850 <ferror@plt+0xfe00>
  4126dc:	ldr	w0, [x19]
  4126e0:	add	x1, sp, #0x38
  4126e4:	add	x2, sp, #0x30
  4126e8:	bl	41396c <ferror@plt+0x10f1c>
  4126ec:	mov	w22, w0
  4126f0:	tbz	w0, #31, 4125b4 <ferror@plt+0xfb64>
  4126f4:	b	412774 <ferror@plt+0xfd24>
  4126f8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4126fc:	ldr	x8, [x8, #3984]
  412700:	mov	w1, #0x12                  	// #18
  412704:	mov	w2, #0x1                   	// #1
  412708:	mov	x0, x21
  41270c:	ldr	x3, [x8]
  412710:	bl	402810 <fwrite@plt>
  412714:	b	4126dc <ferror@plt+0xfc8c>
  412718:	cmp	w8, #0x23
  41271c:	b.ls	4127bc <ferror@plt+0xfd6c>  // b.plast
  412720:	ldr	w8, [x24, #16]
  412724:	neg	w20, w8
  412728:	bl	4029c0 <__errno_location@plt>
  41272c:	str	w20, [x0]
  412730:	ldr	w8, [x19, #36]
  412734:	cmp	w8, #0x4
  412738:	b.ne	41274c <ferror@plt+0xfcfc>  // b.any
  41273c:	cmp	w20, #0x2
  412740:	b.eq	412754 <ferror@plt+0xfd04>  // b.none
  412744:	cmp	w20, #0x5f
  412748:	b.eq	412754 <ferror@plt+0xfd04>  // b.none
  41274c:	ldrb	w8, [x19, #48]
  412750:	tbz	w8, #1, 41281c <ferror@plt+0xfdcc>
  412754:	ldr	x0, [sp, #48]
  412758:	bl	4027a0 <free@plt>
  41275c:	mov	w22, #0xffffffff            	// #-1
  412760:	b	412774 <ferror@plt+0xfd24>
  412764:	mov	w25, w0
  412768:	ldr	x0, [sp, #48]
  41276c:	bl	4027a0 <free@plt>
  412770:	mov	w22, w25
  412774:	mov	w0, w22
  412778:	ldp	x20, x19, [sp, #224]
  41277c:	ldp	x22, x21, [sp, #208]
  412780:	ldp	x24, x23, [sp, #192]
  412784:	ldp	x26, x25, [sp, #176]
  412788:	ldp	x28, x27, [sp, #160]
  41278c:	ldp	x29, x30, [sp, #144]
  412790:	add	sp, sp, #0xf0
  412794:	ret
  412798:	cbnz	w27, 41282c <ferror@plt+0xfddc>
  41279c:	mov	w22, wzr
  4127a0:	b	412774 <ferror@plt+0xfd24>
  4127a4:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4127a8:	ldr	x8, [x8, #3984]
  4127ac:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4127b0:	add	x0, x0, #0x4e6
  4127b4:	mov	w1, #0xf                   	// #15
  4127b8:	b	4127d0 <ferror@plt+0xfd80>
  4127bc:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4127c0:	ldr	x8, [x8, #3984]
  4127c4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4127c8:	add	x0, x0, #0x232
  4127cc:	mov	w1, #0x10                  	// #16
  4127d0:	ldr	x3, [x8]
  4127d4:	mov	w2, #0x1                   	// #1
  4127d8:	bl	402810 <fwrite@plt>
  4127dc:	b	412754 <ferror@plt+0xfd04>
  4127e0:	neg	w19, w24
  4127e4:	bl	4029c0 <__errno_location@plt>
  4127e8:	cmn	w24, #0x2
  4127ec:	str	w19, [x0]
  4127f0:	b.eq	412754 <ferror@plt+0xfd04>  // b.none
  4127f4:	cmp	w19, #0x5f
  4127f8:	b.eq	412754 <ferror@plt+0xfd04>  // b.none
  4127fc:	cmp	w19, #0x5a
  412800:	b.ne	41281c <ferror@plt+0xfdcc>  // b.any
  412804:	adrp	x8, 428000 <ferror@plt+0x255b0>
  412808:	ldr	x8, [x8, #3984]
  41280c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412810:	add	x0, x0, #0x4f6
  412814:	mov	w1, #0x24                  	// #36
  412818:	b	4127d0 <ferror@plt+0xfd80>
  41281c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412820:	add	x0, x0, #0x51b
  412824:	bl	4023a0 <perror@plt>
  412828:	b	412754 <ferror@plt+0xfd04>
  41282c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  412830:	ldr	x8, [x8, #3984]
  412834:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412838:	add	x0, x0, #0x496
  41283c:	mov	w1, #0x2e                  	// #46
  412840:	ldr	x3, [x8]
  412844:	mov	w2, #0x1                   	// #1
  412848:	bl	402810 <fwrite@plt>
  41284c:	b	41279c <ferror@plt+0xfd4c>
  412850:	adrp	x8, 428000 <ferror@plt+0x255b0>
  412854:	ldr	x8, [x8, #3984]
  412858:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41285c:	add	x1, x1, #0x341
  412860:	mov	w2, w23
  412864:	ldr	x0, [x8]
  412868:	bl	402a10 <fprintf@plt>
  41286c:	mov	w0, #0x1                   	// #1
  412870:	bl	402380 <exit@plt>
  412874:	sub	sp, sp, #0x20
  412878:	stp	x29, x30, [sp, #16]
  41287c:	ldr	w8, [x1]
  412880:	mov	x3, x2
  412884:	mov	w2, #0x1                   	// #1
  412888:	mov	w4, #0x1                   	// #1
  41288c:	stp	x1, x8, [sp]
  412890:	mov	x1, sp
  412894:	add	x29, sp, #0x10
  412898:	bl	4128b0 <ferror@plt+0xfe60>
  41289c:	ldp	x29, x30, [sp, #16]
  4128a0:	add	sp, sp, #0x20
  4128a4:	ret
  4128a8:	mov	w4, #0x1                   	// #1
  4128ac:	b	4128b0 <ferror@plt+0xfe60>
  4128b0:	sub	sp, sp, #0xd0
  4128b4:	stp	x29, x30, [sp, #112]
  4128b8:	add	x29, sp, #0x70
  4128bc:	adrp	x8, 418000 <ferror@plt+0x155b0>
  4128c0:	sub	x9, x29, #0x10
  4128c4:	add	x8, x8, #0x590
  4128c8:	str	x9, [sp, #24]
  4128cc:	mov	w9, #0xc                   	// #12
  4128d0:	str	w9, [sp, #32]
  4128d4:	ldr	x9, [x8]
  4128d8:	ldr	w8, [x8, #8]
  4128dc:	stp	x22, x21, [sp, #176]
  4128e0:	stp	x20, x19, [sp, #192]
  4128e4:	mov	w22, w4
  4128e8:	mov	x19, x3
  4128ec:	mov	x20, x2
  4128f0:	mov	x21, x0
  4128f4:	stp	x28, x27, [sp, #128]
  4128f8:	stp	x26, x25, [sp, #144]
  4128fc:	stp	x24, x23, [sp, #160]
  412900:	stp	x1, x2, [sp, #40]
  412904:	stp	xzr, xzr, [sp, #56]
  412908:	stur	x9, [x29, #-16]
  41290c:	stur	w8, [x29, #-8]
  412910:	str	wzr, [sp, #72]
  412914:	cbz	x2, 412950 <ferror@plt+0xff00>
  412918:	ldr	w27, [x21, #28]
  41291c:	mov	x8, x20
  412920:	ldr	x9, [x1]
  412924:	add	w27, w27, #0x1
  412928:	str	w27, [x9, #8]
  41292c:	cbnz	x19, 41293c <ferror@plt+0xfeec>
  412930:	ldrh	w10, [x9, #6]
  412934:	orr	w10, w10, #0x4
  412938:	strh	w10, [x9, #6]
  41293c:	subs	x8, x8, #0x1
  412940:	add	x1, x1, #0x10
  412944:	b.ne	412920 <ferror@plt+0xfed0>  // b.any
  412948:	str	w27, [x21, #28]
  41294c:	b	412954 <ferror@plt+0xff04>
  412950:	mov	w27, wzr
  412954:	ldr	w0, [x21]
  412958:	add	x1, sp, #0x18
  41295c:	mov	w2, wzr
  412960:	bl	4025d0 <sendmsg@plt>
  412964:	tbnz	w0, #31, 412bf0 <ferror@plt+0x101a0>
  412968:	sub	x8, x29, #0x20
  41296c:	mov	w9, #0x1                   	// #1
  412970:	stp	x8, x9, [sp, #40]
  412974:	ldr	w0, [x21]
  412978:	add	x1, sp, #0x18
  41297c:	add	x2, sp, #0x10
  412980:	bl	41396c <ferror@plt+0x10f1c>
  412984:	mov	w25, w0
  412988:	tbnz	w0, #31, 412bcc <ferror@plt+0x1017c>
  41298c:	adrp	x11, 428000 <ferror@plt+0x255b0>
  412990:	ldr	x11, [x11, #3984]
  412994:	mov	w9, w27
  412998:	adrp	x13, 418000 <ferror@plt+0x155b0>
  41299c:	mov	w24, wzr
  4129a0:	eor	w12, w22, #0x1
  4129a4:	mov	w8, #0x1                   	// #1
  4129a8:	sub	x23, x9, x20
  4129ac:	add	x13, x13, #0x32e
  4129b0:	mov	w28, w24
  4129b4:	sxtw	x24, w8
  4129b8:	ldr	w2, [sp, #32]
  4129bc:	cmp	w2, #0xc
  4129c0:	b.ne	412c34 <ferror@plt+0x101e4>  // b.any
  4129c4:	cmp	w25, #0x10
  4129c8:	b.cc	412b2c <ferror@plt+0x100dc>  // b.lo, b.ul, b.last
  4129cc:	ldr	x22, [sp, #16]
  4129d0:	ldr	w26, [x22]
  4129d4:	cmp	w26, w25
  4129d8:	b.gt	412ba0 <ferror@plt+0x10150>
  4129dc:	sub	w8, w26, #0x10
  4129e0:	tbnz	w8, #31, 412ba0 <ferror@plt+0x10150>
  4129e4:	ldur	w9, [x29, #-12]
  4129e8:	cbnz	w9, 412a50 <ferror@plt+0x10000>
  4129ec:	ldr	w9, [x22, #12]
  4129f0:	ldr	w10, [x21, #8]
  4129f4:	cmp	w9, w10
  4129f8:	b.ne	412a50 <ferror@plt+0x10000>  // b.any
  4129fc:	ldr	w9, [x22, #8]
  412a00:	cmp	w9, w27
  412a04:	b.hi	412a50 <ferror@plt+0x10000>  // b.pmore
  412a08:	cmp	x23, x9
  412a0c:	b.hi	412a50 <ferror@plt+0x10000>  // b.pmore
  412a10:	ldrh	w9, [x22, #4]
  412a14:	cmp	w9, #0x2
  412a18:	b.eq	412a6c <ferror@plt+0x1001c>  // b.none
  412a1c:	cbnz	x19, 412b90 <ferror@plt+0x10140>
  412a20:	ldr	x3, [x11]
  412a24:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412a28:	mov	w1, #0x14                  	// #20
  412a2c:	mov	w2, #0x1                   	// #1
  412a30:	add	x0, x0, #0x563
  412a34:	str	w12, [sp, #12]
  412a38:	bl	402810 <fwrite@plt>
  412a3c:	adrp	x11, 428000 <ferror@plt+0x255b0>
  412a40:	ldr	w12, [sp, #12]
  412a44:	ldr	x11, [x11, #3984]
  412a48:	adrp	x13, 418000 <ferror@plt+0x155b0>
  412a4c:	add	x13, x13, #0x32e
  412a50:	add	w8, w26, #0x3
  412a54:	and	x8, x8, #0xfffffffc
  412a58:	sub	w25, w25, w8
  412a5c:	cmp	w25, #0xf
  412a60:	add	x22, x22, x8
  412a64:	b.hi	4129d0 <ferror@plt+0xff80>  // b.pmore
  412a68:	b	412b2c <ferror@plt+0x100dc>
  412a6c:	cmp	w8, #0x13
  412a70:	b.ls	412c00 <ferror@plt+0x101b0>  // b.plast
  412a74:	ldr	w26, [x22, #16]
  412a78:	str	w12, [sp, #12]
  412a7c:	cbz	w26, 412aa4 <ferror@plt+0x10054>
  412a80:	neg	w25, w26
  412a84:	bl	4029c0 <__errno_location@plt>
  412a88:	str	w25, [x0]
  412a8c:	ldr	w8, [x21, #36]
  412a90:	ldr	w9, [sp, #12]
  412a94:	cmp	w8, #0x4
  412a98:	cset	w8, eq  // eq = none
  412a9c:	orr	w8, w8, w9
  412aa0:	tbz	w8, #0, 412afc <ferror@plt+0x100ac>
  412aa4:	ldr	x0, [sp, #16]
  412aa8:	cbz	x19, 412ab4 <ferror@plt+0x10064>
  412aac:	str	x0, [x19]
  412ab0:	b	412ab8 <ferror@plt+0x10068>
  412ab4:	bl	4027a0 <free@plt>
  412ab8:	cmp	x24, x20
  412abc:	b.cs	412c14 <ferror@plt+0x101c4>  // b.hs, b.nlast
  412ac0:	ldr	w0, [x21]
  412ac4:	add	x1, sp, #0x18
  412ac8:	add	x2, sp, #0x10
  412acc:	bl	41396c <ferror@plt+0x10f1c>
  412ad0:	adrp	x11, 428000 <ferror@plt+0x255b0>
  412ad4:	ldr	x11, [x11, #3984]
  412ad8:	ldr	w12, [sp, #12]
  412adc:	add	x8, x24, #0x1
  412ae0:	adrp	x13, 418000 <ferror@plt+0x155b0>
  412ae4:	mov	w25, w0
  412ae8:	mov	w28, w24
  412aec:	mov	x24, x8
  412af0:	add	x13, x13, #0x32e
  412af4:	tbz	w0, #31, 4129b8 <ferror@plt+0xff68>
  412af8:	b	412bcc <ferror@plt+0x1017c>
  412afc:	adrp	x9, 428000 <ferror@plt+0x255b0>
  412b00:	ldr	w8, [x22, #16]
  412b04:	ldr	x9, [x9, #3984]
  412b08:	neg	w0, w8
  412b0c:	ldr	x25, [x9]
  412b10:	bl	402660 <strerror@plt>
  412b14:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412b18:	mov	x2, x0
  412b1c:	mov	x0, x25
  412b20:	add	x1, x1, #0x578
  412b24:	bl	402a10 <fprintf@plt>
  412b28:	b	412aa4 <ferror@plt+0x10054>
  412b2c:	ldr	x0, [sp, #16]
  412b30:	mov	x28, x13
  412b34:	mov	w26, w12
  412b38:	mov	x22, x11
  412b3c:	bl	4027a0 <free@plt>
  412b40:	ldrb	w8, [sp, #72]
  412b44:	tbnz	w8, #5, 412b78 <ferror@plt+0x10128>
  412b48:	cbnz	w25, 412c20 <ferror@plt+0x101d0>
  412b4c:	ldr	w0, [x21]
  412b50:	add	x1, sp, #0x18
  412b54:	add	x2, sp, #0x10
  412b58:	bl	41396c <ferror@plt+0x10f1c>
  412b5c:	mov	w25, w0
  412b60:	add	x8, x24, #0x1
  412b64:	mov	x11, x22
  412b68:	mov	w12, w26
  412b6c:	mov	x13, x28
  412b70:	tbz	w0, #31, 4129b0 <ferror@plt+0xff60>
  412b74:	b	412bcc <ferror@plt+0x1017c>
  412b78:	ldr	x3, [x22]
  412b7c:	mov	w1, #0x12                  	// #18
  412b80:	mov	w2, #0x1                   	// #1
  412b84:	mov	x0, x28
  412b88:	bl	402810 <fwrite@plt>
  412b8c:	b	412b4c <ferror@plt+0x100fc>
  412b90:	ldr	x8, [sp, #16]
  412b94:	mov	w25, wzr
  412b98:	str	x8, [x19]
  412b9c:	b	412bcc <ferror@plt+0x1017c>
  412ba0:	ldrb	w8, [sp, #72]
  412ba4:	ldr	x3, [x11]
  412ba8:	tbz	w8, #5, 412c44 <ferror@plt+0x101f4>
  412bac:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412bb0:	add	x0, x0, #0x2fd
  412bb4:	mov	w1, #0x12                  	// #18
  412bb8:	mov	w2, #0x1                   	// #1
  412bbc:	bl	402810 <fwrite@plt>
  412bc0:	ldr	x0, [sp, #16]
  412bc4:	bl	4027a0 <free@plt>
  412bc8:	mov	w25, #0xffffffff            	// #-1
  412bcc:	mov	w0, w25
  412bd0:	ldp	x20, x19, [sp, #192]
  412bd4:	ldp	x22, x21, [sp, #176]
  412bd8:	ldp	x24, x23, [sp, #160]
  412bdc:	ldp	x26, x25, [sp, #144]
  412be0:	ldp	x28, x27, [sp, #128]
  412be4:	ldp	x29, x30, [sp, #112]
  412be8:	add	sp, sp, #0xd0
  412bec:	ret
  412bf0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412bf4:	add	x0, x0, #0x52d
  412bf8:	bl	4023a0 <perror@plt>
  412bfc:	b	412bc8 <ferror@plt+0x10178>
  412c00:	ldr	x3, [x11]
  412c04:	adrp	x0, 417000 <ferror@plt+0x145b0>
  412c08:	add	x0, x0, #0x232
  412c0c:	mov	w1, #0x10                  	// #16
  412c10:	b	412bb8 <ferror@plt+0x10168>
  412c14:	cmp	w26, #0x0
  412c18:	csinv	w25, wzr, w28, eq  // eq = none
  412c1c:	b	412bcc <ferror@plt+0x1017c>
  412c20:	ldr	x0, [x22]
  412c24:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412c28:	add	x1, x1, #0x341
  412c2c:	mov	w2, w25
  412c30:	b	412c54 <ferror@plt+0x10204>
  412c34:	ldr	x0, [x11]
  412c38:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412c3c:	add	x1, x1, #0x546
  412c40:	b	412c54 <ferror@plt+0x10204>
  412c44:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412c48:	add	x1, x1, #0x310
  412c4c:	mov	x0, x3
  412c50:	mov	w2, w26
  412c54:	bl	402a10 <fprintf@plt>
  412c58:	mov	w0, #0x1                   	// #1
  412c5c:	bl	402380 <exit@plt>
  412c60:	sub	sp, sp, #0x20
  412c64:	stp	x29, x30, [sp, #16]
  412c68:	ldr	w8, [x1]
  412c6c:	mov	x3, x2
  412c70:	mov	w2, #0x1                   	// #1
  412c74:	mov	w4, wzr
  412c78:	stp	x1, x8, [sp]
  412c7c:	mov	x1, sp
  412c80:	add	x29, sp, #0x10
  412c84:	bl	4128b0 <ferror@plt+0xfe60>
  412c88:	ldp	x29, x30, [sp, #16]
  412c8c:	add	sp, sp, #0x20
  412c90:	ret
  412c94:	stp	x29, x30, [sp, #-32]!
  412c98:	mov	x29, sp
  412c9c:	mov	w8, #0x1                   	// #1
  412ca0:	str	w8, [x29, #28]
  412ca4:	str	x19, [sp, #16]
  412ca8:	mov	x19, x0
  412cac:	ldr	w0, [x0]
  412cb0:	add	x3, x29, #0x1c
  412cb4:	mov	w1, #0x10e                 	// #270
  412cb8:	mov	w2, #0x8                   	// #8
  412cbc:	mov	w4, #0x4                   	// #4
  412cc0:	bl	402540 <setsockopt@plt>
  412cc4:	tbnz	w0, #31, 412ce4 <ferror@plt+0x10294>
  412cc8:	ldr	w8, [x19, #48]
  412ccc:	mov	w0, wzr
  412cd0:	orr	w8, w8, #0x1
  412cd4:	str	w8, [x19, #48]
  412cd8:	ldr	x19, [sp, #16]
  412cdc:	ldp	x29, x30, [sp], #32
  412ce0:	ret
  412ce4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412ce8:	add	x0, x0, #0x299
  412cec:	bl	4023a0 <perror@plt>
  412cf0:	mov	w0, #0xffffffff            	// #-1
  412cf4:	b	412cd8 <ferror@plt+0x10288>
  412cf8:	stp	x29, x30, [sp, #-96]!
  412cfc:	stp	x28, x27, [sp, #16]
  412d00:	stp	x26, x25, [sp, #32]
  412d04:	stp	x24, x23, [sp, #48]
  412d08:	stp	x22, x21, [sp, #64]
  412d0c:	stp	x20, x19, [sp, #80]
  412d10:	mov	x29, sp
  412d14:	sub	sp, sp, #0x6, lsl #12
  412d18:	sub	sp, sp, #0x70
  412d1c:	sub	x27, x29, #0x60
  412d20:	adrp	x8, 418000 <ferror@plt+0x155b0>
  412d24:	sub	x9, x29, #0x18
  412d28:	mov	w10, #0xc                   	// #12
  412d2c:	add	x8, x8, #0x590
  412d30:	stur	x9, [x29, #-96]
  412d34:	sub	x9, x29, #0x28
  412d38:	str	w10, [x27, #8]
  412d3c:	mov	w10, #0x1                   	// #1
  412d40:	stp	x9, x10, [x29, #-80]
  412d44:	ldr	x9, [x8]
  412d48:	ldr	w8, [x8, #8]
  412d4c:	stp	xzr, xzr, [x29, #-64]
  412d50:	str	wzr, [x27, #48]
  412d54:	stur	x9, [x29, #-24]
  412d58:	str	w8, [x27, #80]
  412d5c:	ldrb	w8, [x0, #48]
  412d60:	mov	x19, x2
  412d64:	mov	x20, x0
  412d68:	mov	x21, x1
  412d6c:	tbz	w8, #0, 412d7c <ferror@plt+0x1032c>
  412d70:	add	x8, sp, #0x10
  412d74:	mov	w9, #0x2000                	// #8192
  412d78:	stp	x8, x9, [x29, #-64]
  412d7c:	adrp	x28, 428000 <ferror@plt+0x255b0>
  412d80:	ldr	x28, [x28, #3984]
  412d84:	add	x8, sp, #0x2, lsl #12
  412d88:	add	x8, x8, #0x10
  412d8c:	mov	w22, #0x4000                	// #16384
  412d90:	mov	w23, #0xffffffff            	// #-1
  412d94:	stur	x8, [x29, #-40]
  412d98:	stur	x22, [x29, #-32]
  412d9c:	ldr	w0, [x20]
  412da0:	sub	x1, x29, #0x60
  412da4:	mov	w2, wzr
  412da8:	bl	402340 <recvmsg@plt>
  412dac:	mov	x24, x0
  412db0:	tbnz	w24, #31, 412e80 <ferror@plt+0x10430>
  412db4:	cbz	w24, 412f30 <ferror@plt+0x104e0>
  412db8:	ldr	w2, [x27, #8]
  412dbc:	cmp	w2, #0xc
  412dc0:	b.ne	412f44 <ferror@plt+0x104f4>  // b.any
  412dc4:	ldrb	w8, [x20, #48]
  412dc8:	tbz	w8, #0, 412e20 <ferror@plt+0x103d0>
  412dcc:	ldur	x1, [x29, #-64]
  412dd0:	str	w23, [sp, #8]
  412dd4:	cbz	x1, 412e20 <ferror@plt+0x103d0>
  412dd8:	ldur	x8, [x29, #-56]
  412ddc:	cmp	x8, #0x10
  412de0:	b.cc	412e20 <ferror@plt+0x103d0>  // b.lo, b.ul, b.last
  412de4:	ldr	w8, [x1, #8]
  412de8:	cmp	w8, #0x10e
  412dec:	b.ne	412e10 <ferror@plt+0x103c0>  // b.any
  412df0:	ldr	w8, [x1, #12]
  412df4:	cmp	w8, #0x8
  412df8:	b.ne	412e10 <ferror@plt+0x103c0>  // b.any
  412dfc:	ldr	x8, [x1]
  412e00:	cmp	x8, #0x14
  412e04:	b.ne	412e10 <ferror@plt+0x103c0>  // b.any
  412e08:	ldr	w8, [x1, #16]
  412e0c:	str	w8, [sp, #8]
  412e10:	sub	x0, x29, #0x60
  412e14:	bl	4023b0 <__cmsg_nxthdr@plt>
  412e18:	mov	x1, x0
  412e1c:	cbnz	x0, 412de4 <ferror@plt+0x10394>
  412e20:	cmp	w24, #0x10
  412e24:	b.cc	412e70 <ferror@plt+0x10420>  // b.lo, b.ul, b.last
  412e28:	add	x25, sp, #0x2, lsl #12
  412e2c:	add	x25, x25, #0x10
  412e30:	ldr	w26, [x25]
  412e34:	cmp	w26, w24
  412e38:	b.gt	412ee8 <ferror@plt+0x10498>
  412e3c:	sub	w8, w26, #0x10
  412e40:	tbnz	w8, #31, 412ee8 <ferror@plt+0x10498>
  412e44:	add	x0, sp, #0x8
  412e48:	mov	x1, x25
  412e4c:	mov	x2, x19
  412e50:	blr	x21
  412e54:	tbnz	w0, #31, 412f0c <ferror@plt+0x104bc>
  412e58:	add	w8, w26, #0x3
  412e5c:	and	x8, x8, #0xfffffffc
  412e60:	sub	w24, w24, w8
  412e64:	cmp	w24, #0xf
  412e68:	add	x25, x25, x8
  412e6c:	b.hi	412e30 <ferror@plt+0x103e0>  // b.pmore
  412e70:	ldrb	w8, [x27, #48]
  412e74:	tbnz	w8, #5, 412ecc <ferror@plt+0x1047c>
  412e78:	cbz	w24, 412d98 <ferror@plt+0x10348>
  412e7c:	b	412f54 <ferror@plt+0x10504>
  412e80:	bl	4029c0 <__errno_location@plt>
  412e84:	mov	x24, x0
  412e88:	ldr	w0, [x0]
  412e8c:	cmp	w0, #0x4
  412e90:	b.eq	412d98 <ferror@plt+0x10348>  // b.none
  412e94:	cmp	w0, #0xb
  412e98:	b.eq	412d98 <ferror@plt+0x10348>  // b.none
  412e9c:	ldr	x25, [x28]
  412ea0:	bl	402660 <strerror@plt>
  412ea4:	ldr	w3, [x24]
  412ea8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412eac:	mov	x2, x0
  412eb0:	mov	x0, x25
  412eb4:	add	x1, x1, #0x2b1
  412eb8:	bl	402a10 <fprintf@plt>
  412ebc:	ldr	w8, [x24]
  412ec0:	cmp	w8, #0x69
  412ec4:	b.eq	412d98 <ferror@plt+0x10348>  // b.none
  412ec8:	b	412f08 <ferror@plt+0x104b8>
  412ecc:	ldr	x3, [x28]
  412ed0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412ed4:	mov	w1, #0x12                  	// #18
  412ed8:	mov	w2, #0x1                   	// #1
  412edc:	add	x0, x0, #0x32e
  412ee0:	bl	402810 <fwrite@plt>
  412ee4:	b	412d98 <ferror@plt+0x10348>
  412ee8:	ldrb	w8, [x27, #48]
  412eec:	ldr	x3, [x28]
  412ef0:	tbz	w8, #5, 412f68 <ferror@plt+0x10518>
  412ef4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412ef8:	add	x0, x0, #0x2fd
  412efc:	mov	w1, #0x12                  	// #18
  412f00:	mov	w2, #0x1                   	// #1
  412f04:	bl	402810 <fwrite@plt>
  412f08:	mov	w0, #0xffffffff            	// #-1
  412f0c:	add	sp, sp, #0x6, lsl #12
  412f10:	add	sp, sp, #0x70
  412f14:	ldp	x20, x19, [sp, #80]
  412f18:	ldp	x22, x21, [sp, #64]
  412f1c:	ldp	x24, x23, [sp, #48]
  412f20:	ldp	x26, x25, [sp, #32]
  412f24:	ldp	x28, x27, [sp, #16]
  412f28:	ldp	x29, x30, [sp], #96
  412f2c:	ret
  412f30:	ldr	x3, [x28]
  412f34:	adrp	x0, 418000 <ferror@plt+0x155b0>
  412f38:	add	x0, x0, #0x2d0
  412f3c:	mov	w1, #0xf                   	// #15
  412f40:	b	412f00 <ferror@plt+0x104b0>
  412f44:	ldr	x0, [x28]
  412f48:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412f4c:	add	x1, x1, #0x2e0
  412f50:	b	412f78 <ferror@plt+0x10528>
  412f54:	ldr	x0, [x28]
  412f58:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412f5c:	add	x1, x1, #0x341
  412f60:	mov	w2, w24
  412f64:	b	412f78 <ferror@plt+0x10528>
  412f68:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412f6c:	add	x1, x1, #0x310
  412f70:	mov	x0, x3
  412f74:	mov	w2, w26
  412f78:	bl	402a10 <fprintf@plt>
  412f7c:	mov	w0, #0x1                   	// #1
  412f80:	bl	402380 <exit@plt>
  412f84:	stp	x29, x30, [sp, #-64]!
  412f88:	stp	x28, x23, [sp, #16]
  412f8c:	stp	x22, x21, [sp, #32]
  412f90:	stp	x20, x19, [sp, #48]
  412f94:	mov	x29, sp
  412f98:	sub	sp, sp, #0x4, lsl #12
  412f9c:	mov	x8, sp
  412fa0:	mov	x20, x2
  412fa4:	mov	x21, x1
  412fa8:	mov	x19, x0
  412fac:	add	x22, x8, #0x10
  412fb0:	mov	x0, sp
  412fb4:	mov	w1, #0x1                   	// #1
  412fb8:	mov	w2, #0x10                  	// #16
  412fbc:	mov	x3, x19
  412fc0:	bl	402760 <fread@plt>
  412fc4:	cmp	x0, #0x10
  412fc8:	b.ne	41304c <ferror@plt+0x105fc>  // b.any
  412fcc:	ldr	w23, [sp]
  412fd0:	cmp	w23, #0x4, lsl #12
  412fd4:	b.hi	41301c <ferror@plt+0x105cc>  // b.pmore
  412fd8:	sub	w8, w23, #0x10
  412fdc:	tbnz	w8, #31, 41301c <ferror@plt+0x105cc>
  412fe0:	sub	w8, w23, #0xd
  412fe4:	and	w23, w8, #0xfffffffc
  412fe8:	mov	w1, #0x1                   	// #1
  412fec:	mov	x0, x22
  412ff0:	mov	x2, x23
  412ff4:	mov	x3, x19
  412ff8:	bl	402760 <fread@plt>
  412ffc:	cmp	x0, x23
  413000:	b.ne	413064 <ferror@plt+0x10614>  // b.any
  413004:	mov	x1, sp
  413008:	mov	x0, xzr
  41300c:	mov	x2, x20
  413010:	blr	x21
  413014:	tbz	w0, #31, 412fb0 <ferror@plt+0x10560>
  413018:	b	413080 <ferror@plt+0x10630>
  41301c:	adrp	x8, 428000 <ferror@plt+0x255b0>
  413020:	ldr	x8, [x8, #3984]
  413024:	mov	x0, x19
  413028:	ldr	x20, [x8]
  41302c:	bl	402440 <ftell@plt>
  413030:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413034:	mov	x3, x0
  413038:	add	x1, x1, #0x391
  41303c:	mov	x0, x20
  413040:	mov	w2, w23
  413044:	bl	402a10 <fprintf@plt>
  413048:	b	41307c <ferror@plt+0x1062c>
  41304c:	cbnz	x0, 413064 <ferror@plt+0x10614>
  413050:	mov	x0, x19
  413054:	bl	4026e0 <feof@plt>
  413058:	cbz	w0, 413064 <ferror@plt+0x10614>
  41305c:	mov	w0, wzr
  413060:	b	413080 <ferror@plt+0x10630>
  413064:	mov	x0, x19
  413068:	bl	402a50 <ferror@plt>
  41306c:	cbnz	w0, 413098 <ferror@plt+0x10648>
  413070:	mov	x0, x19
  413074:	bl	4026e0 <feof@plt>
  413078:	cbnz	w0, 4130a8 <ferror@plt+0x10658>
  41307c:	mov	w0, #0xffffffff            	// #-1
  413080:	add	sp, sp, #0x4, lsl #12
  413084:	ldp	x20, x19, [sp, #48]
  413088:	ldp	x22, x21, [sp, #32]
  41308c:	ldp	x28, x23, [sp, #16]
  413090:	ldp	x29, x30, [sp], #64
  413094:	ret
  413098:	adrp	x0, 418000 <ferror@plt+0x155b0>
  41309c:	add	x0, x0, #0x358
  4130a0:	bl	4023a0 <perror@plt>
  4130a4:	b	413070 <ferror@plt+0x10620>
  4130a8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4130ac:	ldr	x8, [x8, #3984]
  4130b0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4130b4:	add	x0, x0, #0x36e
  4130b8:	mov	w1, #0x22                  	// #34
  4130bc:	ldr	x3, [x8]
  4130c0:	mov	w2, #0x1                   	// #1
  4130c4:	bl	402810 <fwrite@plt>
  4130c8:	b	41307c <ferror@plt+0x1062c>
  4130cc:	stp	x29, x30, [sp, #-16]!
  4130d0:	ldr	w9, [x0]
  4130d4:	mov	x29, sp
  4130d8:	add	w9, w9, #0x3
  4130dc:	and	x10, x9, #0xfffffffc
  4130e0:	add	w9, w10, #0x4
  4130e4:	cmp	w9, w1
  4130e8:	b.hi	413110 <ferror@plt+0x106c0>  // b.pmore
  4130ec:	mov	w8, wzr
  4130f0:	add	x10, x0, x10
  4130f4:	mov	w11, #0x4                   	// #4
  4130f8:	strh	w2, [x10, #2]
  4130fc:	strh	w11, [x10]
  413100:	str	w9, [x0]
  413104:	mov	w0, w8
  413108:	ldp	x29, x30, [sp], #16
  41310c:	ret
  413110:	adrp	x9, 428000 <ferror@plt+0x255b0>
  413114:	ldr	x9, [x9, #3984]
  413118:	mov	w8, w1
  41311c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413120:	add	x1, x1, #0x3b4
  413124:	ldr	x0, [x9]
  413128:	mov	w2, w8
  41312c:	bl	402a10 <fprintf@plt>
  413130:	mov	w8, #0xffffffff            	// #-1
  413134:	b	413104 <ferror@plt+0x106b4>
  413138:	stp	x29, x30, [sp, #-32]!
  41313c:	stp	x20, x19, [sp, #16]
  413140:	ldr	w9, [x0]
  413144:	add	w10, w4, #0x7
  413148:	and	w10, w10, #0xfffffffc
  41314c:	mov	x29, sp
  413150:	add	w9, w9, #0x3
  413154:	and	x9, x9, #0xfffffffc
  413158:	add	w20, w9, w10
  41315c:	cmp	w20, w1
  413160:	b.hi	4131a0 <ferror@plt+0x10750>  // b.pmore
  413164:	mov	x19, x0
  413168:	add	x8, x0, x9
  41316c:	add	w9, w4, #0x4
  413170:	strh	w2, [x8, #2]
  413174:	strh	w9, [x8]
  413178:	cbz	w4, 41318c <ferror@plt+0x1073c>
  41317c:	sxtw	x2, w4
  413180:	add	x0, x8, #0x4
  413184:	mov	x1, x3
  413188:	bl	402330 <memcpy@plt>
  41318c:	mov	w0, wzr
  413190:	str	w20, [x19]
  413194:	ldp	x20, x19, [sp, #16]
  413198:	ldp	x29, x30, [sp], #32
  41319c:	ret
  4131a0:	adrp	x9, 428000 <ferror@plt+0x255b0>
  4131a4:	ldr	x9, [x9, #3984]
  4131a8:	mov	w8, w1
  4131ac:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4131b0:	add	x1, x1, #0x3b4
  4131b4:	ldr	x0, [x9]
  4131b8:	mov	w2, w8
  4131bc:	bl	402a10 <fprintf@plt>
  4131c0:	mov	w0, #0xffffffff            	// #-1
  4131c4:	b	413194 <ferror@plt+0x10744>
  4131c8:	stp	x29, x30, [sp, #-16]!
  4131cc:	ldr	w9, [x0]
  4131d0:	mov	x29, sp
  4131d4:	add	w9, w9, #0x3
  4131d8:	and	x10, x9, #0xfffffffc
  4131dc:	add	w9, w10, #0x8
  4131e0:	cmp	w9, w1
  4131e4:	b.hi	413210 <ferror@plt+0x107c0>  // b.pmore
  4131e8:	mov	w8, wzr
  4131ec:	add	x10, x0, x10
  4131f0:	mov	w11, #0x5                   	// #5
  4131f4:	strh	w2, [x10, #2]
  4131f8:	strh	w11, [x10]
  4131fc:	strb	w3, [x10, #4]
  413200:	str	w9, [x0]
  413204:	mov	w0, w8
  413208:	ldp	x29, x30, [sp], #16
  41320c:	ret
  413210:	adrp	x9, 428000 <ferror@plt+0x255b0>
  413214:	ldr	x9, [x9, #3984]
  413218:	mov	w8, w1
  41321c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413220:	add	x1, x1, #0x3b4
  413224:	ldr	x0, [x9]
  413228:	mov	w2, w8
  41322c:	bl	402a10 <fprintf@plt>
  413230:	mov	w8, #0xffffffff            	// #-1
  413234:	b	413204 <ferror@plt+0x107b4>
  413238:	stp	x29, x30, [sp, #-16]!
  41323c:	ldr	w9, [x0]
  413240:	mov	x29, sp
  413244:	add	w9, w9, #0x3
  413248:	and	x10, x9, #0xfffffffc
  41324c:	add	w9, w10, #0x8
  413250:	cmp	w9, w1
  413254:	b.hi	413280 <ferror@plt+0x10830>  // b.pmore
  413258:	mov	w8, wzr
  41325c:	add	x10, x0, x10
  413260:	mov	w11, #0x6                   	// #6
  413264:	strh	w2, [x10, #2]
  413268:	strh	w11, [x10]
  41326c:	strh	w3, [x10, #4]
  413270:	str	w9, [x0]
  413274:	mov	w0, w8
  413278:	ldp	x29, x30, [sp], #16
  41327c:	ret
  413280:	adrp	x9, 428000 <ferror@plt+0x255b0>
  413284:	ldr	x9, [x9, #3984]
  413288:	mov	w8, w1
  41328c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413290:	add	x1, x1, #0x3b4
  413294:	ldr	x0, [x9]
  413298:	mov	w2, w8
  41329c:	bl	402a10 <fprintf@plt>
  4132a0:	mov	w8, #0xffffffff            	// #-1
  4132a4:	b	413274 <ferror@plt+0x10824>
  4132a8:	stp	x29, x30, [sp, #-16]!
  4132ac:	ldr	w9, [x0]
  4132b0:	mov	x29, sp
  4132b4:	add	w9, w9, #0x3
  4132b8:	and	x10, x9, #0xfffffffc
  4132bc:	add	w9, w10, #0x8
  4132c0:	cmp	w9, w1
  4132c4:	b.hi	4132f0 <ferror@plt+0x108a0>  // b.pmore
  4132c8:	mov	w8, wzr
  4132cc:	add	x10, x0, x10
  4132d0:	mov	w11, #0x8                   	// #8
  4132d4:	strh	w2, [x10, #2]
  4132d8:	strh	w11, [x10]
  4132dc:	str	w3, [x10, #4]
  4132e0:	str	w9, [x0]
  4132e4:	mov	w0, w8
  4132e8:	ldp	x29, x30, [sp], #16
  4132ec:	ret
  4132f0:	adrp	x9, 428000 <ferror@plt+0x255b0>
  4132f4:	ldr	x9, [x9, #3984]
  4132f8:	mov	w8, w1
  4132fc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413300:	add	x1, x1, #0x3b4
  413304:	ldr	x0, [x9]
  413308:	mov	w2, w8
  41330c:	bl	402a10 <fprintf@plt>
  413310:	mov	w8, #0xffffffff            	// #-1
  413314:	b	4132e4 <ferror@plt+0x10894>
  413318:	stp	x29, x30, [sp, #-16]!
  41331c:	ldr	w9, [x0]
  413320:	mov	x29, sp
  413324:	add	w9, w9, #0x3
  413328:	and	x10, x9, #0xfffffffc
  41332c:	add	w9, w10, #0xc
  413330:	cmp	w9, w1
  413334:	b.hi	413360 <ferror@plt+0x10910>  // b.pmore
  413338:	mov	w8, wzr
  41333c:	add	x10, x0, x10
  413340:	mov	w11, #0xc                   	// #12
  413344:	strh	w2, [x10, #2]
  413348:	strh	w11, [x10]
  41334c:	stur	x3, [x10, #4]
  413350:	str	w9, [x0]
  413354:	mov	w0, w8
  413358:	ldp	x29, x30, [sp], #16
  41335c:	ret
  413360:	adrp	x9, 428000 <ferror@plt+0x255b0>
  413364:	ldr	x9, [x9, #3984]
  413368:	mov	w8, w1
  41336c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413370:	add	x1, x1, #0x3b4
  413374:	ldr	x0, [x9]
  413378:	mov	w2, w8
  41337c:	bl	402a10 <fprintf@plt>
  413380:	mov	w8, #0xffffffff            	// #-1
  413384:	b	413354 <ferror@plt+0x10904>
  413388:	stp	x29, x30, [sp, #-48]!
  41338c:	stp	x22, x21, [sp, #16]
  413390:	mov	x22, x0
  413394:	mov	x0, x3
  413398:	stp	x20, x19, [sp, #32]
  41339c:	mov	x29, sp
  4133a0:	mov	x19, x3
  4133a4:	mov	w20, w2
  4133a8:	mov	w21, w1
  4133ac:	bl	402360 <strlen@plt>
  4133b0:	add	w4, w0, #0x1
  4133b4:	mov	x0, x22
  4133b8:	mov	w1, w21
  4133bc:	mov	w2, w20
  4133c0:	mov	x3, x19
  4133c4:	ldp	x20, x19, [sp, #32]
  4133c8:	ldp	x22, x21, [sp, #16]
  4133cc:	ldp	x29, x30, [sp], #48
  4133d0:	b	413138 <ferror@plt+0x106e8>
  4133d4:	stp	x29, x30, [sp, #-48]!
  4133d8:	stp	x20, x19, [sp, #32]
  4133dc:	ldr	w9, [x0]
  4133e0:	add	w10, w3, #0x3
  4133e4:	str	x21, [sp, #16]
  4133e8:	and	w21, w10, #0xfffffffc
  4133ec:	add	w9, w9, #0x3
  4133f0:	and	w9, w9, #0xfffffffc
  4133f4:	add	w10, w9, w21
  4133f8:	cmp	w10, w1
  4133fc:	mov	x29, sp
  413400:	b.hi	413468 <ferror@plt+0x10a18>  // b.pmore
  413404:	mov	w20, w3
  413408:	sxtw	x8, w20
  41340c:	mov	x19, x0
  413410:	add	x0, x0, w9, uxtw
  413414:	mov	x1, x2
  413418:	mov	x2, x8
  41341c:	bl	402330 <memcpy@plt>
  413420:	ldr	w8, [x19]
  413424:	sub	w2, w21, w20
  413428:	mov	w1, wzr
  41342c:	add	w8, w8, #0x3
  413430:	and	w8, w8, #0xfffffffc
  413434:	add	x8, x19, x8
  413438:	add	x0, x8, w20, sxtw
  41343c:	bl	4025b0 <memset@plt>
  413440:	ldr	w8, [x19]
  413444:	mov	w0, wzr
  413448:	add	w8, w8, #0x3
  41344c:	and	w8, w8, #0xfffffffc
  413450:	add	w8, w8, w21
  413454:	str	w8, [x19]
  413458:	ldp	x20, x19, [sp, #32]
  41345c:	ldr	x21, [sp, #16]
  413460:	ldp	x29, x30, [sp], #48
  413464:	ret
  413468:	adrp	x9, 428000 <ferror@plt+0x255b0>
  41346c:	ldr	x9, [x9, #3984]
  413470:	mov	w8, w1
  413474:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413478:	add	x1, x1, #0x3e3
  41347c:	ldr	x0, [x9]
  413480:	mov	w2, w8
  413484:	bl	402a10 <fprintf@plt>
  413488:	mov	w0, #0xffffffff            	// #-1
  41348c:	b	413458 <ferror@plt+0x10a08>
  413490:	stp	x29, x30, [sp, #-32]!
  413494:	ldr	w9, [x0]
  413498:	str	x19, [sp, #16]
  41349c:	mov	x29, sp
  4134a0:	add	w9, w9, #0x3
  4134a4:	and	w10, w9, #0xfffffffc
  4134a8:	add	w9, w10, #0x4
  4134ac:	cmp	w9, w1
  4134b0:	add	x19, x0, x10
  4134b4:	b.hi	4134d8 <ferror@plt+0x10a88>  // b.pmore
  4134b8:	mov	w8, #0x4                   	// #4
  4134bc:	strh	w2, [x19, #2]
  4134c0:	strh	w8, [x19]
  4134c4:	str	w9, [x0]
  4134c8:	mov	x0, x19
  4134cc:	ldr	x19, [sp, #16]
  4134d0:	ldp	x29, x30, [sp], #32
  4134d4:	ret
  4134d8:	adrp	x9, 428000 <ferror@plt+0x255b0>
  4134dc:	ldr	x9, [x9, #3984]
  4134e0:	mov	w8, w1
  4134e4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4134e8:	add	x1, x1, #0x3b4
  4134ec:	ldr	x0, [x9]
  4134f0:	mov	w2, w8
  4134f4:	bl	402a10 <fprintf@plt>
  4134f8:	b	4134c8 <ferror@plt+0x10a78>
  4134fc:	ldr	w8, [x0]
  413500:	add	w9, w8, #0x3
  413504:	and	w9, w9, #0xfffc
  413508:	add	w9, w0, w9
  41350c:	sub	w9, w9, w1
  413510:	mov	w0, w8
  413514:	strh	w9, [x1]
  413518:	ret
  41351c:	stp	x29, x30, [sp, #-48]!
  413520:	stp	x22, x21, [sp, #16]
  413524:	stp	x20, x19, [sp, #32]
  413528:	ldr	w8, [x0]
  41352c:	mov	x29, sp
  413530:	mov	w19, w2
  413534:	mov	w20, w1
  413538:	add	w8, w8, #0x3
  41353c:	and	w8, w8, #0xfffffffc
  413540:	mov	x21, x0
  413544:	add	x22, x0, x8
  413548:	bl	413138 <ferror@plt+0x106e8>
  41354c:	mov	x0, x21
  413550:	mov	w1, w20
  413554:	mov	w2, w19
  413558:	bl	413490 <ferror@plt+0x10a40>
  41355c:	mov	x0, x22
  413560:	ldp	x20, x19, [sp, #32]
  413564:	ldp	x22, x21, [sp, #16]
  413568:	ldp	x29, x30, [sp], #48
  41356c:	ret
  413570:	ldrh	w9, [x1]
  413574:	ldr	w8, [x0]
  413578:	add	w9, w9, #0x3
  41357c:	add	w10, w8, #0x3
  413580:	and	x9, x9, #0x1fffc
  413584:	and	w10, w10, #0xfffffffc
  413588:	add	x9, x1, x9
  41358c:	add	w10, w0, w10
  413590:	sub	w11, w10, w1
  413594:	sub	w10, w10, w9
  413598:	mov	w0, w8
  41359c:	strh	w11, [x1]
  4135a0:	strh	w10, [x9]
  4135a4:	ret
  4135a8:	stp	x29, x30, [sp, #-16]!
  4135ac:	ldrh	w9, [x0]
  4135b0:	mov	x29, sp
  4135b4:	add	w9, w9, #0x3
  4135b8:	and	x9, x9, #0x1fffc
  4135bc:	add	w10, w9, #0x8
  4135c0:	cmp	w10, w1
  4135c4:	b.hi	4135fc <ferror@plt+0x10bac>  // b.pmore
  4135c8:	add	x9, x0, x9
  4135cc:	mov	w10, #0x8                   	// #8
  4135d0:	strh	w2, [x9, #2]
  4135d4:	strh	w10, [x9]
  4135d8:	str	w3, [x9, #4]
  4135dc:	ldrh	w9, [x0]
  4135e0:	mov	w8, wzr
  4135e4:	add	w9, w9, #0xb
  4135e8:	and	w9, w9, #0xfffc
  4135ec:	strh	w9, [x0]
  4135f0:	mov	w0, w8
  4135f4:	ldp	x29, x30, [sp], #16
  4135f8:	ret
  4135fc:	adrp	x9, 428000 <ferror@plt+0x255b0>
  413600:	ldr	x9, [x9, #3984]
  413604:	mov	w8, w1
  413608:	adrp	x1, 418000 <ferror@plt+0x155b0>
  41360c:	add	x1, x1, #0x411
  413610:	ldr	x0, [x9]
  413614:	mov	w2, w8
  413618:	bl	402a10 <fprintf@plt>
  41361c:	mov	w8, #0xffffffff            	// #-1
  413620:	b	4135f0 <ferror@plt+0x10ba0>
  413624:	stp	x29, x30, [sp, #-32]!
  413628:	stp	x20, x19, [sp, #16]
  41362c:	ldrh	w9, [x0]
  413630:	add	w10, w4, #0x7
  413634:	and	w20, w10, #0xfffffffc
  413638:	mov	x29, sp
  41363c:	add	w9, w9, #0x3
  413640:	and	x9, x9, #0x1fffc
  413644:	add	w10, w9, w20
  413648:	cmp	w10, w1
  41364c:	b.hi	41369c <ferror@plt+0x10c4c>  // b.pmore
  413650:	mov	x19, x0
  413654:	add	x8, x0, x9
  413658:	add	w9, w4, #0x4
  41365c:	strh	w2, [x8, #2]
  413660:	strh	w9, [x8]
  413664:	cbz	w4, 413678 <ferror@plt+0x10c28>
  413668:	sxtw	x2, w4
  41366c:	add	x0, x8, #0x4
  413670:	mov	x1, x3
  413674:	bl	402330 <memcpy@plt>
  413678:	ldrh	w8, [x19]
  41367c:	mov	w0, wzr
  413680:	add	w8, w8, #0x3
  413684:	and	w8, w8, #0xfffc
  413688:	add	w8, w8, w20
  41368c:	strh	w8, [x19]
  413690:	ldp	x20, x19, [sp, #16]
  413694:	ldp	x29, x30, [sp], #32
  413698:	ret
  41369c:	adrp	x9, 428000 <ferror@plt+0x255b0>
  4136a0:	ldr	x9, [x9, #3984]
  4136a4:	mov	w8, w1
  4136a8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4136ac:	add	x1, x1, #0x446
  4136b0:	ldr	x0, [x9]
  4136b4:	mov	w2, w8
  4136b8:	bl	402a10 <fprintf@plt>
  4136bc:	mov	w0, #0xffffffff            	// #-1
  4136c0:	b	413690 <ferror@plt+0x10c40>
  4136c4:	sub	sp, sp, #0x20
  4136c8:	stp	x29, x30, [sp, #16]
  4136cc:	add	x29, sp, #0x10
  4136d0:	sturb	w3, [x29, #-4]
  4136d4:	sub	x3, x29, #0x4
  4136d8:	mov	w4, #0x1                   	// #1
  4136dc:	bl	413624 <ferror@plt+0x10bd4>
  4136e0:	ldp	x29, x30, [sp, #16]
  4136e4:	add	sp, sp, #0x20
  4136e8:	ret
  4136ec:	sub	sp, sp, #0x20
  4136f0:	stp	x29, x30, [sp, #16]
  4136f4:	add	x29, sp, #0x10
  4136f8:	sturh	w3, [x29, #-4]
  4136fc:	sub	x3, x29, #0x4
  413700:	mov	w4, #0x2                   	// #2
  413704:	bl	413624 <ferror@plt+0x10bd4>
  413708:	ldp	x29, x30, [sp, #16]
  41370c:	add	sp, sp, #0x20
  413710:	ret
  413714:	sub	sp, sp, #0x20
  413718:	str	x3, [sp, #8]
  41371c:	add	x3, sp, #0x8
  413720:	mov	w4, #0x8                   	// #8
  413724:	stp	x29, x30, [sp, #16]
  413728:	add	x29, sp, #0x10
  41372c:	bl	413624 <ferror@plt+0x10bd4>
  413730:	ldp	x29, x30, [sp, #16]
  413734:	add	sp, sp, #0x20
  413738:	ret
  41373c:	stp	x29, x30, [sp, #-32]!
  413740:	ldrh	w8, [x0]
  413744:	mov	x3, xzr
  413748:	mov	w4, wzr
  41374c:	str	x19, [sp, #16]
  413750:	add	w8, w8, #0x3
  413754:	and	x8, x8, #0x1fffc
  413758:	mov	x29, sp
  41375c:	add	x19, x0, x8
  413760:	bl	413624 <ferror@plt+0x10bd4>
  413764:	ldrh	w8, [x19, #2]
  413768:	mov	x0, x19
  41376c:	orr	w8, w8, #0x8000
  413770:	strh	w8, [x19, #2]
  413774:	ldr	x19, [sp, #16]
  413778:	ldp	x29, x30, [sp], #32
  41377c:	ret
  413780:	ldrh	w8, [x0]
  413784:	add	w8, w8, #0x3
  413788:	and	w8, w8, #0xfffc
  41378c:	add	w8, w0, w8
  413790:	sub	w8, w8, w1
  413794:	strh	w8, [x1]
  413798:	ldrh	w0, [x0]
  41379c:	ret
  4137a0:	stp	x29, x30, [sp, #-16]!
  4137a4:	mov	w4, wzr
  4137a8:	mov	x29, sp
  4137ac:	bl	4137bc <ferror@plt+0x10d6c>
  4137b0:	mov	w0, wzr
  4137b4:	ldp	x29, x30, [sp], #16
  4137b8:	ret
  4137bc:	stp	x29, x30, [sp, #-64]!
  4137c0:	add	w8, w1, #0x1
  4137c4:	stp	x22, x21, [sp, #32]
  4137c8:	stp	x20, x19, [sp, #48]
  4137cc:	mov	x20, x2
  4137d0:	mov	w21, w1
  4137d4:	sbfiz	x2, x8, #3, #32
  4137d8:	mov	w1, wzr
  4137dc:	str	x23, [sp, #16]
  4137e0:	mov	x29, sp
  4137e4:	mov	w23, w4
  4137e8:	mov	w19, w3
  4137ec:	mov	x22, x0
  4137f0:	bl	4025b0 <memset@plt>
  4137f4:	cmp	w19, #0x4
  4137f8:	b.lt	41384c <ferror@plt+0x10dfc>  // b.tstop
  4137fc:	mvn	w8, w23
  413800:	ldrh	w3, [x20]
  413804:	cmp	x3, #0x4
  413808:	b.cc	413854 <ferror@plt+0x10e04>  // b.lo, b.ul, b.last
  41380c:	cmp	w19, w3
  413810:	b.lt	413854 <ferror@plt+0x10e04>  // b.tstop
  413814:	ldrh	w9, [x20, #2]
  413818:	and	w9, w9, w8
  41381c:	cmp	w21, w9, uxth
  413820:	b.lt	413834 <ferror@plt+0x10de4>  // b.tstop
  413824:	and	x9, x9, #0xffff
  413828:	ldr	x10, [x22, x9, lsl #3]
  41382c:	cbnz	x10, 413834 <ferror@plt+0x10de4>
  413830:	str	x20, [x22, x9, lsl #3]
  413834:	add	w9, w3, #0x3
  413838:	and	x9, x9, #0x1fffc
  41383c:	sub	w19, w19, w9
  413840:	cmp	w19, #0x3
  413844:	add	x20, x20, x9
  413848:	b.gt	413800 <ferror@plt+0x10db0>
  41384c:	cbz	w19, 413870 <ferror@plt+0x10e20>
  413850:	ldrh	w3, [x20]
  413854:	adrp	x8, 428000 <ferror@plt+0x255b0>
  413858:	ldr	x8, [x8, #3984]
  41385c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413860:	add	x1, x1, #0x47b
  413864:	mov	w2, w19
  413868:	ldr	x0, [x8]
  41386c:	bl	402a10 <fprintf@plt>
  413870:	ldp	x20, x19, [sp, #48]
  413874:	ldp	x22, x21, [sp, #32]
  413878:	ldr	x23, [sp, #16]
  41387c:	mov	w0, wzr
  413880:	ldp	x29, x30, [sp], #64
  413884:	ret
  413888:	stp	x29, x30, [sp, #-16]!
  41388c:	cmp	w2, #0x4
  413890:	mov	x29, sp
  413894:	b.lt	4138d0 <ferror@plt+0x10e80>  // b.tstop
  413898:	ldrh	w3, [x1]
  41389c:	cmp	x3, #0x4
  4138a0:	b.cc	4138d8 <ferror@plt+0x10e88>  // b.lo, b.ul, b.last
  4138a4:	cmp	w2, w3
  4138a8:	b.lt	4138d8 <ferror@plt+0x10e88>  // b.tstop
  4138ac:	ldrh	w8, [x1, #2]
  4138b0:	cmp	w8, w0
  4138b4:	b.eq	4138f4 <ferror@plt+0x10ea4>  // b.none
  4138b8:	add	w8, w3, #0x3
  4138bc:	and	x8, x8, #0x1fffc
  4138c0:	sub	w2, w2, w8
  4138c4:	cmp	w2, #0x3
  4138c8:	add	x1, x1, x8
  4138cc:	b.gt	413898 <ferror@plt+0x10e48>
  4138d0:	cbz	w2, 4138f0 <ferror@plt+0x10ea0>
  4138d4:	ldrh	w3, [x1]
  4138d8:	adrp	x8, 428000 <ferror@plt+0x255b0>
  4138dc:	ldr	x8, [x8, #3984]
  4138e0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4138e4:	add	x1, x1, #0x47b
  4138e8:	ldr	x0, [x8]
  4138ec:	bl	402a10 <fprintf@plt>
  4138f0:	mov	x1, xzr
  4138f4:	mov	x0, x1
  4138f8:	ldp	x29, x30, [sp], #16
  4138fc:	ret
  413900:	stp	x29, x30, [sp, #-16]!
  413904:	ldrh	w8, [x2]
  413908:	mov	x29, sp
  41390c:	sub	x8, x8, #0x4
  413910:	cmp	x8, w3, sxtw
  413914:	b.cs	413920 <ferror@plt+0x10ed0>  // b.hs, b.nlast
  413918:	mov	w0, #0xffffffff            	// #-1
  41391c:	b	413964 <ferror@plt+0x10f14>
  413920:	add	w9, w3, #0x3
  413924:	and	x9, x9, #0xfffffffc
  413928:	add	x10, x9, #0x4
  41392c:	cmp	x8, x10
  413930:	b.cs	413948 <ferror@plt+0x10ef8>  // b.hs, b.nlast
  413934:	add	w8, w1, #0x1
  413938:	sbfiz	x2, x8, #3, #32
  41393c:	mov	w1, wzr
  413940:	bl	4025b0 <memset@plt>
  413944:	b	413960 <ferror@plt+0x10f10>
  413948:	add	x8, x2, x9
  41394c:	ldrh	w9, [x8, #4]
  413950:	add	x2, x8, #0x8
  413954:	mov	w4, wzr
  413958:	sub	w3, w9, #0x4
  41395c:	bl	4137bc <ferror@plt+0x10d6c>
  413960:	mov	w0, wzr
  413964:	ldp	x29, x30, [sp], #16
  413968:	ret
  41396c:	stp	x29, x30, [sp, #-64]!
  413970:	stp	x24, x23, [sp, #16]
  413974:	stp	x22, x21, [sp, #32]
  413978:	stp	x20, x19, [sp, #48]
  41397c:	ldr	x24, [x1, #16]
  413980:	mov	x19, x2
  413984:	mov	w2, #0x22                  	// #34
  413988:	mov	x29, sp
  41398c:	mov	x21, x1
  413990:	mov	w22, w0
  413994:	stp	xzr, xzr, [x24]
  413998:	bl	413a30 <ferror@plt+0x10fe0>
  41399c:	mov	w20, w0
  4139a0:	tbnz	w0, #31, 4139f0 <ferror@plt+0x10fa0>
  4139a4:	cmp	w20, #0x8, lsl #12
  4139a8:	mov	w8, #0x8000                	// #32768
  4139ac:	csel	w20, w20, w8, gt
  4139b0:	mov	x0, x20
  4139b4:	bl	402530 <malloc@plt>
  4139b8:	cbz	x0, 413a08 <ferror@plt+0x10fb8>
  4139bc:	mov	x23, x0
  4139c0:	stp	x0, x20, [x24]
  4139c4:	mov	w0, w22
  4139c8:	mov	x1, x21
  4139cc:	mov	w2, wzr
  4139d0:	bl	413a30 <ferror@plt+0x10fe0>
  4139d4:	mov	w20, w0
  4139d8:	tbnz	w0, #31, 4139e8 <ferror@plt+0x10f98>
  4139dc:	cbz	x19, 4139e8 <ferror@plt+0x10f98>
  4139e0:	str	x23, [x19]
  4139e4:	b	4139f0 <ferror@plt+0x10fa0>
  4139e8:	mov	x0, x23
  4139ec:	bl	4027a0 <free@plt>
  4139f0:	mov	w0, w20
  4139f4:	ldp	x20, x19, [sp, #48]
  4139f8:	ldp	x22, x21, [sp, #32]
  4139fc:	ldp	x24, x23, [sp, #16]
  413a00:	ldp	x29, x30, [sp], #64
  413a04:	ret
  413a08:	adrp	x8, 428000 <ferror@plt+0x255b0>
  413a0c:	ldr	x8, [x8, #3984]
  413a10:	adrp	x0, 418000 <ferror@plt+0x155b0>
  413a14:	add	x0, x0, #0x4c5
  413a18:	mov	w1, #0x20                  	// #32
  413a1c:	ldr	x3, [x8]
  413a20:	mov	w2, #0x1                   	// #1
  413a24:	bl	402810 <fwrite@plt>
  413a28:	mov	w20, #0xfffffff4            	// #-12
  413a2c:	b	4139f0 <ferror@plt+0x10fa0>
  413a30:	stp	x29, x30, [sp, #-48]!
  413a34:	stp	x22, x21, [sp, #16]
  413a38:	stp	x20, x19, [sp, #32]
  413a3c:	mov	x29, sp
  413a40:	mov	w20, w2
  413a44:	mov	x21, x1
  413a48:	mov	w22, w0
  413a4c:	bl	402340 <recvmsg@plt>
  413a50:	tbnz	w0, #31, 413a80 <ferror@plt+0x11030>
  413a54:	cbnz	w0, 413ae4 <ferror@plt+0x11094>
  413a58:	adrp	x8, 428000 <ferror@plt+0x255b0>
  413a5c:	ldr	x8, [x8, #3984]
  413a60:	adrp	x0, 418000 <ferror@plt+0x155b0>
  413a64:	add	x0, x0, #0x2d0
  413a68:	mov	w1, #0xf                   	// #15
  413a6c:	ldr	x3, [x8]
  413a70:	mov	w2, #0x1                   	// #1
  413a74:	bl	402810 <fwrite@plt>
  413a78:	mov	w0, #0xffffffc3            	// #-61
  413a7c:	b	413ae4 <ferror@plt+0x11094>
  413a80:	bl	4029c0 <__errno_location@plt>
  413a84:	mov	x19, x0
  413a88:	ldr	w0, [x19]
  413a8c:	cmp	w0, #0xb
  413a90:	b.eq	413a9c <ferror@plt+0x1104c>  // b.none
  413a94:	cmp	w0, #0x4
  413a98:	b.ne	413ab4 <ferror@plt+0x11064>  // b.any
  413a9c:	mov	w0, w22
  413aa0:	mov	x1, x21
  413aa4:	mov	w2, w20
  413aa8:	bl	402340 <recvmsg@plt>
  413aac:	tbnz	w0, #31, 413a88 <ferror@plt+0x11038>
  413ab0:	b	413a54 <ferror@plt+0x11004>
  413ab4:	adrp	x8, 428000 <ferror@plt+0x255b0>
  413ab8:	ldr	x8, [x8, #3984]
  413abc:	ldr	x20, [x8]
  413ac0:	bl	402660 <strerror@plt>
  413ac4:	ldr	w3, [x19]
  413ac8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  413acc:	mov	x2, x0
  413ad0:	add	x1, x1, #0x2b1
  413ad4:	mov	x0, x20
  413ad8:	bl	402a10 <fprintf@plt>
  413adc:	ldr	w8, [x19]
  413ae0:	neg	w0, w8
  413ae4:	ldp	x20, x19, [sp, #32]
  413ae8:	ldp	x22, x21, [sp, #16]
  413aec:	ldp	x29, x30, [sp], #48
  413af0:	ret
  413af4:	nop
  413af8:	stp	x29, x30, [sp, #-64]!
  413afc:	mov	x29, sp
  413b00:	stp	x19, x20, [sp, #16]
  413b04:	adrp	x20, 428000 <ferror@plt+0x255b0>
  413b08:	add	x20, x20, #0x9d0
  413b0c:	stp	x21, x22, [sp, #32]
  413b10:	adrp	x21, 428000 <ferror@plt+0x255b0>
  413b14:	add	x21, x21, #0x9c8
  413b18:	sub	x20, x20, x21
  413b1c:	mov	w22, w0
  413b20:	stp	x23, x24, [sp, #48]
  413b24:	mov	x23, x1
  413b28:	mov	x24, x2
  413b2c:	bl	4022f0 <memcpy@plt-0x40>
  413b30:	cmp	xzr, x20, asr #3
  413b34:	b.eq	413b60 <ferror@plt+0x11110>  // b.none
  413b38:	asr	x20, x20, #3
  413b3c:	mov	x19, #0x0                   	// #0
  413b40:	ldr	x3, [x21, x19, lsl #3]
  413b44:	mov	x2, x24
  413b48:	add	x19, x19, #0x1
  413b4c:	mov	x1, x23
  413b50:	mov	w0, w22
  413b54:	blr	x3
  413b58:	cmp	x20, x19
  413b5c:	b.ne	413b40 <ferror@plt+0x110f0>  // b.any
  413b60:	ldp	x19, x20, [sp, #16]
  413b64:	ldp	x21, x22, [sp, #32]
  413b68:	ldp	x23, x24, [sp, #48]
  413b6c:	ldp	x29, x30, [sp], #64
  413b70:	ret
  413b74:	nop
  413b78:	ret

Disassembly of section .fini:

0000000000413b7c <.fini>:
  413b7c:	stp	x29, x30, [sp, #-16]!
  413b80:	mov	x29, sp
  413b84:	ldp	x29, x30, [sp], #16
  413b88:	ret
