# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Addressable_Strips.srcs/sources_1/new/CLK_Divider.vhd" \
"../../../../Addressable_Strips.srcs/sim_1/new/CLK_Divider_TB.vhd" \

# Do not sort compile order
nosort
