Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 10 16:02:48 2023
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : iir_filter
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.853        0.000                      0                  795        0.157        0.000                      0                  795        4.500        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.853        0.000                      0                  795        0.157        0.000                      0                  795        4.500        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 genblk1[2].uut_real/mult_inst/c_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].uut_real/y_reg[1][1]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.657ns (44.340%)  route 3.335ns (55.660%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=408, unset)          0.973     0.973    genblk1[2].uut_real/mult_inst/clk
    DSP48_X1Y17          DSP48E1                                      r  genblk1[2].uut_real/mult_inst/c_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     1.407 f  genblk1[2].uut_real/mult_inst/c_reg/P[13]
                         net (fo=2, routed)           0.800     2.207    genblk1[2].uut_real/mult_inst/P[1]
    SLICE_X59Y39         LUT1 (Prop_lut1_I0_O)        0.124     2.331 r  genblk1[2].uut_real/mult_inst/round_val_carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.331    genblk1[2].uut_real/sat_inst/S[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.881 r  genblk1[2].uut_real/sat_inst/round_val_carry/CO[3]
                         net (fo=1, routed)           0.000     2.881    genblk1[2].uut_real/sat_inst/round_val_carry_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.995 r  genblk1[2].uut_real/sat_inst/round_val_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.995    genblk1[2].uut_real/sat_inst/round_val_carry__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.109 r  genblk1[2].uut_real/sat_inst/round_val_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.109    genblk1[2].uut_real/sat_inst/round_val_carry__1_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.223 r  genblk1[2].uut_real/sat_inst/round_val_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.223    genblk1[2].uut_real/sat_inst/round_val_carry__2_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.337 r  genblk1[2].uut_real/sat_inst/round_val_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.337    genblk1[2].uut_real/sat_inst/round_val_carry__3_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.451 r  genblk1[2].uut_real/sat_inst/round_val_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.451    genblk1[2].uut_real/sat_inst/round_val_carry__4_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.764 f  genblk1[2].uut_real/sat_inst/round_val_carry__5/O[3]
                         net (fo=2, routed)           0.931     4.695    genblk1[2].uut_real/sat_inst/sat_check[1]
    SLICE_X60Y46         LUT4 (Prop_lut4_I3_O)        0.335     5.030 f  genblk1[2].uut_real/sat_inst/y[1][2]_bret__0_i_6__1/O
                         net (fo=1, routed)           0.811     5.842    genblk1[2].uut_real/mult_inst/y_reg[1][1]_bret__0_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.331     6.173 r  genblk1[2].uut_real/mult_inst/y[1][2]_bret__0_i_1__1/O
                         net (fo=2, routed)           0.793     6.965    genblk1[2].uut_real/mult_inst_n_63
    SLICE_X64Y47         FDRE                                         r  genblk1[2].uut_real/y_reg[1][1]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=408, unset)          0.924    10.924    genblk1[2].uut_real/clk
    SLICE_X64Y47         FDRE                                         r  genblk1[2].uut_real/y_reg[1][1]_bret__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)       -0.071    10.818    genblk1[2].uut_real/y_reg[1][1]_bret__0
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  3.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 genblk1[2].uut_real/x_reg[1][-17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].uut_real/x_reg[2][-17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=408, unset)          0.410     0.410    genblk1[2].uut_real/clk
    SLICE_X63Y45         FDRE                                         r  genblk1[2].uut_real/x_reg[1][-17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  genblk1[2].uut_real/x_reg[1][-17]/Q
                         net (fo=2, routed)           0.113     0.664    genblk1[2].uut_real/x_reg[1][-_n_0_17]
    SLICE_X63Y45         FDRE                                         r  genblk1[2].uut_real/x_reg[2][-17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=408, unset)          0.432     0.432    genblk1[2].uut_real/clk
    SLICE_X63Y45         FDRE                                         r  genblk1[2].uut_real/x_reg[2][-17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.075     0.507    genblk1[2].uut_real/x_reg[2][-17]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y16   genblk1[0].uut_real/mult_inst/c_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y43  d_out_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X65Y43  d_out_reg[0]/C



