WARNING: Default location for XILINX_VIVADO_HLS not found: 
WARNING: [Common 17-306] Update version (2017.2.1_AR70173) does not match product version (2017.2.1).
WARNING: [Common 17-306] Update version (2017.2.1_AR70069) does not match product version (2017.2.1).
WARNING: [Common 17-306] Update version (2017.2.1_AR69663) does not match product version (2017.2.1).

****** Vivado v2017.2.1_AR70173_AR70069_AR69663_AR69485 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

# package require struct::list
# package require struct::set
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 1000000;"
# read_vhdl [glob *.\[vV\]\[hH\]\[dD\]]
# if {[llength [glob -nocomplain *.\[xX\]\[dD\]\[cC\]]] > 0} {
#     set CoreXDCFilesFH [open CoreXDCList.txt r]
#     set xdc_files_xci [split [read $CoreXDCFilesFH] "\n"]
#     close $CoreXDCFilesFH
#     set xdc_files_all [glob *.\[xX\]\[dD\]\[cC\]]
#     set xdc_files_source [::struct::set difference $xdc_files_all $xdc_files_xci]
#     set xdc_files [read_xdc $xdc_files_source]
#     foreach xdc_file $xdc_files_xci {
#         if {[file exists $xdc_file]} {
#             lappend xdc_files [read_xdc -ref [file rootname $xdc_file] $xdc_file]
#         }
#     }
#     set_property PROCESSING_ORDER {LATE} [get_files $xdc_files]
# }
# read_edif [glob *.\[eE\]\[dD\]\[fFnN\]]
# read_edif [glob *.\[eE\]\[dD\]\[iI\]\[fF\]]
# set_msg_config -id "Synth 8-3431" -suppress
# synth_design -keep_equivalent_registers -top "PumaK7Top" -part "xc7k410tffg900-2" -flatten_hierarchy "full"
Command: synth_design -keep_equivalent_registers -top PumaK7Top -part xc7k410tffg900-2 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -2278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 301.598 ; gain = 86.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (2#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (4#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (5#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14894]
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (6#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14894]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (7#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'OBUFTDS' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22503]
INFO: [Synth 8-256] done synthesizing module 'OBUFTDS' (10#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22503]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (243#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (244#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-638] synthesizing module 'DCM_BASE' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:2881]
INFO: [Synth 8-256] done synthesizing module 'DCM_BASE' (247#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:2881]
WARNING: [Synth 8-3917] design PumaK7Top has port aConfigAddrValid_n driven by constant 0
WARNING: [Synth 8-3917] design PumaK7Top has port ConfigWp_n driven by constant 1
WARNING: [Synth 8-3917] design PumaK7Top has port aPxiTrigOutEn_n driven by constant 0
WARNING: [Synth 8-3917] design PumaK7Top has port aTdcEn driven by constant 1
WARNING: [Synth 8-3917] design PumaK7Top has port DramCs_n[0] driven by constant 1
WARNING: [Synth 8-3331] design I2cIssueCycle has unconnected port rLvFpgaI2cAck
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[7]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[6]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[5]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[4]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[3]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[2]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[1]
WARNING: [Synth 8-3331] design Ni6583Core has unconnected port rLvFpgaI2cRdData[0]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rClkToSocket
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port TdcAssertClk
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port Clk100
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[15]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[14]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[13]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[12]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[11]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[10]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[9]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[8]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[7]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[6]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[5]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[4]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[3]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[2]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[1]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidth[0]
WARNING: [Synth 8-3331] design Ni6583Channel has unconnected port rTdcPulseWidthValid
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[28]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[27]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[26]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[25]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[24]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[23]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[22]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[21]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[20]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[19]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[18]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[17]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[16]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[15]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[14]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[13]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[12]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[11]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[10]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[9]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[8]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[7]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[6]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[5]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[4]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[3]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[2]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[1]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoAddr[0]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoCmd[2]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoCmd[1]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoCmd[0]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramAddrFifoWrEn
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[511]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[510]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[509]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[508]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[507]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[506]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[505]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[504]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[503]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[502]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[501]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[500]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[499]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[498]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[497]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[496]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[495]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[494]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[493]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[492]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[491]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[490]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[489]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[488]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[487]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[486]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[485]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[484]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[483]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[482]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[481]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[480]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[479]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[478]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[477]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[476]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[475]
WARNING: [Synth 8-3331] design NiLvFpgaClipContainer has unconnected port dDramWrFifoDataIn[474]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 530.715 ; gain = 315.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 530.715 ; gain = 315.613
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-346] The CLKOUT4_PHASE for PLLE2_ADV (PLLE2_ADVx) is being adjusted from 42.0 to 41.3. The CLKOUT4_PHASE value needs to be in increments of 1/56 the FVCO and/or increments depending on CLKOUT_DIVIDE. Refer to the Clocking Resources User Guide of the device family for details.
WARNING: [Netlist 29-365] DCM_ADV instance 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/GenDirSMClk' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/GenDirSMClk' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:44]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:45]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:76]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/TxBlk.TxClkOddr'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:718]
WARNING: [Vivado 12-508] No pins matched '/C'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:723]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:748]
WARNING: [Vivado 12-646] clock 'TxCpldSerClk' not found. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:748]
WARNING: [Vivado 12-646] clock 'TxCpldSerClk' not found. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:752]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/SpiBusIntfx/SpiDeviceIntfx/fLclSpiControl_reg[Cs_n]*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:771]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fShiftReg_reg[7]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:773]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fSClkOut_reg'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:775]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fSclOut_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:783]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fSdaOut_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:784]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fSmallCnt_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:786]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PumaFamMgrx/I2CMasterx/BlkCore.fReadBit_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:787]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fSclOut_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:789]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fSdaOut_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:790]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fSmallCnt_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:792]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/I2cBusIntfx/I2cBlk.I2CMasterx/BlkCore.fReadBit_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:793]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:816]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:819]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkIn.iPushTogglex/DFlopx/*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:822]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.oPushToggle0_msx/DFlopx/*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:825]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkOut.oPushToggleToReadyx/DFlopx/*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:828]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/K7RegXingx/*/BlkRdy.iRdyPushToggle_msx/DFlopx/*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:831]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkIn.iLclStoredData*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:866]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkOut.ODataFlop/GenFlops*DFlopx/FDCPEx*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:867]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:870]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/TdcPulse/HBx/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:871]
WARNING: [Vivado 12-180] No cells matched 'G2X?ChinchWithDmaPortBim128x/Gen2X?_Kintex7XilinxCoreDmaPortInternalx/GenericConfigPortx/RegisterInterface.cGpioInput_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:879]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/RxBlk.rRxFrame_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:900]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/BusRegBlk.bRxFrame_ms_reg'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:901]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/RxBlk.rRxData_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:904]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/BusRegBlk.bRxData_reg*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:905]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/BusRegBlk.bRxClr_reg'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:908]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/CpldRegIntfx/RxBlk.rRxClr_ms_reg'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:909]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx/DiagramResetFSM.rDiagramResetAssertionErrLoc*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:922]
WARNING: [Vivado 12-180] No cells matched '*ViControlx/DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:923]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PowerAndThermalMonitorx/bThermalPowerInterrupt_reg'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:928]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/PowerAndThermalMonitorx/dThermalPowerInterrupt_ms_reg'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:929]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanin -flat [get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]] DIRECTION==OUT] -filter IS_SEQUENTIAL==TRUE'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:935]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/tExpPulseCnt*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:939]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/TdcRegIntfx/bExpPulseCnt_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:940]
WARNING: [Vivado 12-180] No cells matched 'PXIeK7FixedLogicx/DprRegIntfx/ICAPE2x'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:948]
WARNING: [Vivado 12-507] No nets matched 'PumaK7Window/*DiagramResetx*aDiagramResetLoc*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1043]
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/BusClkShifter.busClkToResViSignatureHostRead_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/BusClkShifter.busClkToResViSignatureHostRead_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostRead_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostRead_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[21]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[5]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[10]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[12]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[9]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[25]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[16]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[30]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[18]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[31]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[4]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[26]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[32]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[28]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[17]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[27]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[19]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[14]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[13]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[24]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[29]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[33]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[22]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[20]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[6]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[23]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[11]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[15]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[8]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[7]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResRound_ind_0HostWrite_reg/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostRead_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostRead_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[10]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[9]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[17]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[16]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[12]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[7]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[13]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[6]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[11]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[15]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[14]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[4]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[8]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBH_dash_d_ctl_1HostWrite_reg/D[5]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[15]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostRead_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[14]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostRead_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[16]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[17]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[11]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[8]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostRead_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[6]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[4]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[10]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[12]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[7]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[5]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[13]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCH_dash_d_ctl_2HostWrite_reg/D[9]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostRead_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[10]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[14]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[5]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[17]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[16]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[15]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[7]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[6]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[13]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[11]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[9]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[8]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[12]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[4]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResBV_dash_d_ctl_3HostWrite_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCV_dash_d_ctl_4HostRead_reg/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'PumaK7Window/theVI/n_bushold/PllClk200Shifter.pllClk200ToResCV_dash_d_ctl_4HostRead_reg/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/rEnableClocks*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1092]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/SeBufG/SafeBUFGCTRLx*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1093]
WARNING: [Vivado 12-180] No cells matched 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/LvdsBufG/SafeBUFGCTRLx*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1094]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[44]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[45]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[48]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[49]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[51]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[54]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[56]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[19]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[21]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[22]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[23]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[59]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[60]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[62]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[63]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[65]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1224]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkIn.iPushTogglex*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1225]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkIn.i*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1226]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.o*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1227]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1228]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/Blk*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1229]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/Blk*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1230]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1231]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1232]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1233]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/*oPushToggle1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1234]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1235]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/*iRdyPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1236]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncIReset*c1*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1237]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncIReset*c1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1238]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncOReset*c1*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1239]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncOReset*c1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1240]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncIReset*c2*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1241]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncIReset*c2*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1242]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncOReset*c2*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1243]
WARNING: [Vivado 12-180] No cells matched '*PllClk200ToInterface/BlkOut.SyncOReset*c2*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1244]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1245]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkIn.iPushTogglex*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1246]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkIn.i*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1247]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.o*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1248]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1249]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/Blk*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1250]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/Blk*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1251]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1252]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1253]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1254]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/*oPushToggle1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1255]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1256]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/*iRdyPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1257]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncIReset*c1*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1258]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncIReset*c1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1259]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncOReset*c1*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1260]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncOReset*c1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1261]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncIReset*c2*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1262]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncIReset*c2*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1263]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncOReset*c2*_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1264]
WARNING: [Vivado 12-180] No cells matched '*PllClk200FromInterface/BlkOut.SyncOReset*c2*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1265]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1266]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*oHoldSigIn_msx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1267]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1268]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1269]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutCEx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1270]
WARNING: [Vivado 12-180] No cells matched '*DoubleSyncSLVFromClk40ToPllClk200*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1271]
WARNING: [Vivado 12-180] No cells matched '*DoubleSyncSLVFromClk40ToPllClk200*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1272]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*iLclStoredData*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1273]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*ODataFlop**FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1274]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*iPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1275]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1276]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*oPushToggleToReady*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1277]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1278]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*oPushToggle1*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1279]
WARNING: [Vivado 12-180] No cells matched '*iReset_ms*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1280]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*iReset*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1281]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*iRdyPushToggle*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1282]
WARNING: [Vivado 12-180] No cells matched '*TimeLoopCoreFromClk40ToPllClk200/*PulseSyncBoolx/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1283]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1283]
WARNING: [Vivado 12-507] No nets matched '*DiagramResetx*aDiagramResetLoc*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1865]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1946]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1961]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1963]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1964]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2021]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2033]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2035]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2035]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2040]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2040]
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux' not found. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2045]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux' not found. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2045]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_125mhz_mux'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2045]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_250mhz_mux'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2045]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2052]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST*'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2053]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/sUserResetQ_reg*/Q'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2058]
WARNING: [Vivado 12-627] No clocks matched 'userclk2'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2079]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2079]
Finished Parsing XDC File [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PumaK7Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PumaK7Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PumaK7Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DCM_BASE => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  FDCE_1 => FDCE (inverted pins: C): 32 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 3 instances
  OBUFDS => OBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (OBUFTDS, OBUFTDS, INV): 8 instances

WARNING: [Constraints 18-929] The number of objects selected for the constraint defined at line 1053 of constraint file 'C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc' exceeds the default limit of 10000, this constraint will be excluded from synthesis.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1007.645 ; gain = 0.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1007.645 ; gain = 792.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1007.645 ; gain = 792.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[0].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[0].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[10].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[10].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[11].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[11].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[12].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[12].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[13].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[13].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[14].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[14].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[15].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[15].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[16].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[16].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[17].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[17].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[18].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[18].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[19].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[19].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[1].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[1].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[20].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[20].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[21].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[21].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[22].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[22].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[23].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[23].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[24].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[24].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[25].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[25].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[26].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[26].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[27].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[27].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[28].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[28].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[29].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[29].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[2].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[2].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[30].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[30].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[31].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[31].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[3].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[3].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[4].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[4].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[5].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[5].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[6].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[6].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[7].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[7].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[8].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[8].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[9].SeDataDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSeDataDirCtrl[9].SeDataDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSePfiDirCtrl[0].SePfiDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSePfiDirCtrl[0].SePfiDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSePfiDirCtrl[1].SePfiDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSePfiDirCtrl[1].SePfiDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSePfiDirCtrl[2].SePfiDirCtrl /rgOutputEnD1_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/\GenSePfiDirCtrl[2].SePfiDirCtrl /rgOutputEn_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/rClkGateLv_ms_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
Applied set_property ASYNC_REG = true for PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/rClkGateLv_reg. (constraint file  C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc, line 1089).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1007.645 ; gain = 792.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rBaseClocksValidLcl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'bDmaInputState_reg' in module 'DmaPortCommIfcInputController'
INFO: [Synth 8-5544] ROM "bDisabled" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRsrvReadSpacesNx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaInputStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaInputStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearEnableIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearFlushingIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'EnableOut.iEoState_reg' in module 'TimedLoopDomainCrosser'
INFO: [Synth 8-5545] ROM "vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing'
INFO: [Synth 8-802] inferred FSM for state register 'EnableInBlk.rEnableInState_reg' in module 'ViControl'
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rEnableDeassertionErrNx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rTimerSet" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rTimerSetCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'DiagramResetFSM.rDiagramResetState_reg' in module 'DiagramReset'
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rDiagramResetAssertionErrNx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'I2cIssueCycle'
INFO: [Synth 8-5544] ROM "rReady" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2cVoltageSelect'
INFO: [Synth 8-5544] ROM "rLvFpgaReqI2cBus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rSetVoltageDone" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'VoltageSelectTop'
INFO: [Synth 8-5546] ROM "rVoltageFamilyDAC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rSetVoltageDone" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                             0000 |                             0011
                    idle |                             0001 |                             0100
          waitforarbiter |                             0010 |                             0110
          disablerequest |                             0011 |                             0000
         senddonerequest |                             0100 |                             0001
             waitfordata |                             0101 |                             0010
               fifoclear |                             0110 |                             0101
             packetsetup |                             0111 |                             0111
       sendpacketrequest |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaInputState_reg' using encoding 'sequential' in module 'DmaPortCommIfcInputController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
waitingforloopenableoutassertion |                               00 |                               00
pushenableouttooutsidedomain |                               01 |                               01
waitingforloopenableoutdeassertion |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableOut.iEoState_reg' using encoding 'sequential' in module 'TimedLoopDomainCrosser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
      enableindeasserted |                               01 |                              001
 waituntilcomponentsinit |                               10 |                              011
        enableinasserted |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableInBlk.rEnableInState_reg' using encoding 'sequential' in module 'ViControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
waitforexternalcircuittoinit |                             0001 |                             0001
waitforbaseclkstobecomevalid |                             0010 |                             0010
waitforgatedbaseclkstobecomevalid |                             0011 |                             0100
waitfordervclkstobecomevalid |                             0100 |                             0101
waitforresetassertionduration |                             0101 |                             0110
waitfordiagrstdeasrtpropdly |                             0110 |                             0111
waitforhosttoassertdiagrst |                             0111 |                             1000
waituntilderivedfromexternalshutdown |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DiagramResetFSM.rDiagramResetState_reg' using encoding 'sequential' in module 'DiagramReset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                runcycle |                              001 |                              001
               checkbusy |                              010 |                              010
               stopcycle |                              011 |                              011
               checkstop |                              100 |                              100
             acknowledge |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'I2cIssueCycle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                checkack |                             0001 |                             0001
            deviceselect |                             0010 |                             0010
       deviceselectstart |                             0011 |                             0011
             commandbyte |                             0100 |                             0100
        commandbytestart |                             0101 |                             0101
                  lsdata |                             0110 |                             0110
             lsdatastart |                             0111 |                             0111
                  msdata |                             1000 |                             1000
             msdatastart |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2cVoltageSelect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          waitfordacdone |                              001 |                              011
          determinesteps |                              010 |                              001
          setnextdacstep |                              011 |                              100
      deassertsetvoltage |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'VoltageSelectTop'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 1007.645 ; gain = 792.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StartEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DiagramResetx/rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PXIeK7TimingEnginex/rLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PXIeK7TimingEnginex/rBaseClocksValidLcl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design PumaK7Top has port aConfigAddrValid_n driven by constant 0
WARNING: [Synth 8-3917] design PumaK7Top has port ConfigWp_n driven by constant 1
WARNING: [Synth 8-3917] design PumaK7Top has port aPxiTrigOutEn_n driven by constant 0
WARNING: [Synth 8-3917] design PumaK7Top has port aTdcEn driven by constant 1
WARNING: [Synth 8-3917] design PumaK7Top has port DramCs_n[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\DiagramResetx/DiagramResetFSM.rDiagramResetAssertionErrLoc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /n_Interface/\DmaBlk.DmaPortCommIfcFifosx /\DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/DmaPortInStrmFifox/DmaPortInStrmFifoFlagsx/iFlushDly_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /n_Interface/\DmaBlk.DmaPortCommIfcFifosx /\DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/vEnableInDelay_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /n_Interface/\DmaBlk.DmaPortCommIfcFifosx /\DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopEnableChain/vEnableInDelay_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /n_Interface/\DmaBlk.DmaPortCommIfcFifosx /\DmaBlk.DmaComponents[0].DmaInput.DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StartEnableChain/vEnableInDelay_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\ViControlx/DerivedClkLockBlk.rDerivedClkLostLock_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\ViControlx/GatedClkStartupErrBlk.rGatedClkStartupErr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\ViControlx/EnableDeassertionErrBlk.rEnableDeassertionErr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex /DmaPortCommIfcInputArbiterx/\LocalInArbiter.MultInStrms.InStrmsEmergencyArbiter/sPrePriority_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex /DmaPortCommIfcInputArbiterx/\LocalInArbiter.MultInStrms.InStrmsNormalArbiter/sPrePriority_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PumaK7Window/theVI /\n_Timed_Loop_657/TimeLoopCoreFromClk40ToPllClk200/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkIn.iLclStoredData_reg[217] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsEmergencyArbiter/sPrePriority_reg[2]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsEmergencyArbiter/sPrePriority_reg[1]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsEmergencyArbiter/sTherm_reg[2]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsEmergencyArbiter/sTherm_reg[1]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsNormalArbiter/sPrePriority_reg[2]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsNormalArbiter/sPrePriority_reg[1]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsNormalArbiter/sTherm_reg[2]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (LocalInArbiter.MultInStrms.InStrmsNormalArbiter/sTherm_reg[1]) is unused and will be removed from module DmaPortCommIfcInputArbiter.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][127]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][126]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][125]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][124]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][123]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][122]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][121]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][120]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][119]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][118]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][117]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][116]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][115]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][114]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][113]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][112]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][111]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][110]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][109]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][108]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][107]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][106]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][105]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][104]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][103]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][102]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][101]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][100]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][99]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][98]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][97]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][96]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][95]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][94]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][93]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][92]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][91]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][90]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][89]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][88]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][87]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][86]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][85]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][84]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][83]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][82]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][81]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][80]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][79]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][78]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][77]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][76]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][75]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][74]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][73]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][72]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][71]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][70]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][69]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][68]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][67]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][66]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][65]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][64]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][63]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][62]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][61]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][60]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][59]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][58]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][57]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][56]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][55]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][54]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][53]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][52]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][51]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][50]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][49]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][48]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][47]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][46]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][45]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][44]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][43]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][42]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][41]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][40]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][39]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][38]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][37]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (bSelectedInputDataToDmaArray_reg[1][Data][36]) is unused and will be removed from module DmaPortCommIfcInputDataControl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 1007.645 ; gain = 792.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 1007.645 ; gain = 792.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:01 ; elapsed = 00:03:04 . Memory (MB): peak = 1293.266 ; gain = 1078.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:05 ; elapsed = 00:03:08 . Memory (MB): peak = 1293.266 ; gain = 1078.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_aSeInput1_din/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_aSeInput2_din/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_aSeInput3_din/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \PumaK7Window/theVI/IO_Module_aSeInput4_din/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 14 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:03:09 . Memory (MB): peak = 1293.266 ; gain = 1078.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:03:09 . Memory (MB): peak = 1293.266 ; gain = 1078.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:07 ; elapsed = 00:03:10 . Memory (MB): peak = 1293.266 ; gain = 1078.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |G2X8ChinchWithDmaPortBim128 |         1|
|2     |PXIeK7FixedLogic            |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |G2X8ChinchWithDmaPortBim128_bbox |     1|
|2     |PXIeK7FixedLogic_bbox            |     1|
|3     |BUFG                             |    10|
|4     |BUFGCTRL                         |     2|
|5     |BUFIO                            |     1|
|6     |CARRY4                           |   180|
|7     |DCM_BASE                         |     1|
|8     |LUT1                             |   447|
|9     |LUT2                             |   785|
|10    |LUT3                             |   552|
|11    |LUT4                             |   285|
|12    |LUT5                             |   250|
|13    |LUT6                             |  1111|
|14    |MUXF7                            |    49|
|15    |ODDR                             |     2|
|16    |PLLE2_ADV                        |     1|
|17    |RAMB36E1                         |     2|
|18    |SRL16E                           |     4|
|19    |SRLC32E                          |     1|
|20    |FDCE                             |  3715|
|21    |FDCE_1                           |    16|
|22    |FDPE                             |    58|
|23    |FDRE                             |   244|
|24    |FDSE                             |     7|
|25    |IBUF                             |    42|
|26    |IBUFDS                           |     3|
|27    |IBUFG                            |     1|
|28    |IBUFGDS                          |     3|
|29    |IOBUF                            |    20|
|30    |OBUF                             |    46|
|31    |OBUFDS                           |     2|
|32    |OBUFT                            |   122|
|33    |OBUFTDS                          |     8|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:07 ; elapsed = 00:03:10 . Memory (MB): peak = 1293.266 ; gain = 1078.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36719 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:02:44 . Memory (MB): peak = 1293.266 ; gain = 601.234
Synthesis Optimization Complete : Time (s): cpu = 00:03:07 ; elapsed = 00:03:10 . Memory (MB): peak = 1293.266 ; gain = 1078.164
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [./G2X8ChinchWithDmaPortBim128.edf]
Finished Parsing EDIF File [./G2X8ChinchWithDmaPortBim128.edf]
Parsing EDIF File [./PxieK7FixedLogic.edif]
Finished Parsing EDIF File [./PxieK7FixedLogic.edif]
INFO: [Netlist 29-17] Analyzing 5443 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-346] The CLKOUT4_PHASE for PLLE2_ADV (PXIeK7TimingEnginex/PLLE2_ADVx) is being adjusted from 42.0 to 41.3. The CLKOUT4_PHASE value needs to be in increments of 1/56 the FVCO and/or increments depending on CLKOUT_DIVIDE. Refer to the Clocking Resources User Guide of the device family for details.
WARNING: [Netlist 29-365] DCM_ADV instance 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/GenDirSMClk' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/GenDirSMClk' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, G2X8ChinchWithDmaPortBim128x/RefClk100n_IBUF_inst, from the path connected to top-level port: RefClk100n 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, G2X8ChinchWithDmaPortBim128x/RefClk100p_IBUF_inst, from the path connected to top-level port: RefClk100p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'G2X8ChinchWithDmaPortBim128x/RefClk100n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/G2X8ChinchWithDmaPortBim128.edf:2512686]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'G2X8ChinchWithDmaPortBim128x/RefClk100p' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/G2X8ChinchWithDmaPortBim128.edf:2512679]
Parsing XDC File [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:44]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:45]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:76]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:78]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells aTdcDeassert_reg -filter {IS_SEQUENTIAL == TRUE}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:626]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells aTdcAssert_reg -filter {IS_SEQUENTIAL == TRUE}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:628]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:762]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:762]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2123.852 ; gain = 634.410
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells PXIeK7TriggerManagerx/bPxiTrigOutputEn* -filter {IS_SEQUENTIAL == true}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:803]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells PXIeK7TriggerManagerx/bPxiTrigDir* -filter {IS_SEQUENTIAL == true}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:805]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *DiagramResetx/DiagramResetFSM.rDiagramResetAssertionErrLoc* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:924]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:934]
WARNING: [Vivado 12-829] No fanin objects found for 'all_fanin -flat [get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:935]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells -of [filter [all_fanin -flat [get_pins -of_objects [get_cells PXIeK7TriggerManagerx/bPxiTrigWtEn_ms* -filter {IS_SEQUENTIAL == TRUE}] -filter {REF_PIN_NAME == D}]] DIRECTION==OUT] -filter IS_SEQUENTIAL==TRUE]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:936]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[44]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[45]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[48]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[49]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[51]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[54]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[56]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[19]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[21]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio_n[22]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[23]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[59]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[60]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[62]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[63]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
WARNING: [Vivado 12-508] No pins matched 'aUserGpio[65]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1628]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1629]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1630]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1631]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1632]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1633]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1635]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1636]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1637]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1638]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1639]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1640]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1642]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_cells *DoubleSyncSLVFromClk40ToPllClk200*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1644]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLV_Ackx/*iLclStoredData* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1645]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 14.248500 which will be rounded to 14.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1646]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1647]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1648]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1649]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1650]
WARNING: [Vivado 12-2489] -delay contains time 14.248500 which will be rounded to 14.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1651]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *TimeLoopCoreFromClk40ToPllClk200/*PulseSyncBoolx/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1652]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1653]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *TimeLoopCoreFromClk40ToPllClk200/*HandshakeSLVx/*iLclStoredData* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1654]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1655]
WARNING: [Vivado 12-2489] -delay contains time 14.248500 which will be rounded to 14.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1656]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1657]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1658]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1659]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1661]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1663]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1664]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1665]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1666]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1667]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1668]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1670]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1671]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1672]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1673]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1674]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1675]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1677]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1678]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1679]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1680]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1681]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1682]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1684]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1685]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1686]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1687]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1688]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1689]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1691]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1692]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1693]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1694]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1695]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1696]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1698]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1699]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1700]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1701]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1702]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1703]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1705]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1706]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1707]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1708]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1709]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1710]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1712]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1713]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1714]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1715]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1716]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1717]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1719]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1720]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1721]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1722]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1723]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1724]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1726]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1727]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1728]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1729]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1730]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1731]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iLclStoredData*} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1732]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iPushToggle*} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1733]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushToggleToReady*} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1734]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushToggle0_ms*} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1735]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iReset*} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1736]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iRdyPushToggle_ms*} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1737]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1739]
WARNING: [Vivado 12-2489] -delay contains time 11.248800 which will be rounded to 11.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1740]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1741]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1742]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1743]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1745]
WARNING: [Vivado 12-2489] -delay contains time 2.374750 which will be rounded to 2.375 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1747]
WARNING: [Vivado 12-2489] -delay contains time 1.749600 which will be rounded to 1.750 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1749]
WARNING: [Vivado 12-2489] -delay contains time 1.874800 which will be rounded to 1.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1751]
WARNING: [Vivado 12-2489] -delay contains time 14.248500 which will be rounded to 14.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1754]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[*]*.DmaInput.DmaPortCommIfcInputFifoInterfacex/DmaPortCommIfcComponentEnableChainx/Input.FifoClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/*oLocalSigOutx/*FDCPEx} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1755]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 11.248800 which will be rounded to 11.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1756]
WARNING: [Vivado 12-2489] -delay contains time 11.248800 which will be rounded to 11.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1757]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells {*DmaPortCommIfcFifosx/DmaBlk.DmaComponents[*]*.DmaInput.DmaPortCommIfcInputFifoInterfacex/DmaPortCommIfcComponentEnableChainx/Input.FifoClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/*oLocalSigOutx/*FDCPEx} -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1758]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 14.248500 which will be rounded to 14.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1759]
WARNING: [Vivado 12-2489] -delay contains time 14.248500 which will be rounded to 14.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1760]
WARNING: [Vivado 12-2489] -delay contains time 11.248800 which will be rounded to 11.249 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1761]
INFO: [Common 17-14] Message 'Vivado 12-2489' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1761]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*rDerivedClkLostLock* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1775]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*rGatedClkStartupErr* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1776]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*rEnableDeassertionErr* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1777]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *DiagramResetx*rDiagramResetAssertionErr* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1778]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1876]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1877]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1878]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1879]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1880]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1881]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1882]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1883]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1884]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1885]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1886]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1888]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1889]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1890]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1891]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1895]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1896]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1897]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1898]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1900]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1901]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1902]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1903]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1904]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1905]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1906]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1907]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1908]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1909]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1910]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1912]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1913]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1914]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1915]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1916]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1917]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1918]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1919]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1921]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1922]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1923]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1925]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1926]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1927]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1929]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1930]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1931]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1932]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1933]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1934]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1935]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1936]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1938]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1939]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1942]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1946]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1961]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1961]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1963]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1963]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1964]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1964]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1966]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1967]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells -hier *rstdiv0_sync_r1_reg*]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1967]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1971]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells GenMig.K7FlexRIODramx/u_K7FlexRIODram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg*]'. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1978]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2040]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:2261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2983 instances were transformed.
  DCM_BASE => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  FDCE_1 => FDCE (inverted pins: C): 16 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  OBUFDS => OBUFDS: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2932 instances

203 Infos, 587 Warnings, 94 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:36 ; elapsed = 00:04:42 . Memory (MB): peak = 2193.055 ; gain = 1982.996
# report_utilization -file "PumaK7Top_xst.xrpt" -format xml
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.055 ; gain = 0.000
# report_timing_summary -setup -max_paths 100 -slack_lesser_than 0 -file "PumaK7Top_xst.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 2193.055 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/synth_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2193.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/wCkJl0g_a0NUavI/workerCheckpoints/synth_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2193.055 ; gain = 0.000
# package require struct::list
# package require struct::set
# opt_design -directive "Explore"
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -2278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2193.055 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1158769e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2193.055 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1753 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
Phase 2 Constant propagation | Checksum: 19b4580e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2193.055 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1051 cells and removed 1878 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12f3f6d5f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2193.055 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12234 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12f3f6d5f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2193.055 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12f3f6d5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2193.055 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 2193.055 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12f3f6d5f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2193.055 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2x
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[4].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[4].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[27]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[32]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[41]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[9]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[44]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[22]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[31]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[33]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[14]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[42]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[36]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[26]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[10]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[40]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[34]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[18]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[23]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[38]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[37]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[48]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[8]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[47]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[30]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[24]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[49]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[20]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[21]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[19]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[17]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[7]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[35]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[13]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[43]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[28]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[45]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[12]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[39]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[46]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[25]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[16]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[11]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[6]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[5]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[4]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[29]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[15]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/Mem/Kintex7Gen.TheK7Mem/use2select.for2select[65].mem2selectA/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[16].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[15].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[14].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[13].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[12].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[11].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[10].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 173 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 346
Ending PowerOpt Patch Enables Task | Checksum: 17b484f3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 2654.105 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17b484f3c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2654.105 ; gain = 461.051
22 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:18 . Memory (MB): peak = 2654.105 ; gain = 461.051
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter { DIRECTION == "IN" && NAME =~ "*DI*" && IS_CONNECTED == "FALSE" } -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CARRY.OTHERS.CARRY4 }]'.
# connect_net -quiet -hier -net [get_nets <const0>] -objects [get_pins -filter { DIRECTION == "IN" && NAME =~ "*DI*" && IS_CONNECTED == "FALSE" } -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CARRY.OTHERS.CARRY4 }]]
# write_checkpoint -force "workerCheckpoints/opt_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2654.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/wCkJl0g_a0NUavI/workerCheckpoints/opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2654.105 ; gain = 0.000
# package require struct::list
# package require struct::set
# set_param general.maxThreads "2"
# if { [catch {place_design -directive "Explore"} error_message options] } {
#     report_utilization -file "PumaK7Top_map.xrpt" -format xml
#     return -options $options $error_message
# }
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -2278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net RxSerClk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): RxSerClk_IBUF_inst/O
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[1]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[2]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[3]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[4]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sLocalEmpty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadDly_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadL_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqWritePayloadLoc_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[9]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[10]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[11]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[12]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[1]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[2]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[3]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[4]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[6]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[7]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkToFetch_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[8]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[9]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[10]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[11]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[12]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[8]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 2654.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1099b5335

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 2654.105 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[4].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[4].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[3].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[2].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[1].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[4].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[3].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[2].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[1].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/TtccBlock.TtccIf.TtccMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[0].byteGen[0].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[7].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[6].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/NrLarBlock.NrLarIf.NrLarMem/Kintex7Gen.MemKintex7SpBex/use2select.for2select[7].byteGen[5].mem2select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[27]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[32]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[41]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[9]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[44]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[22]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[31]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[33]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[14]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[42]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[36]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[26]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[10]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[40]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[34]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[18]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[23]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[38]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[37]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[48]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[8]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[47]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[30]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[24]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[49]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[20]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[21]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[19]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[17]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[7]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[35]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[13]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[43]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[28]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[45]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[12]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[39]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[46]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[25]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[16]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[11]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[6]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[5]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[4]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[29]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/D[15]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[1]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[3]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[0]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/D[2]' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/ReorderFifo/Mem/Kintex7Gen.TheK7Mem/use2select.for2select[65].mem2selectA/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[16].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[15].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[14].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[13].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[12].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[11].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/XilinxPciExpressGen2CoreAxi4StBIM_128bitx/XilinxPciExpressGen2CoreAxi4StReceiver128bitX/HeaderFifo/Mem/Kintex7Gen.TheK7Mem/use1select.for1select[10].mem1select/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram/D' is not a valid endpoint. [C:/NIFPGA/jobs/wCkJl0g_a0NUavI/PumaK7Top.xdc:1053]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 2654.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e966b594

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2654.105 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13869d2f5

Time (s): cpu = 00:01:54 ; elapsed = 00:01:22 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13869d2f5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2664.059 ; gain = 9.953
Phase 1 Placer Initialization | Checksum: 13869d2f5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e945bf7a

Time (s): cpu = 00:05:38 ; elapsed = 00:03:40 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e945bf7a

Time (s): cpu = 00:05:39 ; elapsed = 00:03:42 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f48279e5

Time (s): cpu = 00:06:19 ; elapsed = 00:04:06 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13cfdc396

Time (s): cpu = 00:06:21 ; elapsed = 00:04:08 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9c79c679

Time (s): cpu = 00:06:22 ; elapsed = 00:04:08 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13de3b877

Time (s): cpu = 00:06:36 ; elapsed = 00:04:17 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14eb8192a

Time (s): cpu = 00:06:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 763cecd1

Time (s): cpu = 00:07:50 ; elapsed = 00:05:28 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 4e4de2a5

Time (s): cpu = 00:07:56 ; elapsed = 00:05:34 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: de839a85

Time (s): cpu = 00:07:58 ; elapsed = 00:05:36 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 9b4ea7d8

Time (s): cpu = 00:08:30 ; elapsed = 00:05:56 . Memory (MB): peak = 2664.059 ; gain = 9.953
Phase 3 Detail Placement | Checksum: 9b4ea7d8

Time (s): cpu = 00:08:31 ; elapsed = 00:05:57 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17708ffc7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/O2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/O31, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17708ffc7

Time (s): cpu = 00:09:28 ; elapsed = 00:06:37 . Memory (MB): peak = 2664.059 ; gain = 9.953
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.065. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1825525a3

Time (s): cpu = 00:11:29 ; elapsed = 00:08:20 . Memory (MB): peak = 2664.059 ; gain = 9.953
Phase 4.1 Post Commit Optimization | Checksum: 1825525a3

Time (s): cpu = 00:11:30 ; elapsed = 00:08:21 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1825525a3

Time (s): cpu = 00:11:32 ; elapsed = 00:08:23 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1825525a3

Time (s): cpu = 00:11:33 ; elapsed = 00:08:24 . Memory (MB): peak = 2664.059 ; gain = 9.953

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11c1d1b67

Time (s): cpu = 00:11:34 ; elapsed = 00:08:24 . Memory (MB): peak = 2664.059 ; gain = 9.953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11c1d1b67

Time (s): cpu = 00:11:34 ; elapsed = 00:08:25 . Memory (MB): peak = 2664.059 ; gain = 9.953
Ending Placer Task | Checksum: 463f9791

Time (s): cpu = 00:11:34 ; elapsed = 00:08:25 . Memory (MB): peak = 2664.059 ; gain = 9.953
21 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:53 ; elapsed = 00:08:39 . Memory (MB): peak = 2664.059 ; gain = 9.953
# report_timing -sort_by group -setup -hold -file "PumaK7Top_preroute.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
report_timing: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2664.059 ; gain = 0.000
# set report_name "PumaK7Top_preroute.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
#                 # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
#                 # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
#         # Couldn't find clock
#     }
# }
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb_1
Analyzing clock userclk2
Analyzing clock clk_250mhz_mux
Analyzing clock userclk1
Analyzing clock **async_default**
Analyzing clock clk_125mhz
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb_1
Analyzing clock RxSerClk
Analyzing clock **default**
Analyzing clock TxCpldSerClk
Analyzing clock Osc100ClkIn
Analyzing clock clk_125mhz_mux
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb_1
Analyzing clock PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/RegisterClk
Analyzing clock PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/RegisterClk_1
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
#     # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
#         # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
#     # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
#         # Grab two pins at a time. The delay to the first pin should be 
#         # through a cell (logic delay), while the delay to the second pin should be 
#         # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
#     # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
#     # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
#     # The timing path includes three parts: leading path, internal path and trailing path.
#     # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
#     # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
#     # Otherwise, the leading path contains nothing.
#     # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
#     # Otherwise, the trailing path only contains the last cell.
#     # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
#     # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
#     # The net connects to the logic pin.
#     # The segment structure is: 
#     # net pin -> cell -> logic pin -> net
#     # The internal path structure is
#     # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than 0.0]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than 0.0]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
#     # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
#         # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "PumaK7Top_preroute.xtwr" "false"
# report_utilization -file "PumaK7Top_map.xrpt" -format xml
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2664.059 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/place_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/wCkJl0g_a0NUavI/workerCheckpoints/place_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 2664.059 ; gain = 0.000
# package require struct::list
# package require struct::set
# phys_opt_design -directive "Explore"
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -2278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 2664.059 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1017bf684

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2664.059 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.065 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1017bf684

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 1017bf684

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 1017bf684

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 1017bf684

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/QueueStateBlock.FetchCountMem/Kintex7Gen.TheK7Mem/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/QueueStateBlock.FetchCountMem/Kintex7Gen.TheK7Mem/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/QueueStateBlock.FetchCountMem/Kintex7Gen.TheK7Mem/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/QueueStateBlock.FetchCountMem/Kintex7Gen.TheK7Mem/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaRegistersX/QueueStateBlock.FetchCountMem/Kintex7Gen.TheK7Mem/Q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/clear. Replicated 3 times.
INFO: [Physopt 32-81] Processed net G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/Q. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.065 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2664.059 ; gain = 0.000
Phase 23 Very High Fanout Optimization | Checksum: 104cda7d0

Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 104cda7d0

Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.065 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.065 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 104cda7d0

Time (s): cpu = 00:01:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2664.059 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 104cda7d0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2664.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 2664.059 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.065 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |           10  |              0  |                     7  |           0  |           1  |  00:00:14  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total              |          0.000  |          0.000  |           10  |              0  |                     7  |           0  |           3  |  00:00:15  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 8de4f42b

Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2664.059 ; gain = 0.000
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:14 . Memory (MB): peak = 2664.059 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/phys_opt_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/wCkJl0g_a0NUavI/workerCheckpoints/phys_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 2664.059 ; gain = 0.000
# package require struct::list
# package require struct::set
# write_xdc -constraints invalid "unapplied_constraints.xdc"
# set_param general.maxThreads "2"
# route_design -directive "Explore"
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -2278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b563872 ConstDB: 0 ShapeSum: 85f3485 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d1475d57

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2835.449 ; gain = 171.391

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d1475d57

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2835.449 ; gain = 171.391

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d1475d57

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2835.449 ; gain = 171.391

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d1475d57

Time (s): cpu = 00:01:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2835.449 ; gain = 171.391
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b22e1e5c

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 2949.117 ; gain = 285.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.111  | TNS=0.000  | WHS=-0.525 | THS=-5716.525|

Phase 2 Router Initialization | Checksum: 181c3f550

Time (s): cpu = 00:03:09 ; elapsed = 00:01:47 . Memory (MB): peak = 2974.141 ; gain = 310.082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17f6d054f

Time (s): cpu = 00:04:38 ; elapsed = 00:02:33 . Memory (MB): peak = 2981.887 ; gain = 317.828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11833
 Number of Nodes with overlaps = 1228
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.389 | TNS=-8.124 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fa14c6ae

Time (s): cpu = 00:07:58 ; elapsed = 00:04:36 . Memory (MB): peak = 2986.180 ; gain = 322.121

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 705
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.257 | TNS=-1.064 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16729e520

Time (s): cpu = 00:08:50 ; elapsed = 00:05:18 . Memory (MB): peak = 2986.180 ; gain = 322.121

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 652
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-0.440 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 208a3b6b0

Time (s): cpu = 00:09:36 ; elapsed = 00:05:54 . Memory (MB): peak = 2986.180 ; gain = 322.121

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 713
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.242 | TNS=-0.517 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2475320d0

Time (s): cpu = 00:10:11 ; elapsed = 00:06:23 . Memory (MB): peak = 2986.297 ; gain = 322.238
Phase 4 Rip-up And Reroute | Checksum: 2475320d0

Time (s): cpu = 00:10:11 ; elapsed = 00:06:23 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fbe417ae

Time (s): cpu = 00:10:20 ; elapsed = 00:06:29 . Memory (MB): peak = 2986.297 ; gain = 322.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.198 | TNS=-0.440 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f9e435b9

Time (s): cpu = 00:10:23 ; elapsed = 00:06:30 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f9e435b9

Time (s): cpu = 00:10:23 ; elapsed = 00:06:30 . Memory (MB): peak = 2986.297 ; gain = 322.238
Phase 5 Delay and Skew Optimization | Checksum: f9e435b9

Time (s): cpu = 00:10:23 ; elapsed = 00:06:31 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10254ed65

Time (s): cpu = 00:10:35 ; elapsed = 00:06:38 . Memory (MB): peak = 2986.297 ; gain = 322.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-0.411 | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16bba4b53

Time (s): cpu = 00:10:35 ; elapsed = 00:06:38 . Memory (MB): peak = 2986.297 ; gain = 322.238
Phase 6 Post Hold Fix | Checksum: 16bba4b53

Time (s): cpu = 00:10:36 ; elapsed = 00:06:39 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1933fbfd6

Time (s): cpu = 00:10:59 ; elapsed = 00:06:52 . Memory (MB): peak = 2986.297 ; gain = 322.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-0.411 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1933fbfd6

Time (s): cpu = 00:11:00 ; elapsed = 00:06:52 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.19101 %
  Global Horizontal Routing Utilization  = 8.17785 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y102 -> INT_L_X26Y102
   INT_R_X25Y95 -> INT_R_X25Y95
   INT_L_X100Y92 -> INT_L_X100Y92
   INT_R_X101Y92 -> INT_R_X101Y92
   INT_L_X44Y88 -> INT_L_X44Y88
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X46Y119 -> INT_L_X46Y119
   INT_R_X49Y107 -> INT_R_X49Y107
   INT_L_X30Y101 -> INT_L_X30Y101
   INT_L_X30Y100 -> INT_L_X30Y100
   INT_R_X31Y100 -> INT_R_X31Y100
Phase 8 Route finalize | Checksum: 1933fbfd6

Time (s): cpu = 00:11:01 ; elapsed = 00:06:53 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1933fbfd6

Time (s): cpu = 00:11:01 ; elapsed = 00:06:53 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y7/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y6/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y5/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y4/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y3/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y0/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y0/GTSOUTHREFCLK1
Phase 10 Depositing Routes | Checksum: cea60e80

Time (s): cpu = 00:11:11 ; elapsed = 00:07:03 . Memory (MB): peak = 2986.297 ; gain = 322.238

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2986.297 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.026. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: c0131bcb

Time (s): cpu = 00:02:39 ; elapsed = 00:01:55 . Memory (MB): peak = 3107.078 ; gain = 120.781
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: cea60e80

Time (s): cpu = 00:13:54 ; elapsed = 00:09:02 . Memory (MB): peak = 3107.078 ; gain = 443.020

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 14e9de412

Time (s): cpu = 00:14:14 ; elapsed = 00:09:23 . Memory (MB): peak = 3107.078 ; gain = 443.020

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: f60cd5ec

Time (s): cpu = 00:14:23 ; elapsed = 00:09:33 . Memory (MB): peak = 3107.078 ; gain = 443.020

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: f60cd5ec

Time (s): cpu = 00:14:25 ; elapsed = 00:09:34 . Memory (MB): peak = 3107.078 ; gain = 443.020

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 97d7d207

Time (s): cpu = 00:14:25 ; elapsed = 00:09:35 . Memory (MB): peak = 3107.078 ; gain = 443.020
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 2205d14ff

Time (s): cpu = 00:15:47 ; elapsed = 00:10:24 . Memory (MB): peak = 3174.758 ; gain = 510.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-0.027 | WHS=-0.525 | THS=-5697.239|

Phase 13 Router Initialization | Checksum: 22b1a6884

Time (s): cpu = 00:16:17 ; elapsed = 00:10:42 . Memory (MB): peak = 3262.059 ; gain = 598.000

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 212c73840

Time (s): cpu = 00:16:20 ; elapsed = 00:10:44 . Memory (MB): peak = 3262.059 ; gain = 598.000

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.066 | TNS=-0.097 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 181e1d380

Time (s): cpu = 00:17:33 ; elapsed = 00:11:35 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 919
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.137 | TNS=-0.333 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: fca67d08

Time (s): cpu = 00:18:08 ; elapsed = 00:12:00 . Memory (MB): peak = 3271.938 ; gain = 607.879
Phase 15 Rip-up And Reroute | Checksum: fca67d08

Time (s): cpu = 00:18:08 ; elapsed = 00:12:00 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1237417f0

Time (s): cpu = 00:18:18 ; elapsed = 00:12:06 . Memory (MB): peak = 3271.938 ; gain = 607.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.066 | TNS=-0.097 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 26394bfc1

Time (s): cpu = 00:18:20 ; elapsed = 00:12:07 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 26394bfc1

Time (s): cpu = 00:18:21 ; elapsed = 00:12:07 . Memory (MB): peak = 3271.938 ; gain = 607.879
Phase 16 Delay and Skew Optimization | Checksum: 26394bfc1

Time (s): cpu = 00:18:21 ; elapsed = 00:12:08 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1fcb2c203

Time (s): cpu = 00:18:32 ; elapsed = 00:12:14 . Memory (MB): peak = 3271.938 ; gain = 607.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.055 | TNS=-0.076 | WHS=0.044  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2879d083e

Time (s): cpu = 00:18:32 ; elapsed = 00:12:15 . Memory (MB): peak = 3271.938 ; gain = 607.879
Phase 17 Post Hold Fix | Checksum: 2879d083e

Time (s): cpu = 00:18:32 ; elapsed = 00:12:15 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 19a275919

Time (s): cpu = 00:18:56 ; elapsed = 00:12:28 . Memory (MB): peak = 3271.938 ; gain = 607.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.055 | TNS=-0.076 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 19a275919

Time (s): cpu = 00:18:57 ; elapsed = 00:12:29 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.19018 %
  Global Horizontal Routing Utilization  = 8.175 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y102 -> INT_L_X26Y102
   INT_R_X25Y95 -> INT_R_X25Y95
   INT_L_X100Y92 -> INT_L_X100Y92
   INT_R_X101Y92 -> INT_R_X101Y92
   INT_L_X44Y88 -> INT_L_X44Y88
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X46Y119 -> INT_L_X46Y119
   INT_R_X49Y107 -> INT_R_X49Y107
   INT_L_X30Y101 -> INT_L_X30Y101
   INT_L_X30Y100 -> INT_L_X30Y100
   INT_R_X31Y100 -> INT_R_X31Y100
Phase 19 Route finalize | Checksum: 19a275919

Time (s): cpu = 00:18:58 ; elapsed = 00:12:30 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 19a275919

Time (s): cpu = 00:18:59 ; elapsed = 00:12:30 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1a440b0f8

Time (s): cpu = 00:19:10 ; elapsed = 00:12:41 . Memory (MB): peak = 3271.938 ; gain = 607.879

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.050 | TNS=-0.065 | WHS=0.047  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 1e7af1105

Time (s): cpu = 00:20:21 ; elapsed = 00:13:20 . Memory (MB): peak = 3271.938 ; gain = 607.879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:22 ; elapsed = 00:13:21 . Memory (MB): peak = 3271.938 ; gain = 607.879

Routing Is Done.
38 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:45 ; elapsed = 00:13:35 . Memory (MB): peak = 3271.938 ; gain = 607.879
# report_timing -sort_by group -setup -hold -file "PumaK7Top.twr"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
report_timing: Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3271.938 ; gain = 0.000
# report_pulse_width -file "PumaK7Top.pwrpt"
# set report_name "PumaK7Top.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
#                 # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
#                 # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
#         # Couldn't find clock
#     }
# }
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb
Analyzing clock PXIeK7TimingEnginex/PllClk200Pb_1
Analyzing clock userclk2
Analyzing clock clk_250mhz_mux
Analyzing clock userclk1
Analyzing clock clk_125mhz
Analyzing clock **async_default**
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb
Analyzing clock PXIeK7TimingEnginex/PllClk40Pb_1
Analyzing clock **default**
Analyzing clock RxSerClk
Analyzing clock TxCpldSerClk
Analyzing clock clk_125mhz_mux
Analyzing clock Osc100ClkIn
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb
Analyzing clock PXIeK7TimingEnginex/PllClk120Pb_1
Analyzing clock PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/RegisterClk
Analyzing clock PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/RegisterClk_1
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
#     # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
#         # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
#     # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
#         # Grab two pins at a time. The delay to the first pin should be 
#         # through a cell (logic delay), while the delay to the second pin should be 
#         # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
#     # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
#     # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
#     # The timing path includes three parts: leading path, internal path and trailing path.
#     # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
#     # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
#     # Otherwise, the leading path contains nothing.
#     # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
#     # Otherwise, the trailing path only contains the last cell.
#     # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
#     # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
#     # The net connects to the logic pin.
#     # The segment structure is: 
#     # net pin -> cell -> logic pin -> net
#     # The internal path structure is
#     # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than 0.0]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than 0.0]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
#     # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
#         # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "PumaK7Top.xtwr" "false"
# report_timing -setup -hold -nworst 3 -slack_lesser_than 0
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 3 -delay_type min_max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1_AR70173_AR70069_AR69663_AR69485 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Wed Mar 27 09:19:46 2024
| Host         : DESKTOP-4BKF08I running 64-bit major release  (build 9200)
| Command      : report_timing -setup -hold -nworst 3 -slack_lesser_than 0
| Design       : PumaK7Top
| Device       : 7k410t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PXIeK7TimingEnginex/PllClk200Pb  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/D
                            (rising edge-triggered cell FDCE clocked by PXIeK7TimingEnginex/PllClk200Pb  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             PXIeK7TimingEnginex/PllClk200Pb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PXIeK7TimingEnginex/PllClk200Pb rise@5.000ns - PXIeK7TimingEnginex/PllClk200Pb rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.669ns (15.029%)  route 3.782ns (84.971%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXIeK7TimingEnginex/PllClk200Pb rise edge)
                                                      0.000     0.000 r  
    AG29                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    Osc100ClkIn
    AG29                 IBUF (Prop_ibuf_I_O)         1.281     1.281 r  Osc100IbufG/O
                         net (fo=2, routed)           1.098     2.379    Osc100ClkPin
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.487    -6.108 r  PXIeK7TimingEnginex/PLLE2_ADVx/CLKOUT1
                         net (fo=1, routed)           2.213    -3.895    PXIeK7TimingEnginex/PllClk200Pb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.802 r  PXIeK7TimingEnginex/PllClk200BufG/O
                         net (fo=1094, routed)        1.369    -2.433    PllClk200Lcl
    SLICE_X9Y196         FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.210 f  PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/Q
                         net (fo=17, routed)          0.725    -1.486    PumaK7Window/theVI/n_Timed_Loop_657_Diagram/s_5233[4]
    SLICE_X13Y190        LUT4 (Prop_lut4_I0_O)        0.043    -1.443 r  Regger.nextdata[39]_i_2/O
                         net (fo=80, routed)          0.681    -0.762    Regger.nextdata[39]_i_2_n_0
    SLICE_X14Y203        LUT6 (Prop_lut6_I3_O)        0.043    -0.719 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_386/O
                         net (fo=1, routed)           0.436    -0.283    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_386_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I0_O)        0.043    -0.240 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_165/O
                         net (fo=1, routed)           0.000    -0.240    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_165_n_0
    SLICE_X13Y203        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.133 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_74/O
                         net (fo=1, routed)           0.429     0.296    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_74_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I0_O)        0.124     0.420 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_23/O
                         net (fo=1, routed)           0.421     0.841    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_23_n_0
    SLICE_X9Y202         LUT5 (Prop_lut5_I2_O)        0.043     0.884 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_5/O
                         net (fo=4, routed)           0.534     1.418    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_5_n_0
    SLICE_X3Y207         LUT4 (Prop_lut4_I3_O)        0.043     1.461 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_1__0/O
                         net (fo=68, routed)          0.557     2.018    PumaK7Window/theVI/res00000027_wi[2]
    OLOGIC_X0Y218        FDCE                                         r  PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/D
  -------------------------------------------------------------------    -------------------

                         (clock PXIeK7TimingEnginex/PllClk200Pb rise edge)
                                                      5.000     5.000 r  
    AG29                                              0.000     5.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     5.000    Osc100ClkIn
    AG29                 IBUF (Prop_ibuf_I_O)         1.167     6.167 r  Osc100IbufG/O
                         net (fo=2, routed)           1.001     7.168    Osc100ClkPin
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -0.500 r  PXIeK7TimingEnginex/PLLE2_ADVx/CLKOUT1
                         net (fo=1, routed)           2.084     1.584    PXIeK7TimingEnginex/PllClk200Pb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.667 r  PXIeK7TimingEnginex/PllClk200BufG/O
                         net (fo=1094, routed)        1.332     2.999    PllClk200Lcl
    OLOGIC_X0Y218        FDCE                                         r  PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/C
                         clock pessimism             -0.470     2.530    
                         clock uncertainty           -0.061     2.468    
    OLOGIC_X0Y218        FDCE (Setup_fdce_C_D)       -0.500     1.968    PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PXIeK7TimingEnginex/PllClk200Pb  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/D
                            (rising edge-triggered cell FDCE clocked by PXIeK7TimingEnginex/PllClk200Pb  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             PXIeK7TimingEnginex/PllClk200Pb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PXIeK7TimingEnginex/PllClk200Pb rise@5.000ns - PXIeK7TimingEnginex/PllClk200Pb rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.669ns (15.029%)  route 3.782ns (84.971%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXIeK7TimingEnginex/PllClk200Pb rise edge)
                                                      0.000     0.000 r  
    AG29                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    Osc100ClkIn
    AG29                 IBUF (Prop_ibuf_I_O)         1.281     1.281 r  Osc100IbufG/O
                         net (fo=2, routed)           1.098     2.379    Osc100ClkPin
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.487    -6.108 r  PXIeK7TimingEnginex/PLLE2_ADVx/CLKOUT1
                         net (fo=1, routed)           2.213    -3.895    PXIeK7TimingEnginex/PllClk200Pb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.802 r  PXIeK7TimingEnginex/PllClk200BufG/O
                         net (fo=1094, routed)        1.369    -2.433    PllClk200Lcl
    SLICE_X9Y196         FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.210 r  PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/Q
                         net (fo=17, routed)          0.725    -1.486    PumaK7Window/theVI/n_Timed_Loop_657_Diagram/s_5233[4]
    SLICE_X13Y190        LUT4 (Prop_lut4_I0_O)        0.043    -1.443 f  Regger.nextdata[39]_i_2/O
                         net (fo=80, routed)          0.681    -0.762    Regger.nextdata[39]_i_2_n_0
    SLICE_X14Y203        LUT6 (Prop_lut6_I3_O)        0.043    -0.719 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_386/O
                         net (fo=1, routed)           0.436    -0.283    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_386_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I0_O)        0.043    -0.240 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_165/O
                         net (fo=1, routed)           0.000    -0.240    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_165_n_0
    SLICE_X13Y203        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.133 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_74/O
                         net (fo=1, routed)           0.429     0.296    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_74_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I0_O)        0.124     0.420 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_23/O
                         net (fo=1, routed)           0.421     0.841    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_23_n_0
    SLICE_X9Y202         LUT5 (Prop_lut5_I2_O)        0.043     0.884 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_5/O
                         net (fo=4, routed)           0.534     1.418    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_5_n_0
    SLICE_X3Y207         LUT4 (Prop_lut4_I3_O)        0.043     1.461 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_1__0/O
                         net (fo=68, routed)          0.557     2.018    PumaK7Window/theVI/res00000027_wi[2]
    OLOGIC_X0Y218        FDCE                                         r  PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/D
  -------------------------------------------------------------------    -------------------

                         (clock PXIeK7TimingEnginex/PllClk200Pb rise edge)
                                                      5.000     5.000 r  
    AG29                                              0.000     5.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     5.000    Osc100ClkIn
    AG29                 IBUF (Prop_ibuf_I_O)         1.167     6.167 r  Osc100IbufG/O
                         net (fo=2, routed)           1.001     7.168    Osc100ClkPin
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -0.500 r  PXIeK7TimingEnginex/PLLE2_ADVx/CLKOUT1
                         net (fo=1, routed)           2.084     1.584    PXIeK7TimingEnginex/PllClk200Pb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.667 r  PXIeK7TimingEnginex/PllClk200BufG/O
                         net (fo=1094, routed)        1.332     2.999    PllClk200Lcl
    OLOGIC_X0Y218        FDCE                                         r  PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/C
                         clock pessimism             -0.470     2.530    
                         clock uncertainty           -0.061     2.468    
    OLOGIC_X0Y218        FDCE (Setup_fdce_C_D)       -0.500     1.968    PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PXIeK7TimingEnginex/PllClk200Pb  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/D
                            (rising edge-triggered cell FDCE clocked by PXIeK7TimingEnginex/PllClk200Pb  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             PXIeK7TimingEnginex/PllClk200Pb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PXIeK7TimingEnginex/PllClk200Pb rise@5.000ns - PXIeK7TimingEnginex/PllClk200Pb rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.669ns (15.029%)  route 3.782ns (84.971%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 2.999 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PXIeK7TimingEnginex/PllClk200Pb rise edge)
                                                      0.000     0.000 r  
    AG29                                              0.000     0.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     0.000    Osc100ClkIn
    AG29                 IBUF (Prop_ibuf_I_O)         1.281     1.281 r  Osc100IbufG/O
                         net (fo=2, routed)           1.098     2.379    Osc100ClkPin
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.487    -6.108 r  PXIeK7TimingEnginex/PLLE2_ADVx/CLKOUT1
                         net (fo=1, routed)           2.213    -3.895    PXIeK7TimingEnginex/PllClk200Pb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.802 r  PXIeK7TimingEnginex/PllClk200BufG/O
                         net (fo=1094, routed)        1.369    -2.433    PllClk200Lcl
    SLICE_X9Y196         FDCE                                         r  PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.210 f  PumaK7Window/theVI/n_Timed_Loop_657_Diagram/n_ishiftreg_4/Regger.nextdata_reg[4]/Q
                         net (fo=17, routed)          0.725    -1.486    PumaK7Window/theVI/n_Timed_Loop_657_Diagram/s_5233[4]
    SLICE_X13Y190        LUT4 (Prop_lut4_I0_O)        0.043    -1.443 r  Regger.nextdata[39]_i_2/O
                         net (fo=80, routed)          0.681    -0.762    Regger.nextdata[39]_i_2_n_0
    SLICE_X14Y203        LUT6 (Prop_lut6_I3_O)        0.043    -0.719 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_386/O
                         net (fo=1, routed)           0.436    -0.283    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_386_n_0
    SLICE_X13Y203        LUT6 (Prop_lut6_I0_O)        0.043    -0.240 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_165/O
                         net (fo=1, routed)           0.000    -0.240    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_165_n_0
    SLICE_X13Y203        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.133 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_74/O
                         net (fo=1, routed)           0.429     0.296    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_74_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I0_O)        0.124     0.420 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_23/O
                         net (fo=1, routed)           0.421     0.841    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_23_n_0
    SLICE_X9Y202         LUT5 (Prop_lut5_I2_O)        0.043     0.884 f  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_5/O
                         net (fo=4, routed)           0.534     1.418    DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_5_n_0
    SLICE_X3Y207         LUT4 (Prop_lut4_I3_O)        0.043     1.461 r  DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister_i_1__0/O
                         net (fo=68, routed)          0.557     2.018    PumaK7Window/theVI/res00000027_wi[2]
    OLOGIC_X0Y218        FDCE                                         r  PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/D
  -------------------------------------------------------------------    -------------------

                         (clock PXIeK7TimingEnginex/PllClk200Pb rise edge)
                                                      5.000     5.000 r  
    AG29                                              0.000     5.000 r  Osc100ClkIn (IN)
                         net (fo=0)                   0.000     5.000    Osc100ClkIn
    AG29                 IBUF (Prop_ibuf_I_O)         1.167     6.167 r  Osc100IbufG/O
                         net (fo=2, routed)           1.001     7.168    Osc100ClkPin
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -0.500 r  PXIeK7TimingEnginex/PLLE2_ADVx/CLKOUT1
                         net (fo=1, routed)           2.084     1.584    PXIeK7TimingEnginex/PllClk200Pb
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.667 r  PXIeK7TimingEnginex/PllClk200BufG/O
                         net (fo=1094, routed)        1.332     2.999    PllClk200Lcl
    OLOGIC_X0Y218        FDCE                                         r  PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister/C
                         clock pessimism             -0.470     2.530    
                         clock uncertainty           -0.061     2.468    
    OLOGIC_X0Y218        FDCE (Setup_fdce_C_D)       -0.500     1.968    PumaK7Window/theVI/IO_Module_aSeOutput6_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                 -0.050    




# write_checkpoint -force "workerCheckpoints/route_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/wCkJl0g_a0NUavI/workerCheckpoints/route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 3271.938 ; gain = 0.000
# package require struct::list
# package require struct::set
# set_property "BITSTREAM.GENERAL.CRC" "Enable" [current_design]
# set_property "BITSTREAM.CONFIG.CCLKPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.M0PIN" "Pulldown" [current_design]
# set_property "BITSTREAM.CONFIG.M1PIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.M2PIN" "Pulldown" [current_design]
# set_property "BITSTREAM.CONFIG.DONEPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.INITPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TCKPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TDIPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TDOPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TMSPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.UNUSEDPIN" "Pullnone" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_SYNC_MODE" "Type1" [current_design]
# set_property "BITSTREAM.STARTUP.DONE_CYCLE" "4" [current_design]
# set_property "BITSTREAM.STARTUP.STARTUPCLK" "Cclk" [current_design]
# set_property "BITSTREAM.STARTUP.MATCH_CYCLE" "3" [current_design]
# set_property "BITSTREAM.STARTUP.LCK_CYCLE" "NoWait" [current_design]
# set_property "BITSTREAM.STARTUP.GTS_CYCLE" "5" [current_design]
# set_property "BITSTREAM.STARTUP.GWE_CYCLE" "6" [current_design]
# set_property "BITSTREAM.STARTUP.DONEPIPE" "No" [current_design]
# set_property "BITSTREAM.ENCRYPTION.ENCRYPT" "No" [current_design]
# set_property "BITSTREAM.CONFIG.USR_ACCESS" "TIMESTAMP" [current_design]
# set_property "BITSTREAM.CONFIG.USERID" "0x00000002" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_PAGE_SIZE" "8" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE" "3" [current_design]
# set_property "BITSTREAM.CONFIG.CONFIGFALLBACK" "Disable" [current_design]
# set_property "BITSTREAM.CONFIG.CONFIGRATE" "22" [current_design]
# set_property "BITSTREAM.CONFIG.EXTMASTERCCLK_EN" "div-1" [current_design]
# write_bitstream -force -bin_file -no_binary_bitfile "PumaK7Top"
Command: write_bitstream -force -bin_file -no_binary_bitfile PumaK7Top
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -2278 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[44]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[45]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[46]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[47]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[48]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[49]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[44]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[45]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[46]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[47]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[48]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[49]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[50]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[51]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[52]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[53]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[54]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[55]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[56]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[57]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[58]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[59]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[60]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[61]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[62]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[63]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[44]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[45]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[46]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[47]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[48]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[49]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[50]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[51]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[52]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[53]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[54]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[55]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[56]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[57]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[58]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[59]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[60]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[61]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[62]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[63]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[44]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[45]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[46]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[47]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[48]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[49]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[50]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[51]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[52]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[53]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[54]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[55]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[56]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[57]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[58]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[59]_i_1__6 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[60]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[61]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[62]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[63]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[64]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[65]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[66]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[67]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[68]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[69]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[70]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[71]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[72]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[73]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[74]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[75]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[76]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[77]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[78]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[79]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[80]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[81]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[82]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[83]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[84]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[85]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[86]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[87]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[88]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[89]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[90]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[91]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[92]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[93]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[94]_i_1__4 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/MasterSlaveRegResMux/sTXBE_Header[95]_i_2__2 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[44]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortOutputInterfacex/sTXBE_Header[45]_i_1__3 is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'DRC PDCN-1569' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1577] Clock output buffering: MMCME2_ADV connectivity violation. The signal PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/I on the PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/GenDirSMClk/CLKFBOUT pin of PumaK7Window/theCLIPs/IO_Module_CLIP0/Ni6583Corex/GenDirSMClk does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[1]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[2]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[3]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addra[4]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sWPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/ChinchTxMux3x/FSM_onehot_sArbState_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sLocalEmpty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/sRPNTR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadDly_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqCommitPayloadL_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram has an input control pin G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/FIFO_OneClock2x/Mem/Kintex7Gen.TheK7Mem/use512block.for512block[0].if512block.mem512block/addrb[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/DmaPortInputInterfacex/dInputReqWritePayloadLoc_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[9]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[10]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[11]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[12]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[1]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[2]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[3]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[4]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[5]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[6]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkOffset_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[7]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sLinkToFetch_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addra[8]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[9]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[10]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[11]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[12]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/addrb[8]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkProcessorX/sNextChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram has an input control pin G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM18.ram/WEA[0] (net: G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/LinkStorageIf.LinkStorage/Kintex7Gen.TheK7Mem/use8192block.for8192block[0].if8192block.mem8192block/wea[0]) which is driven by a register (G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/ChinchCore2X/ChinchDmaControllerX/ChinchDmaLinkFetcherX/FSM_onehot_sLinkFtchState_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DramDqs_n[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aUserGpio_n[9] expects both input and output buffering but the buffers are incomplete.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 324 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
WARNING: [Designutils 20-2079] The BITSTREAM.CONFIG.EXTMASTERCCLK_EN property value "div-1" will cause the BITSTREAM.CONFIG.CONFIGRATE property value "22" to be ignored.
Overwriting "TIMESTAMP" with "D9B09541" for option USR_ACCESS
Creating bitmap...
Creating bitstream...
Writing bitstream ./PumaK7Top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
9 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:59 ; elapsed = 00:01:57 . Memory (MB): peak = 3286.684 ; gain = 14.746
# set toplevelname "PumaK7Top"
# if {[catch {write_bmm -force -quiet $toplevelname\_bd.bmm }]} {}
# if {[file exists $toplevelname\_bd.bmm] == 0} {
#     set fileId [open $toplevelname\.brm "w"]
#     foreach cell [ get_cells -hier -filter {REF_NAME =~ RAMB*} ] {
#         puts $fileId $cell
#         puts $fileId [report_property -return_string  $cell LOC ]
#     }
#    close $fileId
# }
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 09:22:24 2024...
