// Seed: 1545382446
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3
);
  logic id_5 = id_1 - id_5;
  assign id_2 = id_5;
  initial @(posedge 1, posedge 1) id_2 <= id_5 * 1'd0;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_2;
  wire id_8;
  assign id_6 = "";
  assign id_7[1] = id_1[""];
  wire id_9;
  module_0 modCall_1 ();
  wire id_10 = 1;
  wire id_11;
endmodule
