// Seed: 2453618224
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3 = id_0, id_4;
endmodule
