# do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:12:52 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:12:52 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl {/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl" /home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# -- Compiling package rdmux
# 
# Top level modules:
# 	--none--
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl {/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl" /home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# 
# Top level modules:
# 	--none--
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg {/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/mem_wb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg" /home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/mem_wb.sv 
# -- Compiling package mem_wb_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module mem_wb
# 
# Top level modules:
# 	mem_wb
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg {/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg" /home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv 
# -- Compiling package if_id_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module if_id
# 
# Top level modules:
# 	if_id
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg {/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg" /home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv 
# -- Compiling package id_ex_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module id_ex
# 
# Top level modules:
# 	id_ex
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg {/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/ex_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg" /home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/ex_mem.sv 
# -- Compiling package ex_mem_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module ex_mem
# 
# Top level modules:
# 	ex_mem
# End time: 21:12:53 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/ir.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/ir.sv 
# -- Compiling package ir_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# End time: 21:12:54 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:12:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/ctrl_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/ctrl_register.sv 
# -- Compiling package ctrl_register_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module ctrl_register
# 
# Top level modules:
# 	ctrl_register
# End time: 21:12:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cpu.sv 
# -- Compiling package cpu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 21:12:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 21:12:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu {/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu" /home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:12:54 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl {/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl" /home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 21:12:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl {/home/alberty3/ece411/Fried-Rice/mp4/hdl/control_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hdl" /home/alberty3/ece411/Fried-Rice/mp4/hdl/control_rom.sv 
# -- Compiling package control_rom_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rdmux
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 21:12:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 21:12:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/alberty3/ece411/Fried-Rice/mp4/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 21:12:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 21:12:55 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Mar 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 21:12:56 on Mar 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:56 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 21:12:56 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:56 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/source_tb.sv 
# -- Compiling interface tb_itf
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 21:12:56 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 21:12:57 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl {/home/alberty3/ece411/Fried-Rice/mp4/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Mar 29,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alberty3/ece411/Fried-Rice/mp4/hvl" /home/alberty3/ece411/Fried-Rice/mp4/hvl/top.sv 
# -- Compiling module mp4_tb
# 
# Top level modules:
# 	mp4_tb
# End time: 21:12:57 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 21:12:57 on Mar 29,2021
# Loading sv_std.std
# Loading work.mp4_tb
# Loading work.tb_itf
# Loading work.rvfi_itf
# Loading work.source_tb
# Loading work.rdmux
# Loading work.regfilemux
# Loading work.alumux
# Loading work.cmpmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.rv32i_types
# Loading work.mp4_sv_unit
# Loading work.mp4
# Loading work.cpu_sv_unit
# Loading work.cpu
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.pc_register
# Loading work.regfile
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.if_id_sv_unit
# Loading work.if_id
# Loading work.register
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.id_ex_sv_unit
# Loading work.id_ex
# Loading work.ctrl_register_sv_unit
# Loading work.ctrl_register
# Loading work.ex_mem_sv_unit
# Loading work.ex_mem
# Loading work.mem_wb_sv_unit
# Loading work.mem_wb
# Loading work.magic_memory_dp
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Compilation Successful
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
add wave -position insertpoint  \
sim:/mp4_tb/dut/cpu/datapath/imem_rdata \
sim:/mp4_tb/dut/cpu/datapath/dmem_rdata \
sim:/mp4_tb/dut/cpu/datapath/imem_resp \
sim:/mp4_tb/dut/cpu/datapath/dmem_resp \
sim:/mp4_tb/dut/cpu/datapath/imem_address \
sim:/mp4_tb/dut/cpu/datapath/dmem_address \
sim:/mp4_tb/dut/cpu/datapath/dmem_wdata \
sim:/mp4_tb/dut/cpu/datapath/dmem_byte_enable \
sim:/mp4_tb/dut/cpu/datapath/imem_read \
sim:/mp4_tb/dut/cpu/datapath/dmem_read \
sim:/mp4_tb/dut/cpu/datapath/dmem_write \
sim:/mp4_tb/dut/cpu/datapath/load_pc \
sim:/mp4_tb/dut/cpu/datapath/pcmux_sel \
sim:/mp4_tb/dut/cpu/datapath/pcmux_out \
sim:/mp4_tb/dut/cpu/datapath/pc_out \
sim:/mp4_tb/dut/cpu/datapath/load_regfile \
sim:/mp4_tb/dut/cpu/datapath/ctrl \
sim:/mp4_tb/dut/cpu/datapath/rs1_out \
sim:/mp4_tb/dut/cpu/datapath/rs2_out \
sim:/mp4_tb/dut/cpu/datapath/if_id_load \
sim:/mp4_tb/dut/cpu/datapath/funct3 \
sim:/mp4_tb/dut/cpu/datapath/funct7 \
sim:/mp4_tb/dut/cpu/datapath/opcode \
sim:/mp4_tb/dut/cpu/datapath/if_id_pc_out \
sim:/mp4_tb/dut/cpu/datapath/if_id_i_imm \
sim:/mp4_tb/dut/cpu/datapath/if_id_s_imm \
sim:/mp4_tb/dut/cpu/datapath/if_id_b_imm \
sim:/mp4_tb/dut/cpu/datapath/if_id_u_imm \
sim:/mp4_tb/dut/cpu/datapath/if_id_j_imm \
sim:/mp4_tb/dut/cpu/datapath/if_id_rs1 \
sim:/mp4_tb/dut/cpu/datapath/if_id_rs2 \
sim:/mp4_tb/dut/cpu/datapath/if_id_rd \
sim:/mp4_tb/dut/cpu/datapath/alumux1_sel \
sim:/mp4_tb/dut/cpu/datapath/alumux2_sel \
sim:/mp4_tb/dut/cpu/datapath/cmpmux_sel \
sim:/mp4_tb/dut/cpu/datapath/aluop \
sim:/mp4_tb/dut/cpu/datapath/cmpop \
sim:/mp4_tb/dut/cpu/datapath/alu_out \
sim:/mp4_tb/dut/cpu/datapath/br_en \
sim:/mp4_tb/dut/cpu/datapath/alumux1_out \
sim:/mp4_tb/dut/cpu/datapath/alumux2_out \
sim:/mp4_tb/dut/cpu/datapath/cmp_mux_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_load \
sim:/mp4_tb/dut/cpu/datapath/id_ex_pc_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_ctrl_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_rs1_data_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_rs2_data_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_rs1_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_rs2_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_rd_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_i_imm_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_u_imm_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_b_imm_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_s_imm_out \
sim:/mp4_tb/dut/cpu/datapath/id_ex_j_imm_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_load \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_pc_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_ctrl_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_alu_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_rs1_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_rs2_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_rd_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_u_imm_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_br_en_out \
sim:/mp4_tb/dut/cpu/datapath/ex_mem_mem_wdata \
sim:/mp4_tb/dut/cpu/datapath/regfilemux_sel \
sim:/mp4_tb/dut/cpu/datapath/regfilemux_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_load \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_pc_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_ctrl_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_alu_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_rs1_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_rs2_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_rd_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_u_imm_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_br_en_out \
sim:/mp4_tb/dut/cpu/datapath/mem_wb_mdr_out \
sim:/mp4_tb/dut/cpu/datapath/branch_funct3 \
sim:/mp4_tb/dut/cpu/datapath/store_funct3 \
sim:/mp4_tb/dut/cpu/datapath/load_funct3 \
sim:/mp4_tb/dut/cpu/datapath/arith_funct3
restart -f
run 50ns
# Compilation Successful
# Load canceled
run 500ns
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
restart -f
run -all
# Compilation Successful
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
restart -f
run -all
# Compilation Successful
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
restart -f
run 100ns
# Compilation Successful
run 100ns
run 100ns
run 100ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
# ** Warning: (vsim-3829) /home/alberty3/ece411/Fried-Rice/mp4/hvl/magic_dual_port.sv(37): Non-existent associative array entry. Returning default value.
