
PROJECT24H.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002900  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002a0c  08002a0c  00012a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a2c  08002a2c  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  08002a2c  08002a2c  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a2c  08002a2c  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a2c  08002a2c  00012a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a30  08002a30  00012a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  08002a34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000050  08002a84  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08002a84  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000883f  00000000  00000000  00020079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019ba  00000000  00000000  000288b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  0002a278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002ac98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000167cd  00000000  00000000  0002b5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae09  00000000  00000000  00041d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081fd9  00000000  00000000  0004cba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ceb7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002890  00000000  00000000  000cebd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000050 	.word	0x20000050
 8000128:	00000000 	.word	0x00000000
 800012c:	080029f4 	.word	0x080029f4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000054 	.word	0x20000054
 8000148:	080029f4 	.word	0x080029f4

0800014c <display7SEG>:
 *
 *  Created on: Nov 4, 2022
 *      Author: DELL
 */
#include "7Seg_Led.h"
void display7SEG(GPIO_TypeDef**GPIO_Port,uint16_t*GPIO_Pin,int num){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
	if(num==0){
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	2b00      	cmp	r3, #0
 800015c:	d143      	bne.n	80001e6 <display7SEG+0x9a>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 800015e:	68fb      	ldr	r3, [r7, #12]
 8000160:	6818      	ldr	r0, [r3, #0]
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	881b      	ldrh	r3, [r3, #0]
 8000166:	2200      	movs	r2, #0
 8000168:	4619      	mov	r1, r3
 800016a:	f001 fc1a 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 800016e:	68fb      	ldr	r3, [r7, #12]
 8000170:	3304      	adds	r3, #4
 8000172:	6818      	ldr	r0, [r3, #0]
 8000174:	68bb      	ldr	r3, [r7, #8]
 8000176:	3302      	adds	r3, #2
 8000178:	881b      	ldrh	r3, [r3, #0]
 800017a:	2200      	movs	r2, #0
 800017c:	4619      	mov	r1, r3
 800017e:	f001 fc10 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 8000182:	68fb      	ldr	r3, [r7, #12]
 8000184:	3308      	adds	r3, #8
 8000186:	6818      	ldr	r0, [r3, #0]
 8000188:	68bb      	ldr	r3, [r7, #8]
 800018a:	3304      	adds	r3, #4
 800018c:	881b      	ldrh	r3, [r3, #0]
 800018e:	2200      	movs	r2, #0
 8000190:	4619      	mov	r1, r3
 8000192:	f001 fc06 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	330c      	adds	r3, #12
 800019a:	6818      	ldr	r0, [r3, #0]
 800019c:	68bb      	ldr	r3, [r7, #8]
 800019e:	3306      	adds	r3, #6
 80001a0:	881b      	ldrh	r3, [r3, #0]
 80001a2:	2200      	movs	r2, #0
 80001a4:	4619      	mov	r1, r3
 80001a6:	f001 fbfc 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],0);
 80001aa:	68fb      	ldr	r3, [r7, #12]
 80001ac:	3310      	adds	r3, #16
 80001ae:	6818      	ldr	r0, [r3, #0]
 80001b0:	68bb      	ldr	r3, [r7, #8]
 80001b2:	3308      	adds	r3, #8
 80001b4:	881b      	ldrh	r3, [r3, #0]
 80001b6:	2200      	movs	r2, #0
 80001b8:	4619      	mov	r1, r3
 80001ba:	f001 fbf2 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],0);
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	3314      	adds	r3, #20
 80001c2:	6818      	ldr	r0, [r3, #0]
 80001c4:	68bb      	ldr	r3, [r7, #8]
 80001c6:	330a      	adds	r3, #10
 80001c8:	881b      	ldrh	r3, [r3, #0]
 80001ca:	2200      	movs	r2, #0
 80001cc:	4619      	mov	r1, r3
 80001ce:	f001 fbe8 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],1);
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	3318      	adds	r3, #24
 80001d6:	6818      	ldr	r0, [r3, #0]
 80001d8:	68bb      	ldr	r3, [r7, #8]
 80001da:	330c      	adds	r3, #12
 80001dc:	881b      	ldrh	r3, [r3, #0]
 80001de:	2201      	movs	r2, #1
 80001e0:	4619      	mov	r1, r3
 80001e2:	f001 fbde 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==1){
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d143      	bne.n	8000274 <display7SEG+0x128>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],1);
 80001ec:	68fb      	ldr	r3, [r7, #12]
 80001ee:	6818      	ldr	r0, [r3, #0]
 80001f0:	68bb      	ldr	r3, [r7, #8]
 80001f2:	881b      	ldrh	r3, [r3, #0]
 80001f4:	2201      	movs	r2, #1
 80001f6:	4619      	mov	r1, r3
 80001f8:	f001 fbd3 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	3304      	adds	r3, #4
 8000200:	6818      	ldr	r0, [r3, #0]
 8000202:	68bb      	ldr	r3, [r7, #8]
 8000204:	3302      	adds	r3, #2
 8000206:	881b      	ldrh	r3, [r3, #0]
 8000208:	2200      	movs	r2, #0
 800020a:	4619      	mov	r1, r3
 800020c:	f001 fbc9 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 8000210:	68fb      	ldr	r3, [r7, #12]
 8000212:	3308      	adds	r3, #8
 8000214:	6818      	ldr	r0, [r3, #0]
 8000216:	68bb      	ldr	r3, [r7, #8]
 8000218:	3304      	adds	r3, #4
 800021a:	881b      	ldrh	r3, [r3, #0]
 800021c:	2200      	movs	r2, #0
 800021e:	4619      	mov	r1, r3
 8000220:	f001 fbbf 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],1);
 8000224:	68fb      	ldr	r3, [r7, #12]
 8000226:	330c      	adds	r3, #12
 8000228:	6818      	ldr	r0, [r3, #0]
 800022a:	68bb      	ldr	r3, [r7, #8]
 800022c:	3306      	adds	r3, #6
 800022e:	881b      	ldrh	r3, [r3, #0]
 8000230:	2201      	movs	r2, #1
 8000232:	4619      	mov	r1, r3
 8000234:	f001 fbb5 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],1);
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	3310      	adds	r3, #16
 800023c:	6818      	ldr	r0, [r3, #0]
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	3308      	adds	r3, #8
 8000242:	881b      	ldrh	r3, [r3, #0]
 8000244:	2201      	movs	r2, #1
 8000246:	4619      	mov	r1, r3
 8000248:	f001 fbab 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],1);
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	3314      	adds	r3, #20
 8000250:	6818      	ldr	r0, [r3, #0]
 8000252:	68bb      	ldr	r3, [r7, #8]
 8000254:	330a      	adds	r3, #10
 8000256:	881b      	ldrh	r3, [r3, #0]
 8000258:	2201      	movs	r2, #1
 800025a:	4619      	mov	r1, r3
 800025c:	f001 fba1 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],1);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	3318      	adds	r3, #24
 8000264:	6818      	ldr	r0, [r3, #0]
 8000266:	68bb      	ldr	r3, [r7, #8]
 8000268:	330c      	adds	r3, #12
 800026a:	881b      	ldrh	r3, [r3, #0]
 800026c:	2201      	movs	r2, #1
 800026e:	4619      	mov	r1, r3
 8000270:	f001 fb97 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==2){
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2b02      	cmp	r3, #2
 8000278:	d143      	bne.n	8000302 <display7SEG+0x1b6>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	6818      	ldr	r0, [r3, #0]
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	881b      	ldrh	r3, [r3, #0]
 8000282:	2200      	movs	r2, #0
 8000284:	4619      	mov	r1, r3
 8000286:	f001 fb8c 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	3304      	adds	r3, #4
 800028e:	6818      	ldr	r0, [r3, #0]
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	3302      	adds	r3, #2
 8000294:	881b      	ldrh	r3, [r3, #0]
 8000296:	2200      	movs	r2, #0
 8000298:	4619      	mov	r1, r3
 800029a:	f001 fb82 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],1);
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	3308      	adds	r3, #8
 80002a2:	6818      	ldr	r0, [r3, #0]
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	3304      	adds	r3, #4
 80002a8:	881b      	ldrh	r3, [r3, #0]
 80002aa:	2201      	movs	r2, #1
 80002ac:	4619      	mov	r1, r3
 80002ae:	f001 fb78 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	330c      	adds	r3, #12
 80002b6:	6818      	ldr	r0, [r3, #0]
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	3306      	adds	r3, #6
 80002bc:	881b      	ldrh	r3, [r3, #0]
 80002be:	2200      	movs	r2, #0
 80002c0:	4619      	mov	r1, r3
 80002c2:	f001 fb6e 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],0);
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3310      	adds	r3, #16
 80002ca:	6818      	ldr	r0, [r3, #0]
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	3308      	adds	r3, #8
 80002d0:	881b      	ldrh	r3, [r3, #0]
 80002d2:	2200      	movs	r2, #0
 80002d4:	4619      	mov	r1, r3
 80002d6:	f001 fb64 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],1);
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3314      	adds	r3, #20
 80002de:	6818      	ldr	r0, [r3, #0]
 80002e0:	68bb      	ldr	r3, [r7, #8]
 80002e2:	330a      	adds	r3, #10
 80002e4:	881b      	ldrh	r3, [r3, #0]
 80002e6:	2201      	movs	r2, #1
 80002e8:	4619      	mov	r1, r3
 80002ea:	f001 fb5a 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	3318      	adds	r3, #24
 80002f2:	6818      	ldr	r0, [r3, #0]
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	330c      	adds	r3, #12
 80002f8:	881b      	ldrh	r3, [r3, #0]
 80002fa:	2200      	movs	r2, #0
 80002fc:	4619      	mov	r1, r3
 80002fe:	f001 fb50 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==3){
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	2b03      	cmp	r3, #3
 8000306:	d143      	bne.n	8000390 <display7SEG+0x244>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	6818      	ldr	r0, [r3, #0]
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	2200      	movs	r2, #0
 8000312:	4619      	mov	r1, r3
 8000314:	f001 fb45 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	3304      	adds	r3, #4
 800031c:	6818      	ldr	r0, [r3, #0]
 800031e:	68bb      	ldr	r3, [r7, #8]
 8000320:	3302      	adds	r3, #2
 8000322:	881b      	ldrh	r3, [r3, #0]
 8000324:	2200      	movs	r2, #0
 8000326:	4619      	mov	r1, r3
 8000328:	f001 fb3b 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	3308      	adds	r3, #8
 8000330:	6818      	ldr	r0, [r3, #0]
 8000332:	68bb      	ldr	r3, [r7, #8]
 8000334:	3304      	adds	r3, #4
 8000336:	881b      	ldrh	r3, [r3, #0]
 8000338:	2200      	movs	r2, #0
 800033a:	4619      	mov	r1, r3
 800033c:	f001 fb31 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	330c      	adds	r3, #12
 8000344:	6818      	ldr	r0, [r3, #0]
 8000346:	68bb      	ldr	r3, [r7, #8]
 8000348:	3306      	adds	r3, #6
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	2200      	movs	r2, #0
 800034e:	4619      	mov	r1, r3
 8000350:	f001 fb27 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],1);
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	3310      	adds	r3, #16
 8000358:	6818      	ldr	r0, [r3, #0]
 800035a:	68bb      	ldr	r3, [r7, #8]
 800035c:	3308      	adds	r3, #8
 800035e:	881b      	ldrh	r3, [r3, #0]
 8000360:	2201      	movs	r2, #1
 8000362:	4619      	mov	r1, r3
 8000364:	f001 fb1d 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],1);
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	3314      	adds	r3, #20
 800036c:	6818      	ldr	r0, [r3, #0]
 800036e:	68bb      	ldr	r3, [r7, #8]
 8000370:	330a      	adds	r3, #10
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	2201      	movs	r2, #1
 8000376:	4619      	mov	r1, r3
 8000378:	f001 fb13 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	3318      	adds	r3, #24
 8000380:	6818      	ldr	r0, [r3, #0]
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	330c      	adds	r3, #12
 8000386:	881b      	ldrh	r3, [r3, #0]
 8000388:	2200      	movs	r2, #0
 800038a:	4619      	mov	r1, r3
 800038c:	f001 fb09 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==4){
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	2b04      	cmp	r3, #4
 8000394:	d143      	bne.n	800041e <display7SEG+0x2d2>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],1);
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	6818      	ldr	r0, [r3, #0]
 800039a:	68bb      	ldr	r3, [r7, #8]
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	2201      	movs	r2, #1
 80003a0:	4619      	mov	r1, r3
 80003a2:	f001 fafe 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	3304      	adds	r3, #4
 80003aa:	6818      	ldr	r0, [r3, #0]
 80003ac:	68bb      	ldr	r3, [r7, #8]
 80003ae:	3302      	adds	r3, #2
 80003b0:	881b      	ldrh	r3, [r3, #0]
 80003b2:	2200      	movs	r2, #0
 80003b4:	4619      	mov	r1, r3
 80003b6:	f001 faf4 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	3308      	adds	r3, #8
 80003be:	6818      	ldr	r0, [r3, #0]
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	3304      	adds	r3, #4
 80003c4:	881b      	ldrh	r3, [r3, #0]
 80003c6:	2200      	movs	r2, #0
 80003c8:	4619      	mov	r1, r3
 80003ca:	f001 faea 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],1);
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	330c      	adds	r3, #12
 80003d2:	6818      	ldr	r0, [r3, #0]
 80003d4:	68bb      	ldr	r3, [r7, #8]
 80003d6:	3306      	adds	r3, #6
 80003d8:	881b      	ldrh	r3, [r3, #0]
 80003da:	2201      	movs	r2, #1
 80003dc:	4619      	mov	r1, r3
 80003de:	f001 fae0 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],1);
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	3310      	adds	r3, #16
 80003e6:	6818      	ldr	r0, [r3, #0]
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	3308      	adds	r3, #8
 80003ec:	881b      	ldrh	r3, [r3, #0]
 80003ee:	2201      	movs	r2, #1
 80003f0:	4619      	mov	r1, r3
 80003f2:	f001 fad6 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],0);
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	3314      	adds	r3, #20
 80003fa:	6818      	ldr	r0, [r3, #0]
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	330a      	adds	r3, #10
 8000400:	881b      	ldrh	r3, [r3, #0]
 8000402:	2200      	movs	r2, #0
 8000404:	4619      	mov	r1, r3
 8000406:	f001 facc 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	3318      	adds	r3, #24
 800040e:	6818      	ldr	r0, [r3, #0]
 8000410:	68bb      	ldr	r3, [r7, #8]
 8000412:	330c      	adds	r3, #12
 8000414:	881b      	ldrh	r3, [r3, #0]
 8000416:	2200      	movs	r2, #0
 8000418:	4619      	mov	r1, r3
 800041a:	f001 fac2 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==5){
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2b05      	cmp	r3, #5
 8000422:	d143      	bne.n	80004ac <display7SEG+0x360>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	6818      	ldr	r0, [r3, #0]
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	881b      	ldrh	r3, [r3, #0]
 800042c:	2200      	movs	r2, #0
 800042e:	4619      	mov	r1, r3
 8000430:	f001 fab7 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],1);
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	3304      	adds	r3, #4
 8000438:	6818      	ldr	r0, [r3, #0]
 800043a:	68bb      	ldr	r3, [r7, #8]
 800043c:	3302      	adds	r3, #2
 800043e:	881b      	ldrh	r3, [r3, #0]
 8000440:	2201      	movs	r2, #1
 8000442:	4619      	mov	r1, r3
 8000444:	f001 faad 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	3308      	adds	r3, #8
 800044c:	6818      	ldr	r0, [r3, #0]
 800044e:	68bb      	ldr	r3, [r7, #8]
 8000450:	3304      	adds	r3, #4
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	2200      	movs	r2, #0
 8000456:	4619      	mov	r1, r3
 8000458:	f001 faa3 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	330c      	adds	r3, #12
 8000460:	6818      	ldr	r0, [r3, #0]
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	3306      	adds	r3, #6
 8000466:	881b      	ldrh	r3, [r3, #0]
 8000468:	2200      	movs	r2, #0
 800046a:	4619      	mov	r1, r3
 800046c:	f001 fa99 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],1);
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	3310      	adds	r3, #16
 8000474:	6818      	ldr	r0, [r3, #0]
 8000476:	68bb      	ldr	r3, [r7, #8]
 8000478:	3308      	adds	r3, #8
 800047a:	881b      	ldrh	r3, [r3, #0]
 800047c:	2201      	movs	r2, #1
 800047e:	4619      	mov	r1, r3
 8000480:	f001 fa8f 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],0);
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	3314      	adds	r3, #20
 8000488:	6818      	ldr	r0, [r3, #0]
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	330a      	adds	r3, #10
 800048e:	881b      	ldrh	r3, [r3, #0]
 8000490:	2200      	movs	r2, #0
 8000492:	4619      	mov	r1, r3
 8000494:	f001 fa85 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	3318      	adds	r3, #24
 800049c:	6818      	ldr	r0, [r3, #0]
 800049e:	68bb      	ldr	r3, [r7, #8]
 80004a0:	330c      	adds	r3, #12
 80004a2:	881b      	ldrh	r3, [r3, #0]
 80004a4:	2200      	movs	r2, #0
 80004a6:	4619      	mov	r1, r3
 80004a8:	f001 fa7b 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==6){
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2b06      	cmp	r3, #6
 80004b0:	d143      	bne.n	800053a <display7SEG+0x3ee>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	6818      	ldr	r0, [r3, #0]
 80004b6:	68bb      	ldr	r3, [r7, #8]
 80004b8:	881b      	ldrh	r3, [r3, #0]
 80004ba:	2200      	movs	r2, #0
 80004bc:	4619      	mov	r1, r3
 80004be:	f001 fa70 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],1);
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	3304      	adds	r3, #4
 80004c6:	6818      	ldr	r0, [r3, #0]
 80004c8:	68bb      	ldr	r3, [r7, #8]
 80004ca:	3302      	adds	r3, #2
 80004cc:	881b      	ldrh	r3, [r3, #0]
 80004ce:	2201      	movs	r2, #1
 80004d0:	4619      	mov	r1, r3
 80004d2:	f001 fa66 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	3308      	adds	r3, #8
 80004da:	6818      	ldr	r0, [r3, #0]
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	3304      	adds	r3, #4
 80004e0:	881b      	ldrh	r3, [r3, #0]
 80004e2:	2200      	movs	r2, #0
 80004e4:	4619      	mov	r1, r3
 80004e6:	f001 fa5c 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	330c      	adds	r3, #12
 80004ee:	6818      	ldr	r0, [r3, #0]
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	3306      	adds	r3, #6
 80004f4:	881b      	ldrh	r3, [r3, #0]
 80004f6:	2200      	movs	r2, #0
 80004f8:	4619      	mov	r1, r3
 80004fa:	f001 fa52 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],0);
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	3310      	adds	r3, #16
 8000502:	6818      	ldr	r0, [r3, #0]
 8000504:	68bb      	ldr	r3, [r7, #8]
 8000506:	3308      	adds	r3, #8
 8000508:	881b      	ldrh	r3, [r3, #0]
 800050a:	2200      	movs	r2, #0
 800050c:	4619      	mov	r1, r3
 800050e:	f001 fa48 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],0);
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	3314      	adds	r3, #20
 8000516:	6818      	ldr	r0, [r3, #0]
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	330a      	adds	r3, #10
 800051c:	881b      	ldrh	r3, [r3, #0]
 800051e:	2200      	movs	r2, #0
 8000520:	4619      	mov	r1, r3
 8000522:	f001 fa3e 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	3318      	adds	r3, #24
 800052a:	6818      	ldr	r0, [r3, #0]
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	330c      	adds	r3, #12
 8000530:	881b      	ldrh	r3, [r3, #0]
 8000532:	2200      	movs	r2, #0
 8000534:	4619      	mov	r1, r3
 8000536:	f001 fa34 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==7){
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b07      	cmp	r3, #7
 800053e:	d143      	bne.n	80005c8 <display7SEG+0x47c>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	6818      	ldr	r0, [r3, #0]
 8000544:	68bb      	ldr	r3, [r7, #8]
 8000546:	881b      	ldrh	r3, [r3, #0]
 8000548:	2200      	movs	r2, #0
 800054a:	4619      	mov	r1, r3
 800054c:	f001 fa29 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	3304      	adds	r3, #4
 8000554:	6818      	ldr	r0, [r3, #0]
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	3302      	adds	r3, #2
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	2200      	movs	r2, #0
 800055e:	4619      	mov	r1, r3
 8000560:	f001 fa1f 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	3308      	adds	r3, #8
 8000568:	6818      	ldr	r0, [r3, #0]
 800056a:	68bb      	ldr	r3, [r7, #8]
 800056c:	3304      	adds	r3, #4
 800056e:	881b      	ldrh	r3, [r3, #0]
 8000570:	2200      	movs	r2, #0
 8000572:	4619      	mov	r1, r3
 8000574:	f001 fa15 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],1);
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	330c      	adds	r3, #12
 800057c:	6818      	ldr	r0, [r3, #0]
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	3306      	adds	r3, #6
 8000582:	881b      	ldrh	r3, [r3, #0]
 8000584:	2201      	movs	r2, #1
 8000586:	4619      	mov	r1, r3
 8000588:	f001 fa0b 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],1);
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	3310      	adds	r3, #16
 8000590:	6818      	ldr	r0, [r3, #0]
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	3308      	adds	r3, #8
 8000596:	881b      	ldrh	r3, [r3, #0]
 8000598:	2201      	movs	r2, #1
 800059a:	4619      	mov	r1, r3
 800059c:	f001 fa01 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],1);
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	3314      	adds	r3, #20
 80005a4:	6818      	ldr	r0, [r3, #0]
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	330a      	adds	r3, #10
 80005aa:	881b      	ldrh	r3, [r3, #0]
 80005ac:	2201      	movs	r2, #1
 80005ae:	4619      	mov	r1, r3
 80005b0:	f001 f9f7 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],1);
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	3318      	adds	r3, #24
 80005b8:	6818      	ldr	r0, [r3, #0]
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	330c      	adds	r3, #12
 80005be:	881b      	ldrh	r3, [r3, #0]
 80005c0:	2201      	movs	r2, #1
 80005c2:	4619      	mov	r1, r3
 80005c4:	f001 f9ed 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==8){
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b08      	cmp	r3, #8
 80005cc:	d143      	bne.n	8000656 <display7SEG+0x50a>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	6818      	ldr	r0, [r3, #0]
 80005d2:	68bb      	ldr	r3, [r7, #8]
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	2200      	movs	r2, #0
 80005d8:	4619      	mov	r1, r3
 80005da:	f001 f9e2 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3304      	adds	r3, #4
 80005e2:	6818      	ldr	r0, [r3, #0]
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	3302      	adds	r3, #2
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	2200      	movs	r2, #0
 80005ec:	4619      	mov	r1, r3
 80005ee:	f001 f9d8 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	3308      	adds	r3, #8
 80005f6:	6818      	ldr	r0, [r3, #0]
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	3304      	adds	r3, #4
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	2200      	movs	r2, #0
 8000600:	4619      	mov	r1, r3
 8000602:	f001 f9ce 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	330c      	adds	r3, #12
 800060a:	6818      	ldr	r0, [r3, #0]
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	3306      	adds	r3, #6
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	2200      	movs	r2, #0
 8000614:	4619      	mov	r1, r3
 8000616:	f001 f9c4 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],0);
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	3310      	adds	r3, #16
 800061e:	6818      	ldr	r0, [r3, #0]
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	3308      	adds	r3, #8
 8000624:	881b      	ldrh	r3, [r3, #0]
 8000626:	2200      	movs	r2, #0
 8000628:	4619      	mov	r1, r3
 800062a:	f001 f9ba 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],0);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	3314      	adds	r3, #20
 8000632:	6818      	ldr	r0, [r3, #0]
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	330a      	adds	r3, #10
 8000638:	881b      	ldrh	r3, [r3, #0]
 800063a:	2200      	movs	r2, #0
 800063c:	4619      	mov	r1, r3
 800063e:	f001 f9b0 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	3318      	adds	r3, #24
 8000646:	6818      	ldr	r0, [r3, #0]
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	330c      	adds	r3, #12
 800064c:	881b      	ldrh	r3, [r3, #0]
 800064e:	2200      	movs	r2, #0
 8000650:	4619      	mov	r1, r3
 8000652:	f001 f9a6 	bl	80019a2 <HAL_GPIO_WritePin>
	}
	if(num==9){
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2b09      	cmp	r3, #9
 800065a:	d143      	bne.n	80006e4 <display7SEG+0x598>
		HAL_GPIO_WritePin(GPIO_Port[0],GPIO_Pin[0],0);
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	6818      	ldr	r0, [r3, #0]
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	881b      	ldrh	r3, [r3, #0]
 8000664:	2200      	movs	r2, #0
 8000666:	4619      	mov	r1, r3
 8000668:	f001 f99b 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[1],GPIO_Pin[1],0);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	3304      	adds	r3, #4
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	68bb      	ldr	r3, [r7, #8]
 8000674:	3302      	adds	r3, #2
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	2200      	movs	r2, #0
 800067a:	4619      	mov	r1, r3
 800067c:	f001 f991 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[2],GPIO_Pin[2],0);
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	3308      	adds	r3, #8
 8000684:	6818      	ldr	r0, [r3, #0]
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	3304      	adds	r3, #4
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	4619      	mov	r1, r3
 8000690:	f001 f987 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[3],GPIO_Pin[3],0);
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	330c      	adds	r3, #12
 8000698:	6818      	ldr	r0, [r3, #0]
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	3306      	adds	r3, #6
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	2200      	movs	r2, #0
 80006a2:	4619      	mov	r1, r3
 80006a4:	f001 f97d 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[4],GPIO_Pin[4],1);
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3310      	adds	r3, #16
 80006ac:	6818      	ldr	r0, [r3, #0]
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	3308      	adds	r3, #8
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	2201      	movs	r2, #1
 80006b6:	4619      	mov	r1, r3
 80006b8:	f001 f973 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[5],GPIO_Pin[5],0);
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	3314      	adds	r3, #20
 80006c0:	6818      	ldr	r0, [r3, #0]
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	330a      	adds	r3, #10
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	2200      	movs	r2, #0
 80006ca:	4619      	mov	r1, r3
 80006cc:	f001 f969 	bl	80019a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_Port[6],GPIO_Pin[6],0);
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	3318      	adds	r3, #24
 80006d4:	6818      	ldr	r0, [r3, #0]
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	330c      	adds	r3, #12
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	2200      	movs	r2, #0
 80006de:	4619      	mov	r1, r3
 80006e0:	f001 f95f 	bl	80019a2 <HAL_GPIO_WritePin>
	}
}
 80006e4:	bf00      	nop
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <setTimer1>:
int counter4;
int timer4_flag;

int TIMER_CYCLE=10;

void setTimer1(int duration){
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	counter1=duration/TIMER_CYCLE;
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <setTimer1+0x28>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80006fe:	4a06      	ldr	r2, [pc, #24]	; (8000718 <setTimer1+0x2c>)
 8000700:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <setTimer1+0x30>)
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	20000000 	.word	0x20000000
 8000718:	2000006c 	.word	0x2000006c
 800071c:	20000070 	.word	0x20000070

08000720 <setTimer2>:

void setTimer2(int duration){
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	counter2=duration/TIMER_CYCLE;
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <setTimer2+0x28>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000732:	4a06      	ldr	r2, [pc, #24]	; (800074c <setTimer2+0x2c>)
 8000734:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <setTimer2+0x30>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	20000000 	.word	0x20000000
 800074c:	20000074 	.word	0x20000074
 8000750:	20000078 	.word	0x20000078

08000754 <setTimer3>:

void setTimer3(int duration){
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	counter3=duration/TIMER_CYCLE;
 800075c:	4b07      	ldr	r3, [pc, #28]	; (800077c <setTimer3+0x28>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	fb92 f3f3 	sdiv	r3, r2, r3
 8000766:	4a06      	ldr	r2, [pc, #24]	; (8000780 <setTimer3+0x2c>)
 8000768:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <setTimer3+0x30>)
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
}
 8000770:	bf00      	nop
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	20000000 	.word	0x20000000
 8000780:	2000007c 	.word	0x2000007c
 8000784:	20000080 	.word	0x20000080

08000788 <setTimer4>:

void setTimer4(int duration){
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	counter4=duration/TIMER_CYCLE;
 8000790:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <setTimer4+0x28>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	fb92 f3f3 	sdiv	r3, r2, r3
 800079a:	4a06      	ldr	r2, [pc, #24]	; (80007b4 <setTimer4+0x2c>)
 800079c:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <setTimer4+0x30>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
}
 80007a4:	bf00      	nop
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bc80      	pop	{r7}
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	20000000 	.word	0x20000000
 80007b4:	20000084 	.word	0x20000084
 80007b8:	20000088 	.word	0x20000088

080007bc <TimerRun>:

void TimerRun(){
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
	if(counter1>0){
 80007c0:	4b21      	ldr	r3, [pc, #132]	; (8000848 <TimerRun+0x8c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	dd0b      	ble.n	80007e0 <TimerRun+0x24>
		counter1--;
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <TimerRun+0x8c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	4a1e      	ldr	r2, [pc, #120]	; (8000848 <TimerRun+0x8c>)
 80007d0:	6013      	str	r3, [r2, #0]
		if(counter1<=0){
 80007d2:	4b1d      	ldr	r3, [pc, #116]	; (8000848 <TimerRun+0x8c>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	dc02      	bgt.n	80007e0 <TimerRun+0x24>
			timer1_flag=1;
 80007da:	4b1c      	ldr	r3, [pc, #112]	; (800084c <TimerRun+0x90>)
 80007dc:	2201      	movs	r2, #1
 80007de:	601a      	str	r2, [r3, #0]
		}
	}

	if(counter2>0){
 80007e0:	4b1b      	ldr	r3, [pc, #108]	; (8000850 <TimerRun+0x94>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	dd0b      	ble.n	8000800 <TimerRun+0x44>
		counter2--;
 80007e8:	4b19      	ldr	r3, [pc, #100]	; (8000850 <TimerRun+0x94>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	3b01      	subs	r3, #1
 80007ee:	4a18      	ldr	r2, [pc, #96]	; (8000850 <TimerRun+0x94>)
 80007f0:	6013      	str	r3, [r2, #0]
		if(counter2<=0){
 80007f2:	4b17      	ldr	r3, [pc, #92]	; (8000850 <TimerRun+0x94>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	dc02      	bgt.n	8000800 <TimerRun+0x44>
			timer2_flag=1;
 80007fa:	4b16      	ldr	r3, [pc, #88]	; (8000854 <TimerRun+0x98>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	601a      	str	r2, [r3, #0]
		}
	}

	if(counter3>0){
 8000800:	4b15      	ldr	r3, [pc, #84]	; (8000858 <TimerRun+0x9c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b00      	cmp	r3, #0
 8000806:	dd0b      	ble.n	8000820 <TimerRun+0x64>
		counter3--;
 8000808:	4b13      	ldr	r3, [pc, #76]	; (8000858 <TimerRun+0x9c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3b01      	subs	r3, #1
 800080e:	4a12      	ldr	r2, [pc, #72]	; (8000858 <TimerRun+0x9c>)
 8000810:	6013      	str	r3, [r2, #0]
		if(counter3<=0){
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <TimerRun+0x9c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	dc02      	bgt.n	8000820 <TimerRun+0x64>
			timer3_flag=1;
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <TimerRun+0xa0>)
 800081c:	2201      	movs	r2, #1
 800081e:	601a      	str	r2, [r3, #0]
		}
	}

	if(counter4>0){
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <TimerRun+0xa4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	dd0b      	ble.n	8000840 <TimerRun+0x84>
		counter4--;
 8000828:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <TimerRun+0xa4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	3b01      	subs	r3, #1
 800082e:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <TimerRun+0xa4>)
 8000830:	6013      	str	r3, [r2, #0]
		if(counter4<=0){
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <TimerRun+0xa4>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2b00      	cmp	r3, #0
 8000838:	dc02      	bgt.n	8000840 <TimerRun+0x84>
			timer4_flag=1;
 800083a:	4b0a      	ldr	r3, [pc, #40]	; (8000864 <TimerRun+0xa8>)
 800083c:	2201      	movs	r2, #1
 800083e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	2000006c 	.word	0x2000006c
 800084c:	20000070 	.word	0x20000070
 8000850:	20000074 	.word	0x20000074
 8000854:	20000078 	.word	0x20000078
 8000858:	2000007c 	.word	0x2000007c
 800085c:	20000080 	.word	0x20000080
 8000860:	20000084 	.word	0x20000084
 8000864:	20000088 	.word	0x20000088

08000868 <BTN_INIT>:

/* 	BUTTON1 PARAMETER END */
GPIO_TypeDef*BTN_GPIO_Port[NUM_OF_BTN];
uint16_t BTN_GPIO_Pin[NUM_OF_BTN];
/* 	BUTTON2 PARAMETER END */
void BTN_INIT(GPIO_TypeDef*GPIO_Port,uint16_t GPIO_Pin,int idx){
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	460b      	mov	r3, r1
 8000872:	607a      	str	r2, [r7, #4]
 8000874:	817b      	strh	r3, [r7, #10]
	BTN_GPIO_Port[idx]=GPIO_Port;
 8000876:	4914      	ldr	r1, [pc, #80]	; (80008c8 <BTN_INIT+0x60>)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	BTN_GPIO_Pin[idx]=GPIO_Pin;
 8000880:	4912      	ldr	r1, [pc, #72]	; (80008cc <BTN_INIT+0x64>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	897a      	ldrh	r2, [r7, #10]
 8000886:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	debounceButtonBuffer1[idx]=NORMAL_STATE;
 800088a:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <BTN_INIT+0x68>)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2101      	movs	r1, #1
 8000890:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	debounceButtonBuffer2[idx]=NORMAL_STATE;
 8000894:	4a0f      	ldr	r2, [pc, #60]	; (80008d4 <BTN_INIT+0x6c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2101      	movs	r1, #1
 800089a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buttonBuffer[idx]=NORMAL_STATE;
 800089e:	4a0e      	ldr	r2, [pc, #56]	; (80008d8 <BTN_INIT+0x70>)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2101      	movs	r1, #1
 80008a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	flagForButtonPress1s[idx]=0;
 80008a8:	4a0c      	ldr	r2, [pc, #48]	; (80008dc <BTN_INIT+0x74>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	2100      	movs	r1, #0
 80008ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	counterForButtonPress1s[idx]=1000;
 80008b2:	4a0b      	ldr	r2, [pc, #44]	; (80008e0 <BTN_INIT+0x78>)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

}
 80008be:	bf00      	nop
 80008c0:	3714      	adds	r7, #20
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr
 80008c8:	200000c8 	.word	0x200000c8
 80008cc:	200000d4 	.word	0x200000d4
 80008d0:	20000098 	.word	0x20000098
 80008d4:	2000008c 	.word	0x2000008c
 80008d8:	200000a4 	.word	0x200000a4
 80008dc:	200000b0 	.word	0x200000b0
 80008e0:	200000bc 	.word	0x200000bc

080008e4 <button_reading>:

void button_reading(int idx){
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	debounceButtonBuffer2[idx] =debounceButtonBuffer1[idx];
 80008ec:	4a2e      	ldr	r2, [pc, #184]	; (80009a8 <button_reading+0xc4>)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008f4:	492d      	ldr	r1, [pc, #180]	; (80009ac <button_reading+0xc8>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	debounceButtonBuffer1[idx] = HAL_GPIO_ReadPin(BTN_GPIO_Port[idx], BTN_GPIO_Pin[idx]);
 80008fc:	4a2c      	ldr	r2, [pc, #176]	; (80009b0 <button_reading+0xcc>)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000904:	492b      	ldr	r1, [pc, #172]	; (80009b4 <button_reading+0xd0>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800090c:	4619      	mov	r1, r3
 800090e:	4610      	mov	r0, r2
 8000910:	f001 f830 	bl	8001974 <HAL_GPIO_ReadPin>
 8000914:	4603      	mov	r3, r0
 8000916:	4619      	mov	r1, r3
 8000918:	4a23      	ldr	r2, [pc, #140]	; (80009a8 <button_reading+0xc4>)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	if(debounceButtonBuffer1[idx] == debounceButtonBuffer2[idx])
 8000920:	4a21      	ldr	r2, [pc, #132]	; (80009a8 <button_reading+0xc4>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000928:	4920      	ldr	r1, [pc, #128]	; (80009ac <button_reading+0xc8>)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000930:	429a      	cmp	r2, r3
 8000932:	d107      	bne.n	8000944 <button_reading+0x60>
		buttonBuffer[idx] = debounceButtonBuffer1[idx];
 8000934:	4a1c      	ldr	r2, [pc, #112]	; (80009a8 <button_reading+0xc4>)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800093c:	491e      	ldr	r1, [pc, #120]	; (80009b8 <button_reading+0xd4>)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if(buttonBuffer[idx] == PRESSED_STATE){
 8000944:	4a1c      	ldr	r2, [pc, #112]	; (80009b8 <button_reading+0xd4>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d116      	bne.n	800097e <button_reading+0x9a>
	//if a button is pressed, we start counting
		if(counterForButtonPress1s[idx] >0){
 8000950:	4a1a      	ldr	r2, [pc, #104]	; (80009bc <button_reading+0xd8>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000958:	2b00      	cmp	r3, #0
 800095a:	dd0a      	ble.n	8000972 <button_reading+0x8e>
			counterForButtonPress1s[idx]=counterForButtonPress1s[idx]-TIMER_CYCLE;
 800095c:	4a17      	ldr	r2, [pc, #92]	; (80009bc <button_reading+0xd8>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000964:	f1a3 020a 	sub.w	r2, r3, #10
 8000968:	4914      	ldr	r1, [pc, #80]	; (80009bc <button_reading+0xd8>)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		flagForButtonPress1s[idx] = 0;

		/* BUTTON PRESSED END */

	}
}
 8000970:	e016      	b.n	80009a0 <button_reading+0xbc>
			flagForButtonPress1s[idx] = 1;
 8000972:	4a13      	ldr	r2, [pc, #76]	; (80009c0 <button_reading+0xdc>)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2101      	movs	r1, #1
 8000978:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800097c:	e010      	b.n	80009a0 <button_reading+0xbc>
	}else if(buttonBuffer[idx] == NORMAL_STATE){
 800097e:	4a0e      	ldr	r2, [pc, #56]	; (80009b8 <button_reading+0xd4>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000986:	2b01      	cmp	r3, #1
 8000988:	d10a      	bne.n	80009a0 <button_reading+0xbc>
		counterForButtonPress1s[idx] = 1000;
 800098a:	4a0c      	ldr	r2, [pc, #48]	; (80009bc <button_reading+0xd8>)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000992:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		flagForButtonPress1s[idx] = 0;
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <button_reading+0xdc>)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2100      	movs	r1, #0
 800099c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000098 	.word	0x20000098
 80009ac:	2000008c 	.word	0x2000008c
 80009b0:	200000c8 	.word	0x200000c8
 80009b4:	200000d4 	.word	0x200000d4
 80009b8:	200000a4 	.word	0x200000a4
 80009bc:	200000bc 	.word	0x200000bc
 80009c0:	200000b0 	.word	0x200000b0

080009c4 <button_pressed>:


int button_pressed(int idx){
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	return (buttonBuffer[idx] == PRESSED_STATE);
 80009cc:	4a06      	ldr	r2, [pc, #24]	; (80009e8 <button_pressed+0x24>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	bf0c      	ite	eq
 80009d8:	2301      	moveq	r3, #1
 80009da:	2300      	movne	r3, #0
 80009dc:	b2db      	uxtb	r3, r3
}
 80009de:	4618      	mov	r0, r3
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr
 80009e8:	200000a4 	.word	0x200000a4

080009ec <fsm_simple_buttons_run>:
/* 7SEG_LED GPIO PORT PIN START */
GPIO_TypeDef*SEG_LED1_PORT[]={a1_GPIO_Port,b1_GPIO_Port,c1_GPIO_Port,d1_GPIO_Port,e1_GPIO_Port,
							f1_GPIO_Port,g1_GPIO_Port};
uint16_t SEG_LED1_PIN[]={a1_Pin,b1_Pin,c1_Pin,d1_Pin,e1_Pin,f1_Pin,g1_Pin};
/* 7SEG_LED GPIO PORT PIN END */
void fsm_simple_buttons_run(){
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
	switch(state){
 80009f0:	4bad      	ldr	r3, [pc, #692]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b07      	cmp	r3, #7
 80009f6:	f200 8243 	bhi.w	8000e80 <fsm_simple_buttons_run+0x494>
 80009fa:	a201      	add	r2, pc, #4	; (adr r2, 8000a00 <fsm_simple_buttons_run+0x14>)
 80009fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a00:	08000a21 	.word	0x08000a21
 8000a04:	08000a65 	.word	0x08000a65
 8000a08:	08000b1f 	.word	0x08000b1f
 8000a0c:	08000bbb 	.word	0x08000bbb
 8000a10:	08000c57 	.word	0x08000c57
 8000a14:	08000cd9 	.word	0x08000cd9
 8000a18:	08000d51 	.word	0x08000d51
 8000a1c:	08000dc7 	.word	0x08000dc7
		case INIT:
			BTN_INIT(BTN_RESET_GPIO_Port, BTN_RESET_Pin, 0);
 8000a20:	2200      	movs	r2, #0
 8000a22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a26:	48a1      	ldr	r0, [pc, #644]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000a28:	f7ff ff1e 	bl	8000868 <BTN_INIT>
			BTN_INIT(BTN_INC_GPIO_Port, BTN_INC_Pin, 1);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a32:	489e      	ldr	r0, [pc, #632]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000a34:	f7ff ff18 	bl	8000868 <BTN_INIT>
			BTN_INIT(BTN_DEC_GPIO_Port,BTN_DEC_Pin,2);
 8000a38:	2202      	movs	r2, #2
 8000a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a3e:	489b      	ldr	r0, [pc, #620]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000a40:	f7ff ff12 	bl	8000868 <BTN_INIT>
			value=5;
 8000a44:	4b9a      	ldr	r3, [pc, #616]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000a46:	2205      	movs	r2, #5
 8000a48:	601a      	str	r2, [r3, #0]
			setTimer3(1000);
 8000a4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a4e:	f7ff fe81 	bl	8000754 <setTimer3>
			setTimer4(LED_BLINKING_INTERVAL);
 8000a52:	4b98      	ldr	r3, [pc, #608]	; (8000cb4 <fsm_simple_buttons_run+0x2c8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fe96 	bl	8000788 <setTimer4>
			state=NORMAL;
 8000a5c:	4b92      	ldr	r3, [pc, #584]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	701a      	strb	r2, [r3, #0]
			break;
 8000a62:	e20d      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
		case NORMAL:
			reset_var_counter_3s();
 8000a64:	f000 fa8c 	bl	8000f80 <reset_var_counter_3s>
			/* NORMAL EXECUTION START */
			display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, value);
 8000a68:	4b91      	ldr	r3, [pc, #580]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4992      	ldr	r1, [pc, #584]	; (8000cb8 <fsm_simple_buttons_run+0x2cc>)
 8000a70:	4892      	ldr	r0, [pc, #584]	; (8000cbc <fsm_simple_buttons_run+0x2d0>)
 8000a72:	f7ff fb6b 	bl	800014c <display7SEG>
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000a76:	4b92      	ldr	r3, [pc, #584]	; (8000cc0 <fsm_simple_buttons_run+0x2d4>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d108      	bne.n	8000a90 <fsm_simple_buttons_run+0xa4>
				setTimer4(LED_BLINKING_INTERVAL);
 8000a7e:	4b8d      	ldr	r3, [pc, #564]	; (8000cb4 <fsm_simple_buttons_run+0x2c8>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fe80 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000a88:	2120      	movs	r1, #32
 8000a8a:	4888      	ldr	r0, [pc, #544]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000a8c:	f000 ffa1 	bl	80019d2 <HAL_GPIO_TogglePin>
			}
			/* LED BLINKING END */
			/* NORMAL EXECUTION END */

			/* BTN RELEASED 10S EXECUTION START */
			if(timer3_flag==1){
 8000a90:	4b8c      	ldr	r3, [pc, #560]	; (8000cc4 <fsm_simple_buttons_run+0x2d8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d105      	bne.n	8000aa4 <fsm_simple_buttons_run+0xb8>
				setTimer3(1000);
 8000a98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a9c:	f7ff fe5a 	bl	8000754 <setTimer3>
				count_BTN_released10s();
 8000aa0:	f000 fa88 	bl	8000fb4 <count_BTN_released10s>
			}
			if(BTN_RELEASED_10s()){
 8000aa4:	f000 fab0 	bl	8001008 <BTN_RELEASED_10s>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d009      	beq.n	8000ac2 <fsm_simple_buttons_run+0xd6>
				state=AUTO_COUNT_DOWN;
 8000aae:	4b7e      	ldr	r3, [pc, #504]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000ab0:	2207      	movs	r2, #7
 8000ab2:	701a      	strb	r2, [r3, #0]
				timer3_flag=1;
 8000ab4:	4b83      	ldr	r3, [pc, #524]	; (8000cc4 <fsm_simple_buttons_run+0x2d8>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	601a      	str	r2, [r3, #0]
				temp_value=value;
 8000aba:	4b7d      	ldr	r3, [pc, #500]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a82      	ldr	r2, [pc, #520]	; (8000cc8 <fsm_simple_buttons_run+0x2dc>)
 8000ac0:	6013      	str	r3, [r2, #0]
			}
			/* BTN RELEASED 10S EXECUTION END */

			/* INC AND DEC BTN CHANGE STATE START */
			if(button_pressed(BTN_INC)){  //INCREASE BTN PRESSED
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f7ff ff7e 	bl	80009c4 <button_pressed>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d00b      	beq.n	8000ae6 <fsm_simple_buttons_run+0xfa>
				state=INCREASE;
 8000ace:	4b76      	ldr	r3, [pc, #472]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	701a      	strb	r2, [r3, #0]
				setTimer2(1000); //set timer for BTN INC time counter
 8000ad4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ad8:	f7ff fe22 	bl	8000720 <setTimer2>
				setTimer1(1000); //set timer for changing value at BTN INC DEC
 8000adc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ae0:	f7ff fe04 	bl	80006ec <setTimer1>
 8000ae4:	e010      	b.n	8000b08 <fsm_simple_buttons_run+0x11c>
			}else if(button_pressed(BTN_DEC)){  //DECREASE BTN PRESSED
 8000ae6:	2002      	movs	r0, #2
 8000ae8:	f7ff ff6c 	bl	80009c4 <button_pressed>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d00a      	beq.n	8000b08 <fsm_simple_buttons_run+0x11c>
				state=DECREASE;
 8000af2:	4b6d      	ldr	r3, [pc, #436]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000af4:	2203      	movs	r2, #3
 8000af6:	701a      	strb	r2, [r3, #0]
				setTimer2(1000); //set timer for BTN INC time counter
 8000af8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000afc:	f7ff fe10 	bl	8000720 <setTimer2>
				setTimer1(1000); //set timer for changing value at BTN INC DEC
 8000b00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b04:	f7ff fdf2 	bl	80006ec <setTimer1>
			}
			/* INC BTN AND DEC CHANGE STATE END */

			/* RESET BTN CHANGE STATE START */
			if(button_pressed(BTN_RESET)){   //RESET BTN PRESSED
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f7ff ff5b 	bl	80009c4 <button_pressed>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	f000 81a8 	beq.w	8000e66 <fsm_simple_buttons_run+0x47a>
				state=RES;
 8000b16:	4b64      	ldr	r3, [pc, #400]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000b18:	2204      	movs	r2, #4
 8000b1a:	701a      	strb	r2, [r3, #0]
			}
			/* RESET BTN CHANGE STATE END */
			break;
 8000b1c:	e1a3      	b.n	8000e66 <fsm_simple_buttons_run+0x47a>
		case INCREASE:
			/* INCREASE EXECUTION START */
			if(btn_increase_executed==0){
 8000b1e:	4b6b      	ldr	r3, [pc, #428]	; (8000ccc <fsm_simple_buttons_run+0x2e0>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d115      	bne.n	8000b52 <fsm_simple_buttons_run+0x166>
				value++;
 8000b26:	4b62      	ldr	r3, [pc, #392]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	4a60      	ldr	r2, [pc, #384]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000b2e:	6013      	str	r3, [r2, #0]
				if(value==10)
 8000b30:	4b5f      	ldr	r3, [pc, #380]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b0a      	cmp	r3, #10
 8000b36:	d102      	bne.n	8000b3e <fsm_simple_buttons_run+0x152>
					value=0;
 8000b38:	4b5d      	ldr	r3, [pc, #372]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
				display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, value);
 8000b3e:	4b5c      	ldr	r3, [pc, #368]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	461a      	mov	r2, r3
 8000b44:	495c      	ldr	r1, [pc, #368]	; (8000cb8 <fsm_simple_buttons_run+0x2cc>)
 8000b46:	485d      	ldr	r0, [pc, #372]	; (8000cbc <fsm_simple_buttons_run+0x2d0>)
 8000b48:	f7ff fb00 	bl	800014c <display7SEG>
				btn_increase_executed=1;
 8000b4c:	4b5f      	ldr	r3, [pc, #380]	; (8000ccc <fsm_simple_buttons_run+0x2e0>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	601a      	str	r2, [r3, #0]
			}
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000b52:	4b5b      	ldr	r3, [pc, #364]	; (8000cc0 <fsm_simple_buttons_run+0x2d4>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d108      	bne.n	8000b6c <fsm_simple_buttons_run+0x180>
				setTimer4(LED_BLINKING_INTERVAL);
 8000b5a:	4b56      	ldr	r3, [pc, #344]	; (8000cb4 <fsm_simple_buttons_run+0x2c8>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fe12 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000b64:	2120      	movs	r1, #32
 8000b66:	4851      	ldr	r0, [pc, #324]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000b68:	f000 ff33 	bl	80019d2 <HAL_GPIO_TogglePin>
			/* LED BLINKING END */
			/* INCREASE EXECUTION END */


			/* INC BTN PRESSED 3S CHANGE STATE START */
				if(timer2_flag==1){
 8000b6c:	4b58      	ldr	r3, [pc, #352]	; (8000cd0 <fsm_simple_buttons_run+0x2e4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d106      	bne.n	8000b82 <fsm_simple_buttons_run+0x196>
					setTimer2(1000);
 8000b74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b78:	f7ff fdd2 	bl	8000720 <setTimer2>
					count_BTN_pressed3s(BTN_INC);
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f000 f99b 	bl	8000eb8 <count_BTN_pressed3s>
				}
				if(BTN_INC_PRESSED_3s()){
 8000b82:	f000 f9dd 	bl	8000f40 <BTN_INC_PRESSED_3s>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d002      	beq.n	8000b92 <fsm_simple_buttons_run+0x1a6>
					state=INCREASE_3S;
 8000b8c:	4b46      	ldr	r3, [pc, #280]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000b8e:	2205      	movs	r2, #5
 8000b90:	701a      	strb	r2, [r3, #0]
				}
			/* INC BTN PRESSED 3S CHANGE STATE END */

			/* INC BTN CHANGE NORMAL STATE START */
			if(button_pressed(BTN_INC)==FALSE){  //INC BTN RELEASED
 8000b92:	2001      	movs	r0, #1
 8000b94:	f7ff ff16 	bl	80009c4 <button_pressed>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f040 8165 	bne.w	8000e6a <fsm_simple_buttons_run+0x47e>
				state=NORMAL;
 8000ba0:	4b41      	ldr	r3, [pc, #260]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	701a      	strb	r2, [r3, #0]
				btn_increase_executed=0;
 8000ba6:	4b49      	ldr	r3, [pc, #292]	; (8000ccc <fsm_simple_buttons_run+0x2e0>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
				reset_var_released_10s();
 8000bac:	f000 fa1c 	bl	8000fe8 <reset_var_released_10s>
				setTimer3(1000);
 8000bb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bb4:	f7ff fdce 	bl	8000754 <setTimer3>
			}
			/* INC BTN CHANGE NORMAL STATE END */
			break;
 8000bb8:	e157      	b.n	8000e6a <fsm_simple_buttons_run+0x47e>
		case DECREASE:
			/* DECREASE EXECUTION START */
			if(btn_decrease_executed==0){
 8000bba:	4b46      	ldr	r3, [pc, #280]	; (8000cd4 <fsm_simple_buttons_run+0x2e8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d115      	bne.n	8000bee <fsm_simple_buttons_run+0x202>
				value--;
 8000bc2:	4b3b      	ldr	r3, [pc, #236]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	4a39      	ldr	r2, [pc, #228]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000bca:	6013      	str	r3, [r2, #0]
				if(value<0)
 8000bcc:	4b38      	ldr	r3, [pc, #224]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	da02      	bge.n	8000bda <fsm_simple_buttons_run+0x1ee>
					value=9;
 8000bd4:	4b36      	ldr	r3, [pc, #216]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000bd6:	2209      	movs	r2, #9
 8000bd8:	601a      	str	r2, [r3, #0]
				display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, value);
 8000bda:	4b35      	ldr	r3, [pc, #212]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	461a      	mov	r2, r3
 8000be0:	4935      	ldr	r1, [pc, #212]	; (8000cb8 <fsm_simple_buttons_run+0x2cc>)
 8000be2:	4836      	ldr	r0, [pc, #216]	; (8000cbc <fsm_simple_buttons_run+0x2d0>)
 8000be4:	f7ff fab2 	bl	800014c <display7SEG>
				btn_decrease_executed=1;
 8000be8:	4b3a      	ldr	r3, [pc, #232]	; (8000cd4 <fsm_simple_buttons_run+0x2e8>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	601a      	str	r2, [r3, #0]
			}
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000bee:	4b34      	ldr	r3, [pc, #208]	; (8000cc0 <fsm_simple_buttons_run+0x2d4>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d108      	bne.n	8000c08 <fsm_simple_buttons_run+0x21c>
				setTimer4(LED_BLINKING_INTERVAL);
 8000bf6:	4b2f      	ldr	r3, [pc, #188]	; (8000cb4 <fsm_simple_buttons_run+0x2c8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fdc4 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000c00:	2120      	movs	r1, #32
 8000c02:	482a      	ldr	r0, [pc, #168]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000c04:	f000 fee5 	bl	80019d2 <HAL_GPIO_TogglePin>
			}
			/* LED BLINKING END */
			/* DECREASE EXECUTION END */

			/* INC BTN PRESSED 3S CHANGE STATE START */
			if(timer2_flag==1){
 8000c08:	4b31      	ldr	r3, [pc, #196]	; (8000cd0 <fsm_simple_buttons_run+0x2e4>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d106      	bne.n	8000c1e <fsm_simple_buttons_run+0x232>
				setTimer2(1000);
 8000c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c14:	f7ff fd84 	bl	8000720 <setTimer2>
				count_BTN_pressed3s(BTN_DEC);
 8000c18:	2002      	movs	r0, #2
 8000c1a:	f000 f94d 	bl	8000eb8 <count_BTN_pressed3s>
			}
			if(BTN_DEC_PRESSED_3s()){
 8000c1e:	f000 f99f 	bl	8000f60 <BTN_DEC_PRESSED_3s>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d002      	beq.n	8000c2e <fsm_simple_buttons_run+0x242>
				state=DECREASE_3S;
 8000c28:	4b1f      	ldr	r3, [pc, #124]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000c2a:	2206      	movs	r2, #6
 8000c2c:	701a      	strb	r2, [r3, #0]
			}
			/* INC BTN PRESSED 3S CHANGE STATE END */

			/* DEC BTN CHANGE NORMAL STATE START */
			if(button_pressed(BTN_DEC)==FALSE){  //INC BTN RELEASED
 8000c2e:	2002      	movs	r0, #2
 8000c30:	f7ff fec8 	bl	80009c4 <button_pressed>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f040 8119 	bne.w	8000e6e <fsm_simple_buttons_run+0x482>
				state=NORMAL;
 8000c3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
				btn_decrease_executed=0;
 8000c42:	4b24      	ldr	r3, [pc, #144]	; (8000cd4 <fsm_simple_buttons_run+0x2e8>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
				reset_var_released_10s();
 8000c48:	f000 f9ce 	bl	8000fe8 <reset_var_released_10s>
				setTimer3(1000);
 8000c4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c50:	f7ff fd80 	bl	8000754 <setTimer3>
			}
			/* DEC BTN CHANGE NORMAL STATE END */
			break;
 8000c54:	e10b      	b.n	8000e6e <fsm_simple_buttons_run+0x482>
		case RES:
			/* RESET EXECUTION START */
			value=0;
 8000c56:	4b16      	ldr	r3, [pc, #88]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
			display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, value);
 8000c5c:	4b14      	ldr	r3, [pc, #80]	; (8000cb0 <fsm_simple_buttons_run+0x2c4>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	461a      	mov	r2, r3
 8000c62:	4915      	ldr	r1, [pc, #84]	; (8000cb8 <fsm_simple_buttons_run+0x2cc>)
 8000c64:	4815      	ldr	r0, [pc, #84]	; (8000cbc <fsm_simple_buttons_run+0x2d0>)
 8000c66:	f7ff fa71 	bl	800014c <display7SEG>
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <fsm_simple_buttons_run+0x2d4>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d108      	bne.n	8000c84 <fsm_simple_buttons_run+0x298>
				setTimer4(LED_BLINKING_INTERVAL);
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <fsm_simple_buttons_run+0x2c8>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fd86 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000c7c:	2120      	movs	r1, #32
 8000c7e:	480b      	ldr	r0, [pc, #44]	; (8000cac <fsm_simple_buttons_run+0x2c0>)
 8000c80:	f000 fea7 	bl	80019d2 <HAL_GPIO_TogglePin>
			}
			/* LED BLINKING END */
			/* RESET EXECUTION END */

			/* RESET BTN CHANGE START START */
			if(button_pressed(BTN_RESET)==FALSE){ //RES BTN RELEASED
 8000c84:	2000      	movs	r0, #0
 8000c86:	f7ff fe9d 	bl	80009c4 <button_pressed>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	f040 80f0 	bne.w	8000e72 <fsm_simple_buttons_run+0x486>
				state=NORMAL;
 8000c92:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <fsm_simple_buttons_run+0x2bc>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]
				setTimer3(1000);
 8000c98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c9c:	f7ff fd5a 	bl	8000754 <setTimer3>
				reset_var_released_10s();
 8000ca0:	f000 f9a2 	bl	8000fe8 <reset_var_released_10s>
			}
			/* RESET BTN CHANGE START END */
			break;
 8000ca4:	e0e5      	b.n	8000e72 <fsm_simple_buttons_run+0x486>
 8000ca6:	bf00      	nop
 8000ca8:	200000da 	.word	0x200000da
 8000cac:	40010800 	.word	0x40010800
 8000cb0:	200000dc 	.word	0x200000dc
 8000cb4:	20000004 	.word	0x20000004
 8000cb8:	20000034 	.word	0x20000034
 8000cbc:	20000018 	.word	0x20000018
 8000cc0:	20000088 	.word	0x20000088
 8000cc4:	20000080 	.word	0x20000080
 8000cc8:	200000f0 	.word	0x200000f0
 8000ccc:	200000e0 	.word	0x200000e0
 8000cd0:	20000078 	.word	0x20000078
 8000cd4:	200000e4 	.word	0x200000e4

		case INCREASE_3S:
			/* INCREASE EVERY 1S EXECUTION START */
			if(timer1_flag==1){
 8000cd8:	4b6a      	ldr	r3, [pc, #424]	; (8000e84 <fsm_simple_buttons_run+0x498>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d116      	bne.n	8000d0e <fsm_simple_buttons_run+0x322>
				setTimer1(1000);
 8000ce0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ce4:	f7ff fd02 	bl	80006ec <setTimer1>
				value++;
 8000ce8:	4b67      	ldr	r3, [pc, #412]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	3301      	adds	r3, #1
 8000cee:	4a66      	ldr	r2, [pc, #408]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000cf0:	6013      	str	r3, [r2, #0]
				if(value==10)
 8000cf2:	4b65      	ldr	r3, [pc, #404]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2b0a      	cmp	r3, #10
 8000cf8:	d102      	bne.n	8000d00 <fsm_simple_buttons_run+0x314>
					value=0;
 8000cfa:	4b63      	ldr	r3, [pc, #396]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
				display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, value);
 8000d00:	4b61      	ldr	r3, [pc, #388]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4961      	ldr	r1, [pc, #388]	; (8000e8c <fsm_simple_buttons_run+0x4a0>)
 8000d08:	4861      	ldr	r0, [pc, #388]	; (8000e90 <fsm_simple_buttons_run+0x4a4>)
 8000d0a:	f7ff fa1f 	bl	800014c <display7SEG>
			}
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000d0e:	4b61      	ldr	r3, [pc, #388]	; (8000e94 <fsm_simple_buttons_run+0x4a8>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d108      	bne.n	8000d28 <fsm_simple_buttons_run+0x33c>
				setTimer4(LED_BLINKING_INTERVAL);
 8000d16:	4b60      	ldr	r3, [pc, #384]	; (8000e98 <fsm_simple_buttons_run+0x4ac>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fd34 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000d20:	2120      	movs	r1, #32
 8000d22:	485e      	ldr	r0, [pc, #376]	; (8000e9c <fsm_simple_buttons_run+0x4b0>)
 8000d24:	f000 fe55 	bl	80019d2 <HAL_GPIO_TogglePin>
			}
			/* LED BLINKING END */
			/* INCREASE EVERY 1S EXECUTION END */

			/* INC BTN CHANGE NORMAL STATE START */
			if(button_pressed(BTN_INC)==FALSE){  //INC BTN RELEASED
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f7ff fe4b 	bl	80009c4 <button_pressed>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	f040 80a0 	bne.w	8000e76 <fsm_simple_buttons_run+0x48a>
				state=NORMAL;
 8000d36:	4b5a      	ldr	r3, [pc, #360]	; (8000ea0 <fsm_simple_buttons_run+0x4b4>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	701a      	strb	r2, [r3, #0]
				btn_increase_executed=0;
 8000d3c:	4b59      	ldr	r3, [pc, #356]	; (8000ea4 <fsm_simple_buttons_run+0x4b8>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
				reset_var_released_10s();
 8000d42:	f000 f951 	bl	8000fe8 <reset_var_released_10s>
				setTimer3(1000);
 8000d46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d4a:	f7ff fd03 	bl	8000754 <setTimer3>
			}
			/* INC BTN CHANGE NORMAL STATE END */
			break;
 8000d4e:	e092      	b.n	8000e76 <fsm_simple_buttons_run+0x48a>
		case DECREASE_3S:
			/* DECREASE EVERY 1S EXECUTION START */
			if(timer1_flag==1){
 8000d50:	4b4c      	ldr	r3, [pc, #304]	; (8000e84 <fsm_simple_buttons_run+0x498>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d116      	bne.n	8000d86 <fsm_simple_buttons_run+0x39a>
				setTimer1(1000);
 8000d58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d5c:	f7ff fcc6 	bl	80006ec <setTimer1>
				value--;
 8000d60:	4b49      	ldr	r3, [pc, #292]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	3b01      	subs	r3, #1
 8000d66:	4a48      	ldr	r2, [pc, #288]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000d68:	6013      	str	r3, [r2, #0]
				if(value<0)
 8000d6a:	4b47      	ldr	r3, [pc, #284]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	da02      	bge.n	8000d78 <fsm_simple_buttons_run+0x38c>
					value=9;
 8000d72:	4b45      	ldr	r3, [pc, #276]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000d74:	2209      	movs	r2, #9
 8000d76:	601a      	str	r2, [r3, #0]
				display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, value);
 8000d78:	4b43      	ldr	r3, [pc, #268]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4943      	ldr	r1, [pc, #268]	; (8000e8c <fsm_simple_buttons_run+0x4a0>)
 8000d80:	4843      	ldr	r0, [pc, #268]	; (8000e90 <fsm_simple_buttons_run+0x4a4>)
 8000d82:	f7ff f9e3 	bl	800014c <display7SEG>
			}
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000d86:	4b43      	ldr	r3, [pc, #268]	; (8000e94 <fsm_simple_buttons_run+0x4a8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d108      	bne.n	8000da0 <fsm_simple_buttons_run+0x3b4>
				setTimer4(LED_BLINKING_INTERVAL);
 8000d8e:	4b42      	ldr	r3, [pc, #264]	; (8000e98 <fsm_simple_buttons_run+0x4ac>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fcf8 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000d98:	2120      	movs	r1, #32
 8000d9a:	4840      	ldr	r0, [pc, #256]	; (8000e9c <fsm_simple_buttons_run+0x4b0>)
 8000d9c:	f000 fe19 	bl	80019d2 <HAL_GPIO_TogglePin>
			}
			/* LED BLINKING END */
			/* DECREASE EVERY 1S EXECUTION END */

			/* DEC BTN CHANGE NORMAL STATE START */
			if(button_pressed(BTN_DEC)==FALSE){  //INC BTN RELEASED
 8000da0:	2002      	movs	r0, #2
 8000da2:	f7ff fe0f 	bl	80009c4 <button_pressed>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d166      	bne.n	8000e7a <fsm_simple_buttons_run+0x48e>
				state=NORMAL;
 8000dac:	4b3c      	ldr	r3, [pc, #240]	; (8000ea0 <fsm_simple_buttons_run+0x4b4>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	701a      	strb	r2, [r3, #0]
				btn_decrease_executed=0;
 8000db2:	4b3d      	ldr	r3, [pc, #244]	; (8000ea8 <fsm_simple_buttons_run+0x4bc>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
				reset_var_released_10s();
 8000db8:	f000 f916 	bl	8000fe8 <reset_var_released_10s>
				setTimer3(1000);
 8000dbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dc0:	f7ff fcc8 	bl	8000754 <setTimer3>
			}
			/* DEC BTN CHANGE NORMAL STATE END */
			break;
 8000dc4:	e059      	b.n	8000e7a <fsm_simple_buttons_run+0x48e>
		case AUTO_COUNT_DOWN:
			/* AUTO COUNT DOWN EXECUTION START */
			if(timer3_flag==1){
 8000dc6:	4b39      	ldr	r3, [pc, #228]	; (8000eac <fsm_simple_buttons_run+0x4c0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d114      	bne.n	8000df8 <fsm_simple_buttons_run+0x40c>
				setTimer3(AUTO_COUNT_DOWN_INTERVAL);
 8000dce:	4b38      	ldr	r3, [pc, #224]	; (8000eb0 <fsm_simple_buttons_run+0x4c4>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fcbe 	bl	8000754 <setTimer3>
				if(temp_value>0)
 8000dd8:	4b36      	ldr	r3, [pc, #216]	; (8000eb4 <fsm_simple_buttons_run+0x4c8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	dd04      	ble.n	8000dea <fsm_simple_buttons_run+0x3fe>
					temp_value--;
 8000de0:	4b34      	ldr	r3, [pc, #208]	; (8000eb4 <fsm_simple_buttons_run+0x4c8>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	3b01      	subs	r3, #1
 8000de6:	4a33      	ldr	r2, [pc, #204]	; (8000eb4 <fsm_simple_buttons_run+0x4c8>)
 8000de8:	6013      	str	r3, [r2, #0]
				display7SEG(SEG_LED1_PORT, SEG_LED1_PIN, temp_value);
 8000dea:	4b32      	ldr	r3, [pc, #200]	; (8000eb4 <fsm_simple_buttons_run+0x4c8>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	461a      	mov	r2, r3
 8000df0:	4926      	ldr	r1, [pc, #152]	; (8000e8c <fsm_simple_buttons_run+0x4a0>)
 8000df2:	4827      	ldr	r0, [pc, #156]	; (8000e90 <fsm_simple_buttons_run+0x4a4>)
 8000df4:	f7ff f9aa 	bl	800014c <display7SEG>
			}
			/* LED BLINKING START */
			if(timer4_flag==1){
 8000df8:	4b26      	ldr	r3, [pc, #152]	; (8000e94 <fsm_simple_buttons_run+0x4a8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d108      	bne.n	8000e12 <fsm_simple_buttons_run+0x426>
				setTimer4(LED_BLINKING_INTERVAL);
 8000e00:	4b25      	ldr	r3, [pc, #148]	; (8000e98 <fsm_simple_buttons_run+0x4ac>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fcbf 	bl	8000788 <setTimer4>
				HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000e0a:	2120      	movs	r1, #32
 8000e0c:	4823      	ldr	r0, [pc, #140]	; (8000e9c <fsm_simple_buttons_run+0x4b0>)
 8000e0e:	f000 fde0 	bl	80019d2 <HAL_GPIO_TogglePin>
			}
			/* LED BLINKING END */
			/* AUTO COUNT DOWN EXECUTION END */
			if(button_pressed(BTN_INC)){
 8000e12:	2001      	movs	r0, #1
 8000e14:	f7ff fdd6 	bl	80009c4 <button_pressed>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d00e      	beq.n	8000e3c <fsm_simple_buttons_run+0x450>
				value--;
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	3b01      	subs	r3, #1
 8000e24:	4a18      	ldr	r2, [pc, #96]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000e26:	6013      	str	r3, [r2, #0]
				state=NORMAL;
 8000e28:	4b1d      	ldr	r3, [pc, #116]	; (8000ea0 <fsm_simple_buttons_run+0x4b4>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
				reset_var_released_10s();
 8000e2e:	f000 f8db 	bl	8000fe8 <reset_var_released_10s>
				setTimer3(1000);
 8000e32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e36:	f7ff fc8d 	bl	8000754 <setTimer3>
				value++;
				state=NORMAL;
				reset_var_released_10s();
				setTimer3(1000);
			}
			break;
 8000e3a:	e020      	b.n	8000e7e <fsm_simple_buttons_run+0x492>
			}else if(button_pressed(BTN_DEC)){
 8000e3c:	2002      	movs	r0, #2
 8000e3e:	f7ff fdc1 	bl	80009c4 <button_pressed>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d01a      	beq.n	8000e7e <fsm_simple_buttons_run+0x492>
				value++;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	4a0e      	ldr	r2, [pc, #56]	; (8000e88 <fsm_simple_buttons_run+0x49c>)
 8000e50:	6013      	str	r3, [r2, #0]
				state=NORMAL;
 8000e52:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <fsm_simple_buttons_run+0x4b4>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]
				reset_var_released_10s();
 8000e58:	f000 f8c6 	bl	8000fe8 <reset_var_released_10s>
				setTimer3(1000);
 8000e5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e60:	f7ff fc78 	bl	8000754 <setTimer3>
			break;
 8000e64:	e00b      	b.n	8000e7e <fsm_simple_buttons_run+0x492>
			break;
 8000e66:	bf00      	nop
 8000e68:	e00a      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
			break;
 8000e6a:	bf00      	nop
 8000e6c:	e008      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
			break;
 8000e6e:	bf00      	nop
 8000e70:	e006      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
			break;
 8000e72:	bf00      	nop
 8000e74:	e004      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
			break;
 8000e76:	bf00      	nop
 8000e78:	e002      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
			break;
 8000e7a:	bf00      	nop
 8000e7c:	e000      	b.n	8000e80 <fsm_simple_buttons_run+0x494>
			break;
 8000e7e:	bf00      	nop
	}
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000070 	.word	0x20000070
 8000e88:	200000dc 	.word	0x200000dc
 8000e8c:	20000034 	.word	0x20000034
 8000e90:	20000018 	.word	0x20000018
 8000e94:	20000088 	.word	0x20000088
 8000e98:	20000004 	.word	0x20000004
 8000e9c:	40010800 	.word	0x40010800
 8000ea0:	200000da 	.word	0x200000da
 8000ea4:	200000e0 	.word	0x200000e0
 8000ea8:	200000e4 	.word	0x200000e4
 8000eac:	20000080 	.word	0x20000080
 8000eb0:	20000014 	.word	0x20000014
 8000eb4:	200000f0 	.word	0x200000f0

08000eb8 <count_BTN_pressed3s>:


void count_BTN_pressed3s(int BTN){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	if(BTN==BTN_DEC){
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d116      	bne.n	8000ef4 <count_BTN_pressed3s+0x3c>
		if(button_pressed(BTN)){
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff fd7c 	bl	80009c4 <button_pressed>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d029      	beq.n	8000f26 <count_BTN_pressed3s+0x6e>
			if(counter3s_DEC>0)
 8000ed2:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <count_BTN_pressed3s+0x78>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	dd04      	ble.n	8000ee4 <count_BTN_pressed3s+0x2c>
				counter3s_DEC--;
 8000eda:	4b15      	ldr	r3, [pc, #84]	; (8000f30 <count_BTN_pressed3s+0x78>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	4a13      	ldr	r2, [pc, #76]	; (8000f30 <count_BTN_pressed3s+0x78>)
 8000ee2:	6013      	str	r3, [r2, #0]
			if(counter3s_DEC<=0)
 8000ee4:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <count_BTN_pressed3s+0x78>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	dc1c      	bgt.n	8000f26 <count_BTN_pressed3s+0x6e>
				flag3s_DEC=1;
 8000eec:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <count_BTN_pressed3s+0x7c>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	601a      	str	r2, [r3, #0]
				counter3s_INC--;
			if(counter3s_INC<=0)
				flag3s_INC=1;
		}
	}
}
 8000ef2:	e018      	b.n	8000f26 <count_BTN_pressed3s+0x6e>
	}else if(BTN==BTN_INC){
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d115      	bne.n	8000f26 <count_BTN_pressed3s+0x6e>
		if(button_pressed(BTN)){
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff fd62 	bl	80009c4 <button_pressed>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d00f      	beq.n	8000f26 <count_BTN_pressed3s+0x6e>
			if(counter3s_INC>0)
 8000f06:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <count_BTN_pressed3s+0x80>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	dd04      	ble.n	8000f18 <count_BTN_pressed3s+0x60>
				counter3s_INC--;
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <count_BTN_pressed3s+0x80>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	4a08      	ldr	r2, [pc, #32]	; (8000f38 <count_BTN_pressed3s+0x80>)
 8000f16:	6013      	str	r3, [r2, #0]
			if(counter3s_INC<=0)
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <count_BTN_pressed3s+0x80>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	dc02      	bgt.n	8000f26 <count_BTN_pressed3s+0x6e>
				flag3s_INC=1;
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <count_BTN_pressed3s+0x84>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	601a      	str	r2, [r3, #0]
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008
 8000f34:	200000e8 	.word	0x200000e8
 8000f38:	2000000c 	.word	0x2000000c
 8000f3c:	200000ec 	.word	0x200000ec

08000f40 <BTN_INC_PRESSED_3s>:


int BTN_INC_PRESSED_3s(){
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	return flag3s_INC==1;
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <BTN_INC_PRESSED_3s+0x1c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	bf0c      	ite	eq
 8000f4c:	2301      	moveq	r3, #1
 8000f4e:	2300      	movne	r3, #0
 8000f50:	b2db      	uxtb	r3, r3
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200000ec 	.word	0x200000ec

08000f60 <BTN_DEC_PRESSED_3s>:
int BTN_DEC_PRESSED_3s(){
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
	return flag3s_DEC==1;
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <BTN_DEC_PRESSED_3s+0x1c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	bf0c      	ite	eq
 8000f6c:	2301      	moveq	r3, #1
 8000f6e:	2300      	movne	r3, #0
 8000f70:	b2db      	uxtb	r3, r3
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	200000e8 	.word	0x200000e8

08000f80 <reset_var_counter_3s>:

void reset_var_counter_3s(){
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	flag3s_INC=0;
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <reset_var_counter_3s+0x24>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
	counter3s_INC=3;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <reset_var_counter_3s+0x28>)
 8000f8c:	2203      	movs	r2, #3
 8000f8e:	601a      	str	r2, [r3, #0]
	flag3s_DEC=0;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <reset_var_counter_3s+0x2c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
	counter3s_DEC=3;
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <reset_var_counter_3s+0x30>)
 8000f98:	2203      	movs	r2, #3
 8000f9a:	601a      	str	r2, [r3, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	200000ec 	.word	0x200000ec
 8000fa8:	2000000c 	.word	0x2000000c
 8000fac:	200000e8 	.word	0x200000e8
 8000fb0:	20000008 	.word	0x20000008

08000fb4 <count_BTN_released10s>:

void count_BTN_released10s(){
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
	if(count_released10s>0)
 8000fb8:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <count_BTN_released10s+0x2c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	dd04      	ble.n	8000fca <count_BTN_released10s+0x16>
		count_released10s--;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <count_BTN_released10s+0x2c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	4a06      	ldr	r2, [pc, #24]	; (8000fe0 <count_BTN_released10s+0x2c>)
 8000fc8:	6013      	str	r3, [r2, #0]
	if(count_released10s<=0){
 8000fca:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <count_BTN_released10s+0x2c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	dc02      	bgt.n	8000fd8 <count_BTN_released10s+0x24>
		flag10s_released=1;
 8000fd2:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <count_BTN_released10s+0x30>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
	}
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	20000010 	.word	0x20000010
 8000fe4:	200000f4 	.word	0x200000f4

08000fe8 <reset_var_released_10s>:

void reset_var_released_10s(){
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
	count_released10s=10;
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <reset_var_released_10s+0x18>)
 8000fee:	220a      	movs	r2, #10
 8000ff0:	601a      	str	r2, [r3, #0]
	flag10s_released=0;
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <reset_var_released_10s+0x1c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	20000010 	.word	0x20000010
 8001004:	200000f4 	.word	0x200000f4

08001008 <BTN_RELEASED_10s>:

int BTN_RELEASED_10s(){
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
	return flag10s_released==1;
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <BTN_RELEASED_10s+0x1c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b01      	cmp	r3, #1
 8001012:	bf0c      	ite	eq
 8001014:	2301      	moveq	r3, #1
 8001016:	2300      	movne	r3, #0
 8001018:	b2db      	uxtb	r3, r3
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	bc80      	pop	{r7}
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	200000f4 	.word	0x200000f4

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102c:	f000 f9b6 	bl	800139c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001030:	f000 f80c 	bl	800104c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001034:	f000 f892 	bl	800115c <MX_GPIO_Init>
  MX_TIM2_Init();
 8001038:	f000 f844 	bl	80010c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <main+0x20>)
 800103e:	f001 f919 	bl	8002274 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_simple_buttons_run();
 8001042:	f7ff fcd3 	bl	80009ec <fsm_simple_buttons_run>
 8001046:	e7fc      	b.n	8001042 <main+0x1a>
 8001048:	200000f8 	.word	0x200000f8

0800104c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b090      	sub	sp, #64	; 0x40
 8001050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001052:	f107 0318 	add.w	r3, r7, #24
 8001056:	2228      	movs	r2, #40	; 0x28
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fcc2 	bl	80029e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106e:	2302      	movs	r3, #2
 8001070:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001072:	2301      	movs	r3, #1
 8001074:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001076:	2310      	movs	r3, #16
 8001078:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800107a:	2300      	movs	r3, #0
 800107c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107e:	f107 0318 	add.w	r3, r7, #24
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fcbe 	bl	8001a04 <HAL_RCC_OscConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800108e:	f000 f8dc 	bl	800124a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 ff2c 	bl	8001f08 <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010b6:	f000 f8c8 	bl	800124a <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3740      	adds	r7, #64	; 0x40
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d8:	463b      	mov	r3, r7
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e0:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_TIM2_Init+0x94>)
 80010e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <MX_TIM2_Init+0x94>)
 80010ea:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f0:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_TIM2_Init+0x94>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <MX_TIM2_Init+0x94>)
 80010f8:	220a      	movs	r2, #10
 80010fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_TIM2_Init+0x94>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <MX_TIM2_Init+0x94>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001108:	4813      	ldr	r0, [pc, #76]	; (8001158 <MX_TIM2_Init+0x94>)
 800110a:	f001 f863 	bl	80021d4 <HAL_TIM_Base_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001114:	f000 f899 	bl	800124a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4619      	mov	r1, r3
 8001124:	480c      	ldr	r0, [pc, #48]	; (8001158 <MX_TIM2_Init+0x94>)
 8001126:	f001 f9f9 	bl	800251c <HAL_TIM_ConfigClockSource>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001130:	f000 f88b 	bl	800124a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001134:	2300      	movs	r3, #0
 8001136:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800113c:	463b      	mov	r3, r7
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_TIM2_Init+0x94>)
 8001142:	f001 fbc1 	bl	80028c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800114c:	f000 f87d 	bl	800124a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001150:	bf00      	nop
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200000f8 	.word	0x200000f8

0800115c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001170:	4b27      	ldr	r3, [pc, #156]	; (8001210 <MX_GPIO_Init+0xb4>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a26      	ldr	r2, [pc, #152]	; (8001210 <MX_GPIO_Init+0xb4>)
 8001176:	f043 0304 	orr.w	r3, r3, #4
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b24      	ldr	r3, [pc, #144]	; (8001210 <MX_GPIO_Init+0xb4>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001188:	4b21      	ldr	r3, [pc, #132]	; (8001210 <MX_GPIO_Init+0xb4>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a20      	ldr	r2, [pc, #128]	; (8001210 <MX_GPIO_Init+0xb4>)
 800118e:	f043 0308 	orr.w	r3, r3, #8
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <MX_GPIO_Init+0xb4>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0308 	and.w	r3, r3, #8
 800119c:	603b      	str	r3, [r7, #0]
 800119e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2120      	movs	r1, #32
 80011a4:	481b      	ldr	r0, [pc, #108]	; (8001214 <MX_GPIO_Init+0xb8>)
 80011a6:	f000 fbfc 	bl	80019a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|d1_Pin
 80011aa:	2200      	movs	r2, #0
 80011ac:	217f      	movs	r1, #127	; 0x7f
 80011ae:	481a      	ldr	r0, [pc, #104]	; (8001218 <MX_GPIO_Init+0xbc>)
 80011b0:	f000 fbf7 	bl	80019a2 <HAL_GPIO_WritePin>
                          |e1_Pin|f1_Pin|g1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 80011b4:	2320      	movs	r3, #32
 80011b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b8:	2301      	movs	r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2302      	movs	r3, #2
 80011c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 0308 	add.w	r3, r7, #8
 80011c8:	4619      	mov	r1, r3
 80011ca:	4812      	ldr	r0, [pc, #72]	; (8001214 <MX_GPIO_Init+0xb8>)
 80011cc:	f000 fa56 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|d1_Pin
 80011d0:	237f      	movs	r3, #127	; 0x7f
 80011d2:	60bb      	str	r3, [r7, #8]
                          |e1_Pin|f1_Pin|g1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d4:	2301      	movs	r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2302      	movs	r3, #2
 80011de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e0:	f107 0308 	add.w	r3, r7, #8
 80011e4:	4619      	mov	r1, r3
 80011e6:	480c      	ldr	r0, [pc, #48]	; (8001218 <MX_GPIO_Init+0xbc>)
 80011e8:	f000 fa48 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_RESET_Pin BTN_INC_Pin BTN_DEC_Pin */
  GPIO_InitStruct.Pin = BTN_RESET_Pin|BTN_INC_Pin|BTN_DEC_Pin;
 80011ec:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	4619      	mov	r1, r3
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <MX_GPIO_Init+0xb8>)
 8001202:	f000 fa3b 	bl	800167c <HAL_GPIO_Init>

}
 8001206:	bf00      	nop
 8001208:	3718      	adds	r7, #24
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40021000 	.word	0x40021000
 8001214:	40010800 	.word	0x40010800
 8001218:	40010c00 	.word	0x40010c00

0800121c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef*htim){
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	TimerRun();
 8001224:	f7ff faca 	bl	80007bc <TimerRun>
	for(int i=0;i<NUM_OF_BTN;i++){
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	e005      	b.n	800123a <HAL_TIM_PeriodElapsedCallback+0x1e>
		button_reading(i);
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f7ff fb58 	bl	80008e4 <button_reading>
	for(int i=0;i<NUM_OF_BTN;i++){
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	3301      	adds	r3, #1
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	2b02      	cmp	r3, #2
 800123e:	ddf6      	ble.n	800122e <HAL_TIM_PeriodElapsedCallback+0x12>
	}
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124e:	b672      	cpsid	i
}
 8001250:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001252:	e7fe      	b.n	8001252 <Error_Handler+0x8>

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <HAL_MspInit+0x40>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	4a0d      	ldr	r2, [pc, #52]	; (8001294 <HAL_MspInit+0x40>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	6193      	str	r3, [r2, #24]
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <HAL_MspInit+0x40>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <HAL_MspInit+0x40>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	4a07      	ldr	r2, [pc, #28]	; (8001294 <HAL_MspInit+0x40>)
 8001278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800127c:	61d3      	str	r3, [r2, #28]
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <HAL_MspInit+0x40>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	40021000 	.word	0x40021000

08001298 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a8:	d113      	bne.n	80012d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012aa:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <HAL_TIM_Base_MspInit+0x44>)
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	4a0b      	ldr	r2, [pc, #44]	; (80012dc <HAL_TIM_Base_MspInit+0x44>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	61d3      	str	r3, [r2, #28]
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <HAL_TIM_Base_MspInit+0x44>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	201c      	movs	r0, #28
 80012c8:	f000 f9a1 	bl	800160e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012cc:	201c      	movs	r0, #28
 80012ce:	f000 f9ba 	bl	8001646 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012d2:	bf00      	nop
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000

080012e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012e4:	e7fe      	b.n	80012e4 <NMI_Handler+0x4>

080012e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ea:	e7fe      	b.n	80012ea <HardFault_Handler+0x4>

080012ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <MemManage_Handler+0x4>

080012f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f6:	e7fe      	b.n	80012f6 <BusFault_Handler+0x4>

080012f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012fc:	e7fe      	b.n	80012fc <UsageFault_Handler+0x4>

080012fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001326:	f000 f87f 	bl	8001428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001334:	4802      	ldr	r0, [pc, #8]	; (8001340 <TIM2_IRQHandler+0x10>)
 8001336:	f000 ffe9 	bl	800230c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200000f8 	.word	0x200000f8

08001344 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001350:	480c      	ldr	r0, [pc, #48]	; (8001384 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001352:	490d      	ldr	r1, [pc, #52]	; (8001388 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001354:	4a0d      	ldr	r2, [pc, #52]	; (800138c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001358:	e002      	b.n	8001360 <LoopCopyDataInit>

0800135a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800135c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800135e:	3304      	adds	r3, #4

08001360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001364:	d3f9      	bcc.n	800135a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001368:	4c0a      	ldr	r4, [pc, #40]	; (8001394 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800136c:	e001      	b.n	8001372 <LoopFillZerobss>

0800136e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800136e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001370:	3204      	adds	r2, #4

08001372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001374:	d3fb      	bcc.n	800136e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001376:	f7ff ffe5 	bl	8001344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800137a:	f001 fb0f 	bl	800299c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800137e:	f7ff fe53 	bl	8001028 <main>
  bx lr
 8001382:	4770      	bx	lr
  ldr r0, =_sdata
 8001384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001388:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 800138c:	08002a34 	.word	0x08002a34
  ldr r2, =_sbss
 8001390:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8001394:	20000144 	.word	0x20000144

08001398 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001398:	e7fe      	b.n	8001398 <ADC1_2_IRQHandler>
	...

0800139c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <HAL_Init+0x28>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <HAL_Init+0x28>)
 80013a6:	f043 0310 	orr.w	r3, r3, #16
 80013aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ac:	2003      	movs	r0, #3
 80013ae:	f000 f923 	bl	80015f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013b2:	200f      	movs	r0, #15
 80013b4:	f000 f808 	bl	80013c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013b8:	f7ff ff4c 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40022000 	.word	0x40022000

080013c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013d0:	4b12      	ldr	r3, [pc, #72]	; (800141c <HAL_InitTick+0x54>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <HAL_InitTick+0x58>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	4619      	mov	r1, r3
 80013da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013de:	fbb3 f3f1 	udiv	r3, r3, r1
 80013e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 f93b 	bl	8001662 <HAL_SYSTICK_Config>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e00e      	b.n	8001414 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2b0f      	cmp	r3, #15
 80013fa:	d80a      	bhi.n	8001412 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013fc:	2200      	movs	r2, #0
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	f04f 30ff 	mov.w	r0, #4294967295
 8001404:	f000 f903 	bl	800160e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001408:	4a06      	ldr	r2, [pc, #24]	; (8001424 <HAL_InitTick+0x5c>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800140e:	2300      	movs	r3, #0
 8001410:	e000      	b.n	8001414 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
}
 8001414:	4618      	mov	r0, r3
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000044 	.word	0x20000044
 8001420:	2000004c 	.word	0x2000004c
 8001424:	20000048 	.word	0x20000048

08001428 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800142c:	4b05      	ldr	r3, [pc, #20]	; (8001444 <HAL_IncTick+0x1c>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	461a      	mov	r2, r3
 8001432:	4b05      	ldr	r3, [pc, #20]	; (8001448 <HAL_IncTick+0x20>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4413      	add	r3, r2
 8001438:	4a03      	ldr	r2, [pc, #12]	; (8001448 <HAL_IncTick+0x20>)
 800143a:	6013      	str	r3, [r2, #0]
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	2000004c 	.word	0x2000004c
 8001448:	20000140 	.word	0x20000140

0800144c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return uwTick;
 8001450:	4b02      	ldr	r3, [pc, #8]	; (800145c <HAL_GetTick+0x10>)
 8001452:	681b      	ldr	r3, [r3, #0]
}
 8001454:	4618      	mov	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	20000140 	.word	0x20000140

08001460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800147c:	4013      	ands	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800148c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001492:	4a04      	ldr	r2, [pc, #16]	; (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	60d3      	str	r3, [r2, #12]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	f003 0307 	and.w	r3, r3, #7
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	db0b      	blt.n	80014ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f003 021f 	and.w	r2, r3, #31
 80014dc:	4906      	ldr	r1, [pc, #24]	; (80014f8 <__NVIC_EnableIRQ+0x34>)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	2001      	movs	r0, #1
 80014e6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	e000e100 	.word	0xe000e100

080014fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	6039      	str	r1, [r7, #0]
 8001506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150c:	2b00      	cmp	r3, #0
 800150e:	db0a      	blt.n	8001526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	b2da      	uxtb	r2, r3
 8001514:	490c      	ldr	r1, [pc, #48]	; (8001548 <__NVIC_SetPriority+0x4c>)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	0112      	lsls	r2, r2, #4
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	440b      	add	r3, r1
 8001520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001524:	e00a      	b.n	800153c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	b2da      	uxtb	r2, r3
 800152a:	4908      	ldr	r1, [pc, #32]	; (800154c <__NVIC_SetPriority+0x50>)
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	3b04      	subs	r3, #4
 8001534:	0112      	lsls	r2, r2, #4
 8001536:	b2d2      	uxtb	r2, r2
 8001538:	440b      	add	r3, r1
 800153a:	761a      	strb	r2, [r3, #24]
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000e100 	.word	0xe000e100
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001550:	b480      	push	{r7}
 8001552:	b089      	sub	sp, #36	; 0x24
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	f1c3 0307 	rsb	r3, r3, #7
 800156a:	2b04      	cmp	r3, #4
 800156c:	bf28      	it	cs
 800156e:	2304      	movcs	r3, #4
 8001570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	3304      	adds	r3, #4
 8001576:	2b06      	cmp	r3, #6
 8001578:	d902      	bls.n	8001580 <NVIC_EncodePriority+0x30>
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3b03      	subs	r3, #3
 800157e:	e000      	b.n	8001582 <NVIC_EncodePriority+0x32>
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001584:	f04f 32ff 	mov.w	r2, #4294967295
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	fa02 f303 	lsl.w	r3, r2, r3
 800158e:	43da      	mvns	r2, r3
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	401a      	ands	r2, r3
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001598:	f04f 31ff 	mov.w	r1, #4294967295
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	fa01 f303 	lsl.w	r3, r1, r3
 80015a2:	43d9      	mvns	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a8:	4313      	orrs	r3, r2
         );
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3724      	adds	r7, #36	; 0x24
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3b01      	subs	r3, #1
 80015c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015c4:	d301      	bcc.n	80015ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015c6:	2301      	movs	r3, #1
 80015c8:	e00f      	b.n	80015ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ca:	4a0a      	ldr	r2, [pc, #40]	; (80015f4 <SysTick_Config+0x40>)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015d2:	210f      	movs	r1, #15
 80015d4:	f04f 30ff 	mov.w	r0, #4294967295
 80015d8:	f7ff ff90 	bl	80014fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015dc:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <SysTick_Config+0x40>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015e2:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <SysTick_Config+0x40>)
 80015e4:	2207      	movs	r2, #7
 80015e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	e000e010 	.word	0xe000e010

080015f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ff2d 	bl	8001460 <__NVIC_SetPriorityGrouping>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800160e:	b580      	push	{r7, lr}
 8001610:	b086      	sub	sp, #24
 8001612:	af00      	add	r7, sp, #0
 8001614:	4603      	mov	r3, r0
 8001616:	60b9      	str	r1, [r7, #8]
 8001618:	607a      	str	r2, [r7, #4]
 800161a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001620:	f7ff ff42 	bl	80014a8 <__NVIC_GetPriorityGrouping>
 8001624:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	68b9      	ldr	r1, [r7, #8]
 800162a:	6978      	ldr	r0, [r7, #20]
 800162c:	f7ff ff90 	bl	8001550 <NVIC_EncodePriority>
 8001630:	4602      	mov	r2, r0
 8001632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001636:	4611      	mov	r1, r2
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff ff5f 	bl	80014fc <__NVIC_SetPriority>
}
 800163e:	bf00      	nop
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	4603      	mov	r3, r0
 800164e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff35 	bl	80014c4 <__NVIC_EnableIRQ>
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff ffa2 	bl	80015b4 <SysTick_Config>
 8001670:	4603      	mov	r3, r0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800167c:	b480      	push	{r7}
 800167e:	b08b      	sub	sp, #44	; 0x2c
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001686:	2300      	movs	r3, #0
 8001688:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800168e:	e161      	b.n	8001954 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001690:	2201      	movs	r2, #1
 8001692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	69fa      	ldr	r2, [r7, #28]
 80016a0:	4013      	ands	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	f040 8150 	bne.w	800194e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	4a97      	ldr	r2, [pc, #604]	; (8001910 <HAL_GPIO_Init+0x294>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d05e      	beq.n	8001776 <HAL_GPIO_Init+0xfa>
 80016b8:	4a95      	ldr	r2, [pc, #596]	; (8001910 <HAL_GPIO_Init+0x294>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d875      	bhi.n	80017aa <HAL_GPIO_Init+0x12e>
 80016be:	4a95      	ldr	r2, [pc, #596]	; (8001914 <HAL_GPIO_Init+0x298>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d058      	beq.n	8001776 <HAL_GPIO_Init+0xfa>
 80016c4:	4a93      	ldr	r2, [pc, #588]	; (8001914 <HAL_GPIO_Init+0x298>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d86f      	bhi.n	80017aa <HAL_GPIO_Init+0x12e>
 80016ca:	4a93      	ldr	r2, [pc, #588]	; (8001918 <HAL_GPIO_Init+0x29c>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d052      	beq.n	8001776 <HAL_GPIO_Init+0xfa>
 80016d0:	4a91      	ldr	r2, [pc, #580]	; (8001918 <HAL_GPIO_Init+0x29c>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d869      	bhi.n	80017aa <HAL_GPIO_Init+0x12e>
 80016d6:	4a91      	ldr	r2, [pc, #580]	; (800191c <HAL_GPIO_Init+0x2a0>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d04c      	beq.n	8001776 <HAL_GPIO_Init+0xfa>
 80016dc:	4a8f      	ldr	r2, [pc, #572]	; (800191c <HAL_GPIO_Init+0x2a0>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d863      	bhi.n	80017aa <HAL_GPIO_Init+0x12e>
 80016e2:	4a8f      	ldr	r2, [pc, #572]	; (8001920 <HAL_GPIO_Init+0x2a4>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d046      	beq.n	8001776 <HAL_GPIO_Init+0xfa>
 80016e8:	4a8d      	ldr	r2, [pc, #564]	; (8001920 <HAL_GPIO_Init+0x2a4>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d85d      	bhi.n	80017aa <HAL_GPIO_Init+0x12e>
 80016ee:	2b12      	cmp	r3, #18
 80016f0:	d82a      	bhi.n	8001748 <HAL_GPIO_Init+0xcc>
 80016f2:	2b12      	cmp	r3, #18
 80016f4:	d859      	bhi.n	80017aa <HAL_GPIO_Init+0x12e>
 80016f6:	a201      	add	r2, pc, #4	; (adr r2, 80016fc <HAL_GPIO_Init+0x80>)
 80016f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016fc:	08001777 	.word	0x08001777
 8001700:	08001751 	.word	0x08001751
 8001704:	08001763 	.word	0x08001763
 8001708:	080017a5 	.word	0x080017a5
 800170c:	080017ab 	.word	0x080017ab
 8001710:	080017ab 	.word	0x080017ab
 8001714:	080017ab 	.word	0x080017ab
 8001718:	080017ab 	.word	0x080017ab
 800171c:	080017ab 	.word	0x080017ab
 8001720:	080017ab 	.word	0x080017ab
 8001724:	080017ab 	.word	0x080017ab
 8001728:	080017ab 	.word	0x080017ab
 800172c:	080017ab 	.word	0x080017ab
 8001730:	080017ab 	.word	0x080017ab
 8001734:	080017ab 	.word	0x080017ab
 8001738:	080017ab 	.word	0x080017ab
 800173c:	080017ab 	.word	0x080017ab
 8001740:	08001759 	.word	0x08001759
 8001744:	0800176d 	.word	0x0800176d
 8001748:	4a76      	ldr	r2, [pc, #472]	; (8001924 <HAL_GPIO_Init+0x2a8>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d013      	beq.n	8001776 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800174e:	e02c      	b.n	80017aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	623b      	str	r3, [r7, #32]
          break;
 8001756:	e029      	b.n	80017ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	3304      	adds	r3, #4
 800175e:	623b      	str	r3, [r7, #32]
          break;
 8001760:	e024      	b.n	80017ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	3308      	adds	r3, #8
 8001768:	623b      	str	r3, [r7, #32]
          break;
 800176a:	e01f      	b.n	80017ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	330c      	adds	r3, #12
 8001772:	623b      	str	r3, [r7, #32]
          break;
 8001774:	e01a      	b.n	80017ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d102      	bne.n	8001784 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800177e:	2304      	movs	r3, #4
 8001780:	623b      	str	r3, [r7, #32]
          break;
 8001782:	e013      	b.n	80017ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d105      	bne.n	8001798 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800178c:	2308      	movs	r3, #8
 800178e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	69fa      	ldr	r2, [r7, #28]
 8001794:	611a      	str	r2, [r3, #16]
          break;
 8001796:	e009      	b.n	80017ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001798:	2308      	movs	r3, #8
 800179a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	69fa      	ldr	r2, [r7, #28]
 80017a0:	615a      	str	r2, [r3, #20]
          break;
 80017a2:	e003      	b.n	80017ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017a4:	2300      	movs	r3, #0
 80017a6:	623b      	str	r3, [r7, #32]
          break;
 80017a8:	e000      	b.n	80017ac <HAL_GPIO_Init+0x130>
          break;
 80017aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	2bff      	cmp	r3, #255	; 0xff
 80017b0:	d801      	bhi.n	80017b6 <HAL_GPIO_Init+0x13a>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	e001      	b.n	80017ba <HAL_GPIO_Init+0x13e>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3304      	adds	r3, #4
 80017ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	2bff      	cmp	r3, #255	; 0xff
 80017c0:	d802      	bhi.n	80017c8 <HAL_GPIO_Init+0x14c>
 80017c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	e002      	b.n	80017ce <HAL_GPIO_Init+0x152>
 80017c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ca:	3b08      	subs	r3, #8
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	210f      	movs	r1, #15
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	fa01 f303 	lsl.w	r3, r1, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	401a      	ands	r2, r3
 80017e0:	6a39      	ldr	r1, [r7, #32]
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	431a      	orrs	r2, r3
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 80a9 	beq.w	800194e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017fc:	4b4a      	ldr	r3, [pc, #296]	; (8001928 <HAL_GPIO_Init+0x2ac>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a49      	ldr	r2, [pc, #292]	; (8001928 <HAL_GPIO_Init+0x2ac>)
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b47      	ldr	r3, [pc, #284]	; (8001928 <HAL_GPIO_Init+0x2ac>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001814:	4a45      	ldr	r2, [pc, #276]	; (800192c <HAL_GPIO_Init+0x2b0>)
 8001816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001818:	089b      	lsrs	r3, r3, #2
 800181a:	3302      	adds	r3, #2
 800181c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001820:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	f003 0303 	and.w	r3, r3, #3
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	220f      	movs	r2, #15
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	4013      	ands	r3, r2
 8001836:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a3d      	ldr	r2, [pc, #244]	; (8001930 <HAL_GPIO_Init+0x2b4>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d00d      	beq.n	800185c <HAL_GPIO_Init+0x1e0>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a3c      	ldr	r2, [pc, #240]	; (8001934 <HAL_GPIO_Init+0x2b8>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d007      	beq.n	8001858 <HAL_GPIO_Init+0x1dc>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a3b      	ldr	r2, [pc, #236]	; (8001938 <HAL_GPIO_Init+0x2bc>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d101      	bne.n	8001854 <HAL_GPIO_Init+0x1d8>
 8001850:	2302      	movs	r3, #2
 8001852:	e004      	b.n	800185e <HAL_GPIO_Init+0x1e2>
 8001854:	2303      	movs	r3, #3
 8001856:	e002      	b.n	800185e <HAL_GPIO_Init+0x1e2>
 8001858:	2301      	movs	r3, #1
 800185a:	e000      	b.n	800185e <HAL_GPIO_Init+0x1e2>
 800185c:	2300      	movs	r3, #0
 800185e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001860:	f002 0203 	and.w	r2, r2, #3
 8001864:	0092      	lsls	r2, r2, #2
 8001866:	4093      	lsls	r3, r2
 8001868:	68fa      	ldr	r2, [r7, #12]
 800186a:	4313      	orrs	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800186e:	492f      	ldr	r1, [pc, #188]	; (800192c <HAL_GPIO_Init+0x2b0>)
 8001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001872:	089b      	lsrs	r3, r3, #2
 8001874:	3302      	adds	r3, #2
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d006      	beq.n	8001896 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001888:	4b2c      	ldr	r3, [pc, #176]	; (800193c <HAL_GPIO_Init+0x2c0>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	492b      	ldr	r1, [pc, #172]	; (800193c <HAL_GPIO_Init+0x2c0>)
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	4313      	orrs	r3, r2
 8001892:	600b      	str	r3, [r1, #0]
 8001894:	e006      	b.n	80018a4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001896:	4b29      	ldr	r3, [pc, #164]	; (800193c <HAL_GPIO_Init+0x2c0>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	43db      	mvns	r3, r3
 800189e:	4927      	ldr	r1, [pc, #156]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018a0:	4013      	ands	r3, r2
 80018a2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d006      	beq.n	80018be <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018b0:	4b22      	ldr	r3, [pc, #136]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	4921      	ldr	r1, [pc, #132]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
 80018bc:	e006      	b.n	80018cc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018be:	4b1f      	ldr	r3, [pc, #124]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	491d      	ldr	r1, [pc, #116]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d006      	beq.n	80018e6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018d8:	4b18      	ldr	r3, [pc, #96]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	4917      	ldr	r1, [pc, #92]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]
 80018e4:	e006      	b.n	80018f4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018e6:	4b15      	ldr	r3, [pc, #84]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	43db      	mvns	r3, r3
 80018ee:	4913      	ldr	r1, [pc, #76]	; (800193c <HAL_GPIO_Init+0x2c0>)
 80018f0:	4013      	ands	r3, r2
 80018f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d01f      	beq.n	8001940 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <HAL_GPIO_Init+0x2c0>)
 8001902:	68da      	ldr	r2, [r3, #12]
 8001904:	490d      	ldr	r1, [pc, #52]	; (800193c <HAL_GPIO_Init+0x2c0>)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	4313      	orrs	r3, r2
 800190a:	60cb      	str	r3, [r1, #12]
 800190c:	e01f      	b.n	800194e <HAL_GPIO_Init+0x2d2>
 800190e:	bf00      	nop
 8001910:	10320000 	.word	0x10320000
 8001914:	10310000 	.word	0x10310000
 8001918:	10220000 	.word	0x10220000
 800191c:	10210000 	.word	0x10210000
 8001920:	10120000 	.word	0x10120000
 8001924:	10110000 	.word	0x10110000
 8001928:	40021000 	.word	0x40021000
 800192c:	40010000 	.word	0x40010000
 8001930:	40010800 	.word	0x40010800
 8001934:	40010c00 	.word	0x40010c00
 8001938:	40011000 	.word	0x40011000
 800193c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001940:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <HAL_GPIO_Init+0x2f4>)
 8001942:	68da      	ldr	r2, [r3, #12]
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	43db      	mvns	r3, r3
 8001948:	4909      	ldr	r1, [pc, #36]	; (8001970 <HAL_GPIO_Init+0x2f4>)
 800194a:	4013      	ands	r3, r2
 800194c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800194e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001950:	3301      	adds	r3, #1
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195a:	fa22 f303 	lsr.w	r3, r2, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	f47f ae96 	bne.w	8001690 <HAL_GPIO_Init+0x14>
  }
}
 8001964:	bf00      	nop
 8001966:	bf00      	nop
 8001968:	372c      	adds	r7, #44	; 0x2c
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr
 8001970:	40010400 	.word	0x40010400

08001974 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	887b      	ldrh	r3, [r7, #2]
 8001986:	4013      	ands	r3, r2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800198c:	2301      	movs	r3, #1
 800198e:	73fb      	strb	r3, [r7, #15]
 8001990:	e001      	b.n	8001996 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001992:	2300      	movs	r3, #0
 8001994:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001996:	7bfb      	ldrb	r3, [r7, #15]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	460b      	mov	r3, r1
 80019ac:	807b      	strh	r3, [r7, #2]
 80019ae:	4613      	mov	r3, r2
 80019b0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019b2:	787b      	ldrb	r3, [r7, #1]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d003      	beq.n	80019c0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019b8:	887a      	ldrh	r2, [r7, #2]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019be:	e003      	b.n	80019c8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019c0:	887b      	ldrh	r3, [r7, #2]
 80019c2:	041a      	lsls	r2, r3, #16
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	611a      	str	r2, [r3, #16]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b085      	sub	sp, #20
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	460b      	mov	r3, r1
 80019dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019e4:	887a      	ldrh	r2, [r7, #2]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	4013      	ands	r3, r2
 80019ea:	041a      	lsls	r2, r3, #16
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	43d9      	mvns	r1, r3
 80019f0:	887b      	ldrh	r3, [r7, #2]
 80019f2:	400b      	ands	r3, r1
 80019f4:	431a      	orrs	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	611a      	str	r2, [r3, #16]
}
 80019fa:	bf00      	nop
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr

08001a04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e272      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f000 8087 	beq.w	8001b32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a24:	4b92      	ldr	r3, [pc, #584]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f003 030c 	and.w	r3, r3, #12
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	d00c      	beq.n	8001a4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a30:	4b8f      	ldr	r3, [pc, #572]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f003 030c 	and.w	r3, r3, #12
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d112      	bne.n	8001a62 <HAL_RCC_OscConfig+0x5e>
 8001a3c:	4b8c      	ldr	r3, [pc, #560]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a48:	d10b      	bne.n	8001a62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a4a:	4b89      	ldr	r3, [pc, #548]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d06c      	beq.n	8001b30 <HAL_RCC_OscConfig+0x12c>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d168      	bne.n	8001b30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e24c      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a6a:	d106      	bne.n	8001a7a <HAL_RCC_OscConfig+0x76>
 8001a6c:	4b80      	ldr	r3, [pc, #512]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a7f      	ldr	r2, [pc, #508]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a76:	6013      	str	r3, [r2, #0]
 8001a78:	e02e      	b.n	8001ad8 <HAL_RCC_OscConfig+0xd4>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d10c      	bne.n	8001a9c <HAL_RCC_OscConfig+0x98>
 8001a82:	4b7b      	ldr	r3, [pc, #492]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a7a      	ldr	r2, [pc, #488]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	4b78      	ldr	r3, [pc, #480]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a77      	ldr	r2, [pc, #476]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a98:	6013      	str	r3, [r2, #0]
 8001a9a:	e01d      	b.n	8001ad8 <HAL_RCC_OscConfig+0xd4>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001aa4:	d10c      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xbc>
 8001aa6:	4b72      	ldr	r3, [pc, #456]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a71      	ldr	r2, [pc, #452]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	4b6f      	ldr	r3, [pc, #444]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a6e      	ldr	r2, [pc, #440]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	e00b      	b.n	8001ad8 <HAL_RCC_OscConfig+0xd4>
 8001ac0:	4b6b      	ldr	r3, [pc, #428]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a6a      	ldr	r2, [pc, #424]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	4b68      	ldr	r3, [pc, #416]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a67      	ldr	r2, [pc, #412]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001ad2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ad6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d013      	beq.n	8001b08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae0:	f7ff fcb4 	bl	800144c <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae8:	f7ff fcb0 	bl	800144c <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b64      	cmp	r3, #100	; 0x64
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e200      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001afa:	4b5d      	ldr	r3, [pc, #372]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d0f0      	beq.n	8001ae8 <HAL_RCC_OscConfig+0xe4>
 8001b06:	e014      	b.n	8001b32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b08:	f7ff fca0 	bl	800144c <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b10:	f7ff fc9c 	bl	800144c <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b64      	cmp	r3, #100	; 0x64
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e1ec      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b22:	4b53      	ldr	r3, [pc, #332]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f0      	bne.n	8001b10 <HAL_RCC_OscConfig+0x10c>
 8001b2e:	e000      	b.n	8001b32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d063      	beq.n	8001c06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b3e:	4b4c      	ldr	r3, [pc, #304]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d00b      	beq.n	8001b62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b4a:	4b49      	ldr	r3, [pc, #292]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f003 030c 	and.w	r3, r3, #12
 8001b52:	2b08      	cmp	r3, #8
 8001b54:	d11c      	bne.n	8001b90 <HAL_RCC_OscConfig+0x18c>
 8001b56:	4b46      	ldr	r3, [pc, #280]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d116      	bne.n	8001b90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b62:	4b43      	ldr	r3, [pc, #268]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d005      	beq.n	8001b7a <HAL_RCC_OscConfig+0x176>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	691b      	ldr	r3, [r3, #16]
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d001      	beq.n	8001b7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e1c0      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7a:	4b3d      	ldr	r3, [pc, #244]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	4939      	ldr	r1, [pc, #228]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b8e:	e03a      	b.n	8001c06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d020      	beq.n	8001bda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b98:	4b36      	ldr	r3, [pc, #216]	; (8001c74 <HAL_RCC_OscConfig+0x270>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9e:	f7ff fc55 	bl	800144c <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba6:	f7ff fc51 	bl	800144c <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e1a1      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb8:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc4:	4b2a      	ldr	r3, [pc, #168]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	4927      	ldr	r1, [pc, #156]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	600b      	str	r3, [r1, #0]
 8001bd8:	e015      	b.n	8001c06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bda:	4b26      	ldr	r3, [pc, #152]	; (8001c74 <HAL_RCC_OscConfig+0x270>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff fc34 	bl	800144c <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be8:	f7ff fc30 	bl	800144c <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e180      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1f0      	bne.n	8001be8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d03a      	beq.n	8001c88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d019      	beq.n	8001c4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c1a:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c20:	f7ff fc14 	bl	800144c <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c28:	f7ff fc10 	bl	800144c <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e160      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c46:	2001      	movs	r0, #1
 8001c48:	f000 faa6 	bl	8002198 <RCC_Delay>
 8001c4c:	e01c      	b.n	8001c88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c4e:	4b0a      	ldr	r3, [pc, #40]	; (8001c78 <HAL_RCC_OscConfig+0x274>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c54:	f7ff fbfa 	bl	800144c <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5a:	e00f      	b.n	8001c7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c5c:	f7ff fbf6 	bl	800144c <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d908      	bls.n	8001c7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e146      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
 8001c6e:	bf00      	nop
 8001c70:	40021000 	.word	0x40021000
 8001c74:	42420000 	.word	0x42420000
 8001c78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c7c:	4b92      	ldr	r3, [pc, #584]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1e9      	bne.n	8001c5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f000 80a6 	beq.w	8001de2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c9a:	4b8b      	ldr	r3, [pc, #556]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10d      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca6:	4b88      	ldr	r3, [pc, #544]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	4a87      	ldr	r2, [pc, #540]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	61d3      	str	r3, [r2, #28]
 8001cb2:	4b85      	ldr	r3, [pc, #532]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc2:	4b82      	ldr	r3, [pc, #520]	; (8001ecc <HAL_RCC_OscConfig+0x4c8>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d118      	bne.n	8001d00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cce:	4b7f      	ldr	r3, [pc, #508]	; (8001ecc <HAL_RCC_OscConfig+0x4c8>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a7e      	ldr	r2, [pc, #504]	; (8001ecc <HAL_RCC_OscConfig+0x4c8>)
 8001cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cda:	f7ff fbb7 	bl	800144c <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ce2:	f7ff fbb3 	bl	800144c <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b64      	cmp	r3, #100	; 0x64
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e103      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf4:	4b75      	ldr	r3, [pc, #468]	; (8001ecc <HAL_RCC_OscConfig+0x4c8>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d106      	bne.n	8001d16 <HAL_RCC_OscConfig+0x312>
 8001d08:	4b6f      	ldr	r3, [pc, #444]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d0a:	6a1b      	ldr	r3, [r3, #32]
 8001d0c:	4a6e      	ldr	r2, [pc, #440]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	6213      	str	r3, [r2, #32]
 8001d14:	e02d      	b.n	8001d72 <HAL_RCC_OscConfig+0x36e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10c      	bne.n	8001d38 <HAL_RCC_OscConfig+0x334>
 8001d1e:	4b6a      	ldr	r3, [pc, #424]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	4a69      	ldr	r2, [pc, #420]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	f023 0301 	bic.w	r3, r3, #1
 8001d28:	6213      	str	r3, [r2, #32]
 8001d2a:	4b67      	ldr	r3, [pc, #412]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	4a66      	ldr	r2, [pc, #408]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d30:	f023 0304 	bic.w	r3, r3, #4
 8001d34:	6213      	str	r3, [r2, #32]
 8001d36:	e01c      	b.n	8001d72 <HAL_RCC_OscConfig+0x36e>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2b05      	cmp	r3, #5
 8001d3e:	d10c      	bne.n	8001d5a <HAL_RCC_OscConfig+0x356>
 8001d40:	4b61      	ldr	r3, [pc, #388]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	4a60      	ldr	r2, [pc, #384]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d46:	f043 0304 	orr.w	r3, r3, #4
 8001d4a:	6213      	str	r3, [r2, #32]
 8001d4c:	4b5e      	ldr	r3, [pc, #376]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	4a5d      	ldr	r2, [pc, #372]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	6213      	str	r3, [r2, #32]
 8001d58:	e00b      	b.n	8001d72 <HAL_RCC_OscConfig+0x36e>
 8001d5a:	4b5b      	ldr	r3, [pc, #364]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4a5a      	ldr	r2, [pc, #360]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	6213      	str	r3, [r2, #32]
 8001d66:	4b58      	ldr	r3, [pc, #352]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	4a57      	ldr	r2, [pc, #348]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d6c:	f023 0304 	bic.w	r3, r3, #4
 8001d70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d015      	beq.n	8001da6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7a:	f7ff fb67 	bl	800144c <HAL_GetTick>
 8001d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d80:	e00a      	b.n	8001d98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d82:	f7ff fb63 	bl	800144c <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e0b1      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d98:	4b4b      	ldr	r3, [pc, #300]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0ee      	beq.n	8001d82 <HAL_RCC_OscConfig+0x37e>
 8001da4:	e014      	b.n	8001dd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da6:	f7ff fb51 	bl	800144c <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dae:	f7ff fb4d 	bl	800144c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e09b      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc4:	4b40      	ldr	r3, [pc, #256]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1ee      	bne.n	8001dae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dd0:	7dfb      	ldrb	r3, [r7, #23]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d105      	bne.n	8001de2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd6:	4b3c      	ldr	r3, [pc, #240]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	4a3b      	ldr	r2, [pc, #236]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001de0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 8087 	beq.w	8001efa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dec:	4b36      	ldr	r3, [pc, #216]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 030c 	and.w	r3, r3, #12
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d061      	beq.n	8001ebc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d146      	bne.n	8001e8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e00:	4b33      	ldr	r3, [pc, #204]	; (8001ed0 <HAL_RCC_OscConfig+0x4cc>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e06:	f7ff fb21 	bl	800144c <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0e:	f7ff fb1d 	bl	800144c <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e06d      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e20:	4b29      	ldr	r3, [pc, #164]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1f0      	bne.n	8001e0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e34:	d108      	bne.n	8001e48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e36:	4b24      	ldr	r3, [pc, #144]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	4921      	ldr	r1, [pc, #132]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e48:	4b1f      	ldr	r3, [pc, #124]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a19      	ldr	r1, [r3, #32]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	491b      	ldr	r1, [pc, #108]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e60:	4b1b      	ldr	r3, [pc, #108]	; (8001ed0 <HAL_RCC_OscConfig+0x4cc>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e66:	f7ff faf1 	bl	800144c <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6e:	f7ff faed 	bl	800144c <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e03d      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e80:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0f0      	beq.n	8001e6e <HAL_RCC_OscConfig+0x46a>
 8001e8c:	e035      	b.n	8001efa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8e:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <HAL_RCC_OscConfig+0x4cc>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff fada 	bl	800144c <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9c:	f7ff fad6 	bl	800144c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e026      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_RCC_OscConfig+0x4c4>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1f0      	bne.n	8001e9c <HAL_RCC_OscConfig+0x498>
 8001eba:	e01e      	b.n	8001efa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	69db      	ldr	r3, [r3, #28]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d107      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e019      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40007000 	.word	0x40007000
 8001ed0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <HAL_RCC_OscConfig+0x500>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d106      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d001      	beq.n	8001efa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e000      	b.n	8001efc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40021000 	.word	0x40021000

08001f08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e0d0      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f1c:	4b6a      	ldr	r3, [pc, #424]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	683a      	ldr	r2, [r7, #0]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d910      	bls.n	8001f4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f2a:	4b67      	ldr	r3, [pc, #412]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f023 0207 	bic.w	r2, r3, #7
 8001f32:	4965      	ldr	r1, [pc, #404]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3a:	4b63      	ldr	r3, [pc, #396]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d001      	beq.n	8001f4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e0b8      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d020      	beq.n	8001f9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0304 	and.w	r3, r3, #4
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d005      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f64:	4b59      	ldr	r3, [pc, #356]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	4a58      	ldr	r2, [pc, #352]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d005      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f7c:	4b53      	ldr	r3, [pc, #332]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4a52      	ldr	r2, [pc, #328]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001f82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f88:	4b50      	ldr	r3, [pc, #320]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	494d      	ldr	r1, [pc, #308]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d040      	beq.n	8002028 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d107      	bne.n	8001fbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fae:	4b47      	ldr	r3, [pc, #284]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d115      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e07f      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d107      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc6:	4b41      	ldr	r3, [pc, #260]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d109      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e073      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd6:	4b3d      	ldr	r3, [pc, #244]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e06b      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fe6:	4b39      	ldr	r3, [pc, #228]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f023 0203 	bic.w	r2, r3, #3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4936      	ldr	r1, [pc, #216]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ff8:	f7ff fa28 	bl	800144c <HAL_GetTick>
 8001ffc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	e00a      	b.n	8002016 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002000:	f7ff fa24 	bl	800144c <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	f241 3288 	movw	r2, #5000	; 0x1388
 800200e:	4293      	cmp	r3, r2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e053      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002016:	4b2d      	ldr	r3, [pc, #180]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f003 020c 	and.w	r2, r3, #12
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	429a      	cmp	r2, r3
 8002026:	d1eb      	bne.n	8002000 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002028:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d210      	bcs.n	8002058 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b24      	ldr	r3, [pc, #144]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 0207 	bic.w	r2, r3, #7
 800203e:	4922      	ldr	r1, [pc, #136]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b20      	ldr	r3, [pc, #128]	; (80020c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e032      	b.n	80020be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	d008      	beq.n	8002076 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002064:	4b19      	ldr	r3, [pc, #100]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	4916      	ldr	r1, [pc, #88]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0308 	and.w	r3, r3, #8
 800207e:	2b00      	cmp	r3, #0
 8002080:	d009      	beq.n	8002096 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002082:	4b12      	ldr	r3, [pc, #72]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	490e      	ldr	r1, [pc, #56]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 8002092:	4313      	orrs	r3, r2
 8002094:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002096:	f000 f821 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 800209a:	4602      	mov	r2, r0
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	091b      	lsrs	r3, r3, #4
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	490a      	ldr	r1, [pc, #40]	; (80020d0 <HAL_RCC_ClockConfig+0x1c8>)
 80020a8:	5ccb      	ldrb	r3, [r1, r3]
 80020aa:	fa22 f303 	lsr.w	r3, r2, r3
 80020ae:	4a09      	ldr	r2, [pc, #36]	; (80020d4 <HAL_RCC_ClockConfig+0x1cc>)
 80020b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020b2:	4b09      	ldr	r3, [pc, #36]	; (80020d8 <HAL_RCC_ClockConfig+0x1d0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff f986 	bl	80013c8 <HAL_InitTick>

  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40022000 	.word	0x40022000
 80020cc:	40021000 	.word	0x40021000
 80020d0:	08002a1c 	.word	0x08002a1c
 80020d4:	20000044 	.word	0x20000044
 80020d8:	20000048 	.word	0x20000048

080020dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020dc:	b490      	push	{r4, r7}
 80020de:	b08a      	sub	sp, #40	; 0x28
 80020e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80020e2:	4b29      	ldr	r3, [pc, #164]	; (8002188 <HAL_RCC_GetSysClockFreq+0xac>)
 80020e4:	1d3c      	adds	r4, r7, #4
 80020e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80020ec:	f240 2301 	movw	r3, #513	; 0x201
 80020f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
 80020f6:	2300      	movs	r3, #0
 80020f8:	61bb      	str	r3, [r7, #24]
 80020fa:	2300      	movs	r3, #0
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002102:	2300      	movs	r3, #0
 8002104:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002106:	4b21      	ldr	r3, [pc, #132]	; (800218c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b04      	cmp	r3, #4
 8002114:	d002      	beq.n	800211c <HAL_RCC_GetSysClockFreq+0x40>
 8002116:	2b08      	cmp	r3, #8
 8002118:	d003      	beq.n	8002122 <HAL_RCC_GetSysClockFreq+0x46>
 800211a:	e02b      	b.n	8002174 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_RCC_GetSysClockFreq+0xb4>)
 800211e:	623b      	str	r3, [r7, #32]
      break;
 8002120:	e02b      	b.n	800217a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	0c9b      	lsrs	r3, r3, #18
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	3328      	adds	r3, #40	; 0x28
 800212c:	443b      	add	r3, r7
 800212e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002132:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d012      	beq.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800213e:	4b13      	ldr	r3, [pc, #76]	; (800218c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	0c5b      	lsrs	r3, r3, #17
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	3328      	adds	r3, #40	; 0x28
 800214a:	443b      	add	r3, r7
 800214c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002150:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	4a0e      	ldr	r2, [pc, #56]	; (8002190 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002156:	fb03 f202 	mul.w	r2, r3, r2
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
 8002162:	e004      	b.n	800216e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	4a0b      	ldr	r2, [pc, #44]	; (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002168:	fb02 f303 	mul.w	r3, r2, r3
 800216c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	623b      	str	r3, [r7, #32]
      break;
 8002172:	e002      	b.n	800217a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002176:	623b      	str	r3, [r7, #32]
      break;
 8002178:	bf00      	nop
    }
  }
  return sysclockfreq;
 800217a:	6a3b      	ldr	r3, [r7, #32]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3728      	adds	r7, #40	; 0x28
 8002180:	46bd      	mov	sp, r7
 8002182:	bc90      	pop	{r4, r7}
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	08002a0c 	.word	0x08002a0c
 800218c:	40021000 	.word	0x40021000
 8002190:	007a1200 	.word	0x007a1200
 8002194:	003d0900 	.word	0x003d0900

08002198 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021a0:	4b0a      	ldr	r3, [pc, #40]	; (80021cc <RCC_Delay+0x34>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a0a      	ldr	r2, [pc, #40]	; (80021d0 <RCC_Delay+0x38>)
 80021a6:	fba2 2303 	umull	r2, r3, r2, r3
 80021aa:	0a5b      	lsrs	r3, r3, #9
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021b4:	bf00      	nop
  }
  while (Delay --);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1e5a      	subs	r2, r3, #1
 80021ba:	60fa      	str	r2, [r7, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1f9      	bne.n	80021b4 <RCC_Delay+0x1c>
}
 80021c0:	bf00      	nop
 80021c2:	bf00      	nop
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	20000044 	.word	0x20000044
 80021d0:	10624dd3 	.word	0x10624dd3

080021d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e041      	b.n	800226a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d106      	bne.n	8002200 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff f84c 	bl	8001298 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2202      	movs	r2, #2
 8002204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3304      	adds	r3, #4
 8002210:	4619      	mov	r1, r3
 8002212:	4610      	mov	r0, r2
 8002214:	f000 fa6a 	bl	80026ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b01      	cmp	r3, #1
 8002286:	d001      	beq.n	800228c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e035      	b.n	80022f8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2202      	movs	r2, #2
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f042 0201 	orr.w	r2, r2, #1
 80022a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a16      	ldr	r2, [pc, #88]	; (8002304 <HAL_TIM_Base_Start_IT+0x90>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d009      	beq.n	80022c2 <HAL_TIM_Base_Start_IT+0x4e>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022b6:	d004      	beq.n	80022c2 <HAL_TIM_Base_Start_IT+0x4e>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a12      	ldr	r2, [pc, #72]	; (8002308 <HAL_TIM_Base_Start_IT+0x94>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d111      	bne.n	80022e6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b06      	cmp	r3, #6
 80022d2:	d010      	beq.n	80022f6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0201 	orr.w	r2, r2, #1
 80022e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022e4:	e007      	b.n	80022f6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40012c00 	.word	0x40012c00
 8002308:	40000400 	.word	0x40000400

0800230c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b02      	cmp	r3, #2
 8002320:	d122      	bne.n	8002368 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b02      	cmp	r3, #2
 800232e:	d11b      	bne.n	8002368 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 0202 	mvn.w	r2, #2
 8002338:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f9b1 	bl	80026b6 <HAL_TIM_IC_CaptureCallback>
 8002354:	e005      	b.n	8002362 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f9a4 	bl	80026a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 f9b3 	bl	80026c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	2b04      	cmp	r3, #4
 8002374:	d122      	bne.n	80023bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b04      	cmp	r3, #4
 8002382:	d11b      	bne.n	80023bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f06f 0204 	mvn.w	r2, #4
 800238c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2202      	movs	r2, #2
 8002392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 f987 	bl	80026b6 <HAL_TIM_IC_CaptureCallback>
 80023a8:	e005      	b.n	80023b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 f97a 	bl	80026a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f000 f989 	bl	80026c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d122      	bne.n	8002410 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d11b      	bne.n	8002410 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f06f 0208 	mvn.w	r2, #8
 80023e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2204      	movs	r2, #4
 80023e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f95d 	bl	80026b6 <HAL_TIM_IC_CaptureCallback>
 80023fc:	e005      	b.n	800240a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f950 	bl	80026a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f000 f95f 	bl	80026c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	2b10      	cmp	r3, #16
 800241c:	d122      	bne.n	8002464 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f003 0310 	and.w	r3, r3, #16
 8002428:	2b10      	cmp	r3, #16
 800242a:	d11b      	bne.n	8002464 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0210 	mvn.w	r2, #16
 8002434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2208      	movs	r2, #8
 800243a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f933 	bl	80026b6 <HAL_TIM_IC_CaptureCallback>
 8002450:	e005      	b.n	800245e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f926 	bl	80026a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f935 	bl	80026c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b01      	cmp	r3, #1
 8002470:	d10e      	bne.n	8002490 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f003 0301 	and.w	r3, r3, #1
 800247c:	2b01      	cmp	r3, #1
 800247e:	d107      	bne.n	8002490 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0201 	mvn.w	r2, #1
 8002488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe fec6 	bl	800121c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800249a:	2b80      	cmp	r3, #128	; 0x80
 800249c:	d10e      	bne.n	80024bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a8:	2b80      	cmp	r3, #128	; 0x80
 80024aa:	d107      	bne.n	80024bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 fa67 	bl	800298a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c6:	2b40      	cmp	r3, #64	; 0x40
 80024c8:	d10e      	bne.n	80024e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d4:	2b40      	cmp	r3, #64	; 0x40
 80024d6:	d107      	bne.n	80024e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f8f9 	bl	80026da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	f003 0320 	and.w	r3, r3, #32
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d10e      	bne.n	8002514 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	f003 0320 	and.w	r3, r3, #32
 8002500:	2b20      	cmp	r3, #32
 8002502:	d107      	bne.n	8002514 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f06f 0220 	mvn.w	r2, #32
 800250c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 fa32 	bl	8002978 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <HAL_TIM_ConfigClockSource+0x18>
 8002530:	2302      	movs	r3, #2
 8002532:	e0b3      	b.n	800269c <HAL_TIM_ConfigClockSource+0x180>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2202      	movs	r2, #2
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002552:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800255a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800256c:	d03e      	beq.n	80025ec <HAL_TIM_ConfigClockSource+0xd0>
 800256e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002572:	f200 8087 	bhi.w	8002684 <HAL_TIM_ConfigClockSource+0x168>
 8002576:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800257a:	f000 8085 	beq.w	8002688 <HAL_TIM_ConfigClockSource+0x16c>
 800257e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002582:	d87f      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 8002584:	2b70      	cmp	r3, #112	; 0x70
 8002586:	d01a      	beq.n	80025be <HAL_TIM_ConfigClockSource+0xa2>
 8002588:	2b70      	cmp	r3, #112	; 0x70
 800258a:	d87b      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 800258c:	2b60      	cmp	r3, #96	; 0x60
 800258e:	d050      	beq.n	8002632 <HAL_TIM_ConfigClockSource+0x116>
 8002590:	2b60      	cmp	r3, #96	; 0x60
 8002592:	d877      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 8002594:	2b50      	cmp	r3, #80	; 0x50
 8002596:	d03c      	beq.n	8002612 <HAL_TIM_ConfigClockSource+0xf6>
 8002598:	2b50      	cmp	r3, #80	; 0x50
 800259a:	d873      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 800259c:	2b40      	cmp	r3, #64	; 0x40
 800259e:	d058      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0x136>
 80025a0:	2b40      	cmp	r3, #64	; 0x40
 80025a2:	d86f      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 80025a4:	2b30      	cmp	r3, #48	; 0x30
 80025a6:	d064      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x156>
 80025a8:	2b30      	cmp	r3, #48	; 0x30
 80025aa:	d86b      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 80025ac:	2b20      	cmp	r3, #32
 80025ae:	d060      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x156>
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d867      	bhi.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d05c      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x156>
 80025b8:	2b10      	cmp	r3, #16
 80025ba:	d05a      	beq.n	8002672 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80025bc:	e062      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6818      	ldr	r0, [r3, #0]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	6899      	ldr	r1, [r3, #8]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f000 f95c 	bl	800288a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	609a      	str	r2, [r3, #8]
      break;
 80025ea:	e04e      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	6899      	ldr	r1, [r3, #8]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	f000 f945 	bl	800288a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800260e:	609a      	str	r2, [r3, #8]
      break;
 8002610:	e03b      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	6859      	ldr	r1, [r3, #4]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	461a      	mov	r2, r3
 8002620:	f000 f8bc 	bl	800279c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2150      	movs	r1, #80	; 0x50
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f913 	bl	8002856 <TIM_ITRx_SetConfig>
      break;
 8002630:	e02b      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6818      	ldr	r0, [r3, #0]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	6859      	ldr	r1, [r3, #4]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	461a      	mov	r2, r3
 8002640:	f000 f8da 	bl	80027f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2160      	movs	r1, #96	; 0x60
 800264a:	4618      	mov	r0, r3
 800264c:	f000 f903 	bl	8002856 <TIM_ITRx_SetConfig>
      break;
 8002650:	e01b      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	6859      	ldr	r1, [r3, #4]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	461a      	mov	r2, r3
 8002660:	f000 f89c 	bl	800279c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2140      	movs	r1, #64	; 0x40
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f8f3 	bl	8002856 <TIM_ITRx_SetConfig>
      break;
 8002670:	e00b      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	4610      	mov	r0, r2
 800267e:	f000 f8ea 	bl	8002856 <TIM_ITRx_SetConfig>
        break;
 8002682:	e002      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002684:	bf00      	nop
 8002686:	e000      	b.n	800268a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002688:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr

080026b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr

080026da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr

080026ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a25      	ldr	r2, [pc, #148]	; (8002794 <TIM_Base_SetConfig+0xa8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d007      	beq.n	8002714 <TIM_Base_SetConfig+0x28>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800270a:	d003      	beq.n	8002714 <TIM_Base_SetConfig+0x28>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a22      	ldr	r2, [pc, #136]	; (8002798 <TIM_Base_SetConfig+0xac>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d108      	bne.n	8002726 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800271a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	4313      	orrs	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a1a      	ldr	r2, [pc, #104]	; (8002794 <TIM_Base_SetConfig+0xa8>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d007      	beq.n	800273e <TIM_Base_SetConfig+0x52>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002734:	d003      	beq.n	800273e <TIM_Base_SetConfig+0x52>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a17      	ldr	r2, [pc, #92]	; (8002798 <TIM_Base_SetConfig+0xac>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d108      	bne.n	8002750 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	4313      	orrs	r3, r2
 800274e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	4313      	orrs	r3, r2
 800275c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a07      	ldr	r2, [pc, #28]	; (8002794 <TIM_Base_SetConfig+0xa8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d103      	bne.n	8002784 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	615a      	str	r2, [r3, #20]
}
 800278a:	bf00      	nop
 800278c:	3714      	adds	r7, #20
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	40012c00 	.word	0x40012c00
 8002798:	40000400 	.word	0x40000400

0800279c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800279c:	b480      	push	{r7}
 800279e:	b087      	sub	sp, #28
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	f023 0201 	bic.w	r2, r3, #1
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	011b      	lsls	r3, r3, #4
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f023 030a 	bic.w	r3, r3, #10
 80027d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	4313      	orrs	r3, r2
 80027e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	621a      	str	r2, [r3, #32]
}
 80027ee:	bf00      	nop
 80027f0:	371c      	adds	r7, #28
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b087      	sub	sp, #28
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	f023 0210 	bic.w	r2, r3, #16
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002822:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	031b      	lsls	r3, r3, #12
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	4313      	orrs	r3, r2
 800282c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002834:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	4313      	orrs	r3, r2
 800283e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	621a      	str	r2, [r3, #32]
}
 800284c:	bf00      	nop
 800284e:	371c      	adds	r7, #28
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002856:	b480      	push	{r7}
 8002858:	b085      	sub	sp, #20
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
 800285e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800286c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	4313      	orrs	r3, r2
 8002874:	f043 0307 	orr.w	r3, r3, #7
 8002878:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	609a      	str	r2, [r3, #8]
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr

0800288a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800288a:	b480      	push	{r7}
 800288c:	b087      	sub	sp, #28
 800288e:	af00      	add	r7, sp, #0
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
 8002896:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	021a      	lsls	r2, r3, #8
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	431a      	orrs	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	609a      	str	r2, [r3, #8]
}
 80028be:	bf00      	nop
 80028c0:	371c      	adds	r7, #28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d101      	bne.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028dc:	2302      	movs	r3, #2
 80028de:	e041      	b.n	8002964 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2202      	movs	r2, #2
 80028ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002906:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	4313      	orrs	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a14      	ldr	r2, [pc, #80]	; (8002970 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d009      	beq.n	8002938 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800292c:	d004      	beq.n	8002938 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a10      	ldr	r2, [pc, #64]	; (8002974 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d10c      	bne.n	8002952 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800293e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	4313      	orrs	r3, r2
 8002948:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40012c00 	.word	0x40012c00
 8002974:	40000400 	.word	0x40000400

08002978 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr

0800298a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <__libc_init_array>:
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	2600      	movs	r6, #0
 80029a0:	4d0c      	ldr	r5, [pc, #48]	; (80029d4 <__libc_init_array+0x38>)
 80029a2:	4c0d      	ldr	r4, [pc, #52]	; (80029d8 <__libc_init_array+0x3c>)
 80029a4:	1b64      	subs	r4, r4, r5
 80029a6:	10a4      	asrs	r4, r4, #2
 80029a8:	42a6      	cmp	r6, r4
 80029aa:	d109      	bne.n	80029c0 <__libc_init_array+0x24>
 80029ac:	f000 f822 	bl	80029f4 <_init>
 80029b0:	2600      	movs	r6, #0
 80029b2:	4d0a      	ldr	r5, [pc, #40]	; (80029dc <__libc_init_array+0x40>)
 80029b4:	4c0a      	ldr	r4, [pc, #40]	; (80029e0 <__libc_init_array+0x44>)
 80029b6:	1b64      	subs	r4, r4, r5
 80029b8:	10a4      	asrs	r4, r4, #2
 80029ba:	42a6      	cmp	r6, r4
 80029bc:	d105      	bne.n	80029ca <__libc_init_array+0x2e>
 80029be:	bd70      	pop	{r4, r5, r6, pc}
 80029c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c4:	4798      	blx	r3
 80029c6:	3601      	adds	r6, #1
 80029c8:	e7ee      	b.n	80029a8 <__libc_init_array+0xc>
 80029ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ce:	4798      	blx	r3
 80029d0:	3601      	adds	r6, #1
 80029d2:	e7f2      	b.n	80029ba <__libc_init_array+0x1e>
 80029d4:	08002a2c 	.word	0x08002a2c
 80029d8:	08002a2c 	.word	0x08002a2c
 80029dc:	08002a2c 	.word	0x08002a2c
 80029e0:	08002a30 	.word	0x08002a30

080029e4 <memset>:
 80029e4:	4603      	mov	r3, r0
 80029e6:	4402      	add	r2, r0
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d100      	bne.n	80029ee <memset+0xa>
 80029ec:	4770      	bx	lr
 80029ee:	f803 1b01 	strb.w	r1, [r3], #1
 80029f2:	e7f9      	b.n	80029e8 <memset+0x4>

080029f4 <_init>:
 80029f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f6:	bf00      	nop
 80029f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fa:	bc08      	pop	{r3}
 80029fc:	469e      	mov	lr, r3
 80029fe:	4770      	bx	lr

08002a00 <_fini>:
 8002a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a02:	bf00      	nop
 8002a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a06:	bc08      	pop	{r3}
 8002a08:	469e      	mov	lr, r3
 8002a0a:	4770      	bx	lr
