# ECE552 Project

## Phase 1

### Modules Needed

- undertest
- two memory file needed : instruction.img and data.img
- testbench:  test project-phase1-testbench.v 


## Phase 2
- forwarding unit
- hazard detector
- branch compare
- stage registers
- others to update: mux, control signal 