<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-tul169-boot.info - hw/ast-bmc/ast-sf-ctrl.c</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">hw/ast-bmc</a> - ast-sf-ctrl.c<span style="font-size: 80%;"> (source / <a href="ast-sf-ctrl.c.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-tul169-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">294</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-02-25</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">138</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : #include &lt;stdint.h&gt;
<span class="lineNum">      17 </span>                :            : #include &lt;stdbool.h&gt;
<span class="lineNum">      18 </span>                :            : #include &lt;stdlib.h&gt;
<span class="lineNum">      19 </span>                :            : #include &lt;errno.h&gt;
<span class="lineNum">      20 </span>                :            : #include &lt;stdio.h&gt;
<span class="lineNum">      21 </span>                :            : #include &lt;string.h&gt;
<span class="lineNum">      22 </span>                :            : 
<span class="lineNum">      23 </span>                :            : #include &lt;libflash/libflash.h&gt;
<span class="lineNum">      24 </span>                :            : #include &lt;libflash/libflash-priv.h&gt;
<span class="lineNum">      25 </span>                :            : 
<span class="lineNum">      26 </span>                :            : #include &quot;ast.h&quot;
<span class="lineNum">      27 </span>                :            : 
<span class="lineNum">      28 </span>                :            : #ifndef __unused
<span class="lineNum">      29 </span>                :            : #define __unused __attribute__((unused))
<span class="lineNum">      30 </span>                :            : #endif
<span class="lineNum">      31 </span>                :            : 
<span class="lineNum">      32 </span>                :            : #define CALIBRATE_BUF_SIZE      16384
<span class="lineNum">      33 </span>                :            : 
<span class="lineNum">      34 </span>                :            : struct ast_sf_ctrl {
<span class="lineNum">      35 </span>                :            :         /* We have 2 controllers, one for the BMC flash, one for the PNOR */
<span class="lineNum">      36 </span>                :            :         uint8_t                 type;
<span class="lineNum">      37 </span>                :            : 
<span class="lineNum">      38 </span>                :            :         /* Address and previous value of the ctrl register */
<span class="lineNum">      39 </span>                :            :         uint32_t                ctl_reg;
<span class="lineNum">      40 </span>                :            : 
<span class="lineNum">      41 </span>                :            :         /* Control register value for normal commands */
<span class="lineNum">      42 </span>                :            :         uint32_t                ctl_val;
<span class="lineNum">      43 </span>                :            : 
<span class="lineNum">      44 </span>                :            :         /* Control register value for (fast) reads */
<span class="lineNum">      45 </span>                :            :         uint32_t                ctl_read_val;
<span class="lineNum">      46 </span>                :            : 
<span class="lineNum">      47 </span>                :            :         /* Flash read timing register  */
<span class="lineNum">      48 </span>                :            :         uint32_t                fread_timing_reg;
<span class="lineNum">      49 </span>                :            :         uint32_t                fread_timing_val;
<span class="lineNum">      50 </span>                :            : 
<span class="lineNum">      51 </span>                :            :         /* Address of the flash mapping */
<span class="lineNum">      52 </span>                :            :         uint32_t                flash;
<span class="lineNum">      53 </span>                :            : 
<span class="lineNum">      54 </span>                :            :         /* Current 4b mode */
<span class="lineNum">      55 </span>                :            :         bool                    mode_4b;
<span class="lineNum">      56 </span>                :            : 
<span class="lineNum">      57 </span>                :            :         /* Callbacks */
<span class="lineNum">      58 </span>                :            :         struct spi_flash_ctrl   ops;
<span class="lineNum">      59 </span>                :            : };
<span class="lineNum">      60 </span>                :            : 
<span class="lineNum">      61 </span>                :            : static uint32_t ast_ahb_freq;
<span class="lineNum">      62 </span>                :            : 
<span class="lineNum">      63 </span>                :            : static const uint32_t ast_ct_hclk_divs[] = {
<span class="lineNum">      64 </span>                :            :         0xf, /* HCLK */
<span class="lineNum">      65 </span>                :            :         0x7, /* HCLK/2 */
<span class="lineNum">      66 </span>                :            :         0xe, /* HCLK/3 */
<span class="lineNum">      67 </span>                :            :         0x6, /* HCLK/4 */
<span class="lineNum">      68 </span>                :            :         0xd, /* HCLK/5 */
<a name="69"><span class="lineNum">      69 </span>                :            : };</a>
<span class="lineNum">      70 </span>                :            : 
<span class="lineNum">      71 </span>                :<span class="lineNoCov">          0 : static int ast_sf_start_cmd(struct ast_sf_ctrl *ct, uint8_t cmd)</span>
<span class="lineNum">      72 </span>                :            : {
<span class="lineNum">      73 </span>                :            :         /* Switch to user mode, CE# dropped */
<span class="lineNum">      74 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_val | 7, ct-&gt;ctl_reg);</span>
<span class="lineNum">      75 </span>                :            : 
<span class="lineNum">      76 </span>                :            :         /* user mode, CE# active */
<span class="lineNum">      77 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_val | 3, ct-&gt;ctl_reg);</span>
<span class="lineNum">      78 </span>                :            : 
<span class="lineNum">      79 </span>                :            :         /* write cmd */
<span class="lineNum">      80 </span>                :<span class="lineNoCov">          0 :         return ast_copy_to_ahb(ct-&gt;flash, &amp;cmd, 1);</span>
<a name="81"><span class="lineNum">      81 </span>                :            : }</a>
<span class="lineNum">      82 </span>                :            : 
<span class="lineNum">      83 </span>                :<span class="lineNoCov">          0 : static void ast_sf_end_cmd(struct ast_sf_ctrl *ct)</span>
<span class="lineNum">      84 </span>                :            : {
<span class="lineNum">      85 </span>                :            :         /* clear CE# */
<span class="lineNum">      86 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_val | 7, ct-&gt;ctl_reg);</span>
<span class="lineNum">      87 </span>                :            : 
<span class="lineNum">      88 </span>                :            :         /* Switch back to read mode */
<span class="lineNum">      89 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      91 </span>                :            : 
<span class="lineNum">      92 </span>                :<span class="lineNoCov">          0 : static int ast_sf_send_addr(struct ast_sf_ctrl *ct, uint32_t addr)</span>
<span class="lineNum">      93 </span>                :            : {
<span class="lineNum">      94 </span>                :            :         const void *ap;
<span class="lineNum">      95 </span>                :            : 
<span class="lineNum">      96 </span>                :            :         /* Layout address MSB first in memory */
<span class="lineNum">      97 </span>                :<span class="lineNoCov">          0 :         addr = cpu_to_be32(addr);</span>
<span class="lineNum">      98 </span>                :            : 
<span class="lineNum">      99 </span>                :            :         /* Send the right amount of bytes */
<span class="lineNum">     100 </span>                :<span class="lineNoCov">          0 :         ap = (char *)&amp;addr;</span>
<span class="lineNum">     101 </span>                :            : 
<span class="lineNum">     102 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ct-&gt;mode_4b)</span>
<span class="lineNum">     103 </span>                :<span class="lineNoCov">          0 :                 return ast_copy_to_ahb(ct-&gt;flash, ap, 4);</span>
<span class="lineNum">     104 </span>                :            :         else
<span class="lineNum">     105 </span>                :<span class="lineNoCov">          0 :                 return ast_copy_to_ahb(ct-&gt;flash, ap + 1, 3);</span>
<a name="106"><span class="lineNum">     106 </span>                :            : }</a>
<span class="lineNum">     107 </span>                :            : 
<span class="lineNum">     108 </span>                :<span class="lineNoCov">          0 : static int ast_sf_cmd_rd(struct spi_flash_ctrl *ctrl, uint8_t cmd,</span>
<span class="lineNum">     109 </span>                :            :                          bool has_addr, uint32_t addr, void *buffer,
<span class="lineNum">     110 </span>                :            :                          uint32_t size)
<span class="lineNum">     111 </span>                :            : {
<span class="lineNum">     112 </span>                :<span class="lineNoCov">          0 :         struct ast_sf_ctrl *ct = container_of(ctrl, struct ast_sf_ctrl, ops);</span>
<span class="lineNum">     113 </span>                :            :         int rc;
<span class="lineNum">     114 </span>                :            : 
<span class="lineNum">     115 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_start_cmd(ct, cmd);</span>
<span class="lineNum">     116 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     117 </span>                :            :                 goto bail;
<span class="lineNum">     118 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (has_addr) {</span>
<span class="lineNum">     119 </span>                :<span class="lineNoCov">          0 :                 rc = ast_sf_send_addr(ct, addr);</span>
<span class="lineNum">     120 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (rc)</span>
<span class="lineNum">     121 </span>                :            :                         goto bail;
<span class="lineNum">     122 </span>                :            :         }
<span class="lineNum">     123 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (buffer &amp;&amp; size)</span>
<span class="lineNum">     124 </span>                :<span class="lineNoCov">          0 :                 rc = ast_copy_from_ahb(buffer, ct-&gt;flash, size);</span>
<span class="lineNum">     125 </span>                :            :  bail:
<span class="lineNum">     126 </span>                :<span class="lineNoCov">          0 :         ast_sf_end_cmd(ct);</span>
<span class="lineNum">     127 </span>                :<span class="lineNoCov">          0 :         return rc;</span>
<a name="128"><span class="lineNum">     128 </span>                :            : }</a>
<span class="lineNum">     129 </span>                :            : 
<span class="lineNum">     130 </span>                :<span class="lineNoCov">          0 : static int ast_sf_cmd_wr(struct spi_flash_ctrl *ctrl, uint8_t cmd,</span>
<span class="lineNum">     131 </span>                :            :                          bool has_addr, uint32_t addr, const void *buffer,
<span class="lineNum">     132 </span>                :            :                          uint32_t size)
<span class="lineNum">     133 </span>                :            : {
<span class="lineNum">     134 </span>                :<span class="lineNoCov">          0 :         struct ast_sf_ctrl *ct = container_of(ctrl, struct ast_sf_ctrl, ops);</span>
<span class="lineNum">     135 </span>                :            :         int rc;
<span class="lineNum">     136 </span>                :            : 
<span class="lineNum">     137 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_start_cmd(ct, cmd);</span>
<span class="lineNum">     138 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">     139 </span>                :            :                 goto bail;
<span class="lineNum">     140 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (has_addr) {</span>
<span class="lineNum">     141 </span>                :<span class="lineNoCov">          0 :                 rc = ast_sf_send_addr(ct, addr);</span>
<span class="lineNum">     142 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (rc)</span>
<span class="lineNum">     143 </span>                :            :                         goto bail;
<span class="lineNum">     144 </span>                :            :         }
<span class="lineNum">     145 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (buffer &amp;&amp; size)</span>
<span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 :                 rc = ast_copy_to_ahb(ct-&gt;flash, buffer, size);</span>
<span class="lineNum">     147 </span>                :            :  bail:
<span class="lineNum">     148 </span>                :<span class="lineNoCov">          0 :         ast_sf_end_cmd(ct);</span>
<span class="lineNum">     149 </span>                :<span class="lineNoCov">          0 :         return rc;</span>
<a name="150"><span class="lineNum">     150 </span>                :            : }</a>
<span class="lineNum">     151 </span>                :            : 
<span class="lineNum">     152 </span>                :<span class="lineNoCov">          0 : static int ast_sf_set_4b(struct spi_flash_ctrl *ctrl, bool enable)</span>
<span class="lineNum">     153 </span>                :            : {
<span class="lineNum">     154 </span>                :<span class="lineNoCov">          0 :         struct ast_sf_ctrl *ct = container_of(ctrl, struct ast_sf_ctrl, ops);</span>
<span class="lineNum">     155 </span>                :            : 
<span class="lineNum">     156 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ct-&gt;type != AST_SF_TYPE_PNOR)</span>
<span class="lineNum">     157 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 return enable ? FLASH_ERR_4B_NOT_SUPPORTED : 0;</span>
<span class="lineNum">     158 </span>                :            : 
<span class="lineNum">     159 </span>                :            :         /*
<span class="lineNum">     160 </span>                :            :          * We update the &quot;old&quot; value as well since when quitting
<span class="lineNum">     161 </span>                :            :          * we don't restore the mode of the flash itself so we need
<span class="lineNum">     162 </span>                :            :          * to leave the controller in a compatible setup
<span class="lineNum">     163 </span>                :            :          */
<span class="lineNum">     164 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     165 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;ctl_val |= 0x2000;</span>
<span class="lineNum">     166 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;ctl_read_val |= 0x2000;</span>
<span class="lineNum">     167 </span>                :            :         } else {
<span class="lineNum">     168 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;ctl_val &amp;= ~0x2000;</span>
<span class="lineNum">     169 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;ctl_read_val &amp;= ~0x2000;</span>
<span class="lineNum">     170 </span>                :            :         }
<span class="lineNum">     171 </span>                :<span class="lineNoCov">          0 :         ct-&gt;mode_4b = enable;</span>
<span class="lineNum">     172 </span>                :            : 
<span class="lineNum">     173 </span>                :            :         /* Update read mode */
<span class="lineNum">     174 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     175 </span>                :            : 
<span class="lineNum">     176 </span>                :<span class="lineNoCov">          0 :         return 0;</span>
<a name="177"><span class="lineNum">     177 </span>                :            : }</a>
<span class="lineNum">     178 </span>                :            : 
<span class="lineNum">     179 </span>                :<span class="lineNoCov">          0 : static int ast_sf_read(struct spi_flash_ctrl *ctrl, uint32_t pos,</span>
<span class="lineNum">     180 </span>                :            :                        void *buf, uint32_t len)
<span class="lineNum">     181 </span>                :            : {
<span class="lineNum">     182 </span>                :<span class="lineNoCov">          0 :         struct ast_sf_ctrl *ct = container_of(ctrl, struct ast_sf_ctrl, ops);</span>
<span class="lineNum">     183 </span>                :            : 
<span class="lineNum">     184 </span>                :            :         /*
<span class="lineNum">     185 </span>                :            :          * We are in read mode by default. We don't yet support fancy
<span class="lineNum">     186 </span>                :            :          * things like fast read or X2 mode
<span class="lineNum">     187 </span>                :            :          */
<span class="lineNum">     188 </span>                :<span class="lineNoCov">          0 :         return ast_copy_from_ahb(buf, ct-&gt;flash + pos, len);</span>
<a name="189"><span class="lineNum">     189 </span>                :            : }</a>
<span class="lineNum">     190 </span>                :            : 
<span class="lineNum">     191 </span>                :<span class="lineNoCov">          0 : static void ast_get_ahb_freq(void)</span>
<span class="lineNum">     192 </span>                :            : {
<span class="lineNum">     193 </span>                :            :         static const uint32_t cpu_freqs_24_48[] = {
<span class="lineNum">     194 </span>                :            :                 384000000,
<span class="lineNum">     195 </span>                :            :                 360000000,
<span class="lineNum">     196 </span>                :            :                 336000000,
<span class="lineNum">     197 </span>                :            :                 408000000
<span class="lineNum">     198 </span>                :            :         };
<span class="lineNum">     199 </span>                :            :         static const uint32_t cpu_freqs_25[] = {
<span class="lineNum">     200 </span>                :            :                 400000000,
<span class="lineNum">     201 </span>                :            :                 375000000,
<span class="lineNum">     202 </span>                :            :                 350000000,
<span class="lineNum">     203 </span>                :            :                 425000000
<span class="lineNum">     204 </span>                :            :         };
<span class="lineNum">     205 </span>                :            :         static const uint32_t ahb_div[] = { 1, 2, 4, 3 };
<span class="lineNum">     206 </span>                :            :         uint32_t strap, cpu_clk, div;
<span class="lineNum">     207 </span>                :            : 
<span class="lineNum">     208 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ast_ahb_freq)</span>
<span class="lineNum">     209 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     210 </span>                :            : 
<span class="lineNum">     211 </span>                :            :         /* HW strapping gives us the CPU freq and AHB divisor */
<span class="lineNum">     212 </span>                :<span class="lineNoCov">          0 :         strap = ast_ahb_readl(SCU_HW_STRAPPING);</span>
<span class="lineNum">     213 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (strap &amp; 0x00800000) {</span>
<span class="lineNum">     214 </span>                :<span class="lineNoCov">          0 :                 FL_DBG(&quot;AST: CLKIN 25Mhz\n&quot;);</span>
<span class="lineNum">     215 </span>                :<span class="lineNoCov">          0 :                 cpu_clk = cpu_freqs_25[(strap &gt;&gt; 8) &amp; 3];</span>
<span class="lineNum">     216 </span>                :            :         } else {
<span class="lineNum">     217 </span>                :<span class="lineNoCov">          0 :                 FL_DBG(&quot;AST: CLKIN 24/48Mhz\n&quot;);</span>
<span class="lineNum">     218 </span>                :<span class="lineNoCov">          0 :                 cpu_clk = cpu_freqs_24_48[(strap &gt;&gt; 8) &amp; 3];</span>
<span class="lineNum">     219 </span>                :            :         }
<span class="lineNum">     220 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: CPU frequency: %d Mhz\n&quot;, cpu_clk / 1000000);</span>
<span class="lineNum">     221 </span>                :<span class="lineNoCov">          0 :         div = ahb_div[(strap &gt;&gt; 10) &amp; 3];</span>
<span class="lineNum">     222 </span>                :<span class="lineNoCov">          0 :         ast_ahb_freq = cpu_clk / div;</span>
<span class="lineNum">     223 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: AHB frequency: %d Mhz\n&quot;, ast_ahb_freq / 1000000);</span>
<a name="224"><span class="lineNum">     224 </span>                :            : }</a>
<span class="lineNum">     225 </span>                :            : 
<span class="lineNum">     226 </span>                :<span class="lineNoCov">          0 : static int ast_sf_check_reads(struct ast_sf_ctrl *ct,</span>
<span class="lineNum">     227 </span>                :            :                               const uint8_t *golden_buf, uint8_t *test_buf)
<span class="lineNum">     228 </span>                :            : {
<span class="lineNum">     229 </span>                :            :         int i, rc;
<span class="lineNum">     230 </span>                :            : 
<span class="lineNum">     231 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 10; i++) {</span>
<span class="lineNum">     232 </span>                :<span class="lineNoCov">          0 :                 rc = ast_copy_from_ahb(test_buf, ct-&gt;flash, CALIBRATE_BUF_SIZE);</span>
<span class="lineNum">     233 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (rc)</span>
<span class="lineNum">     234 </span>                :            :                         return rc;
<span class="lineNum">     235 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (memcmp(test_buf, golden_buf, CALIBRATE_BUF_SIZE) != 0)</span>
<span class="lineNum">     236 </span>                :            :                         return FLASH_ERR_VERIFY_FAILURE;
<span class="lineNum">     237 </span>                :            :         }
<span class="lineNum">     238 </span>                :            :         return 0;
<a name="239"><span class="lineNum">     239 </span>                :            : }</a>
<span class="lineNum">     240 </span>                :            : 
<span class="lineNum">     241 </span>                :<span class="lineNoCov">          0 : static int ast_sf_calibrate_reads(struct ast_sf_ctrl *ct, uint32_t hdiv,</span>
<span class="lineNum">     242 </span>                :            :                                   const uint8_t *golden_buf, uint8_t *test_buf)
<span class="lineNum">     243 </span>                :            : {
<span class="lineNum">     244 </span>                :            :         int i, rc;
<span class="lineNum">     245 </span>                :<span class="lineNoCov">          0 :         int good_pass = -1, pass_count = 0;</span>
<span class="lineNum">     246 </span>                :<span class="lineNoCov">          0 :         uint32_t shift = (hdiv - 1) &lt;&lt; 2;</span>
<span class="lineNum">     247 </span>                :<span class="lineNoCov">          0 :         uint32_t mask = ~(0xfu &lt;&lt; shift);</span>
<span class="lineNum">     248 </span>                :            : 
<span class="lineNum">     249 </span>                :            : #define FREAD_TPASS(i)  (((i) / 2) | (((i) &amp; 1) ? 0 : 8))
<span class="lineNum">     250 </span>                :            : 
<span class="lineNum">     251 </span>                :            :         /* Try HCLK delay 0..5, each one with/without delay and look for a
<span class="lineNum">     252 </span>                :            :          * good pair.
<span class="lineNum">     253 </span>                :            :          */
<span class="lineNum">     254 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 12; i++) {</span>
<span class="lineNum">     255 </span>                :            :                 bool pass;
<span class="lineNum">     256 </span>                :            : 
<span class="lineNum">     257 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;fread_timing_val &amp;= mask;</span>
<span class="lineNum">     258 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 ct-&gt;fread_timing_val |= FREAD_TPASS(i) &lt;&lt; shift;</span>
<span class="lineNum">     259 </span>                :<span class="lineNoCov">          0 :                 ast_ahb_writel(ct-&gt;fread_timing_val, ct-&gt;fread_timing_reg);</span>
<span class="lineNum">     260 </span>                :<span class="lineNoCov">          0 :                 rc = ast_sf_check_reads(ct, golden_buf, test_buf);</span>
<span class="lineNum">     261 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (rc &amp;&amp; rc != FLASH_ERR_VERIFY_FAILURE)</span>
<span class="lineNum">     262 </span>                :            :                         return rc;
<span class="lineNum">     263 </span>                :<span class="lineNoCov">          0 :                 pass = (rc == 0);</span>
<span class="lineNum">     264 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 FL_DBG(&quot;  * [%08x] %d HCLK delay, %dns DI delay : %s\n&quot;,</span>
<span class="lineNum">     265 </span>                :            :                        ct-&gt;fread_timing_val, i/2, (i &amp; 1) ? 0 : 4, pass ? &quot;PASS&quot; : &quot;FAIL&quot;);
<span class="lineNum">     266 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (pass) {</span>
<span class="lineNum">     267 </span>                :<span class="lineNoCov">          0 :                         pass_count++;</span>
<span class="lineNum">     268 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                         if (pass_count == 3) {</span>
<span class="lineNum">     269 </span>                :<span class="lineNoCov">          0 :                                 good_pass = i - 1;</span>
<span class="lineNum">     270 </span>                :<span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     271 </span>                :            :                         }
<span class="lineNum">     272 </span>                :            :                 } else
<span class="lineNum">     273 </span>                :            :                         pass_count = 0;
<span class="lineNum">     274 </span>                :            :         }
<span class="lineNum">     275 </span>                :            : 
<span class="lineNum">     276 </span>                :            :         /* No good setting for this frequency */
<span class="lineNum">     277 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (good_pass &lt; 0)</span>
<span class="lineNum">     278 </span>                :            :                 return FLASH_ERR_VERIFY_FAILURE;
<span class="lineNum">     279 </span>                :            : 
<span class="lineNum">     280 </span>                :            :         /* We have at least one pass of margin, let's use first pass */
<span class="lineNum">     281 </span>                :<span class="lineNoCov">          0 :         ct-&gt;fread_timing_val &amp;= mask;</span>
<span class="lineNum">     282 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         ct-&gt;fread_timing_val |= FREAD_TPASS(good_pass) &lt;&lt; shift;</span>
<span class="lineNum">     283 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;fread_timing_val, ct-&gt;fread_timing_reg);</span>
<span class="lineNum">     284 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST:  * -&gt; good is pass %d [0x%08x]\n&quot;,</span>
<span class="lineNum">     285 </span>                :            :                good_pass, ct-&gt;fread_timing_val);
<span class="lineNum">     286 </span>                :<span class="lineNoCov">          0 :         return 0;</span>
<a name="287"><span class="lineNum">     287 </span>                :            : }</a>
<span class="lineNum">     288 </span>                :            : 
<span class="lineNum">     289 </span>                :<span class="lineNoCov">          0 : static bool ast_calib_data_usable(const uint8_t *test_buf, uint32_t size)</span>
<span class="lineNum">     290 </span>                :            : {
<span class="lineNum">     291 </span>                :<span class="lineNoCov">          0 :         const uint32_t *tb32 = (const uint32_t *)test_buf;</span>
<span class="lineNum">     292 </span>                :<span class="lineNoCov">          0 :         uint32_t i, cnt = 0;</span>
<span class="lineNum">     293 </span>                :            : 
<span class="lineNum">     294 </span>                :            :         /* We check if we have enough words that are neither all 0
<span class="lineNum">     295 </span>                :            :          * nor all 1's so the calibration can be considered valid.
<span class="lineNum">     296 </span>                :            :          *
<span class="lineNum">     297 </span>                :            :          * I use an arbitrary threshold for now of 64
<span class="lineNum">     298 </span>                :            :          */
<span class="lineNum">     299 </span>                :<span class="lineNoCov">          0 :         size &gt;&gt;= 2;</span>
<span class="lineNum">     300 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; size; i++) {</span>
<span class="lineNum">     301 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (tb32[i] != 0 &amp;&amp; tb32[i] != 0xffffffff)</span>
<span class="lineNum">     302 </span>                :<span class="lineNoCov">          0 :                         cnt++;</span>
<span class="lineNum">     303 </span>                :            :         }
<span class="lineNum">     304 </span>                :<span class="lineNoCov">          0 :         return cnt &gt;= 64;</span>
<a name="305"><span class="lineNum">     305 </span>                :            : }</a>
<span class="lineNum">     306 </span>                :            : 
<span class="lineNum">     307 </span>                :<span class="lineNoCov">          0 : static int ast_sf_optimize_reads(struct ast_sf_ctrl *ct,</span>
<span class="lineNum">     308 </span>                :            :                                  struct flash_info *info __unused,
<span class="lineNum">     309 </span>                :            :                                  uint32_t max_freq)
<span class="lineNum">     310 </span>                :            : {
<span class="lineNum">     311 </span>                :            :         uint8_t *golden_buf, *test_buf;
<span class="lineNum">     312 </span>                :<span class="lineNoCov">          0 :         int i, rc, best_div = -1;</span>
<span class="lineNum">     313 </span>                :<span class="lineNoCov">          0 :         uint32_t save_read_val = ct-&gt;ctl_read_val;</span>
<span class="lineNum">     314 </span>                :            : 
<span class="lineNum">     315 </span>                :<span class="lineNoCov">          0 :         test_buf = malloc(CALIBRATE_BUF_SIZE * 2);</span>
<span class="lineNum">     316 </span>                :<span class="lineNoCov">          0 :         golden_buf = test_buf + CALIBRATE_BUF_SIZE;</span>
<span class="lineNum">     317 </span>                :            : 
<span class="lineNum">     318 </span>                :            :         /* We start with the dumbest setting and read some data */
<span class="lineNum">     319 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     320 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt; 28) | /* Single bit */</span>
<span class="lineNum">     321 </span>                :            :                 (0x00 &lt;&lt; 24) | /* CE# max */
<span class="lineNum">     322 </span>                :            :                 (0x03 &lt;&lt; 16) | /* use normal reads */
<span class="lineNum">     323 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 */
<span class="lineNum">     324 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */</span>
<span class="lineNum">     325 </span>                :            :                 (0x00);        /* normal read */
<span class="lineNum">     326 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     327 </span>                :            : 
<span class="lineNum">     328 </span>                :<span class="lineNoCov">          0 :         rc = ast_copy_from_ahb(golden_buf, ct-&gt;flash, CALIBRATE_BUF_SIZE);</span>
<span class="lineNum">     329 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc) {</span>
<span class="lineNum">     330 </span>                :<span class="lineNoCov">          0 :                 free(test_buf);</span>
<span class="lineNum">     331 </span>                :            :                 return rc;
<span class="lineNum">     332 </span>                :            :         }
<span class="lineNum">     333 </span>                :            : 
<span class="lineNum">     334 </span>                :            :         /* Establish our read mode with freq field set to 0 */
<span class="lineNum">     335 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = save_read_val &amp; 0xfffff0ff;</span>
<span class="lineNum">     336 </span>                :            : 
<span class="lineNum">     337 </span>                :            :         /* Check if calibration data is suitable */
<span class="lineNum">     338 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!ast_calib_data_usable(golden_buf, CALIBRATE_BUF_SIZE)) {</span>
<span class="lineNum">     339 </span>                :<span class="lineNoCov">          0 :                 FL_INF(&quot;AST: Calibration area too uniform, &quot;</span>
<span class="lineNum">     340 </span>                :            :                        &quot;using low speed\n&quot;);
<span class="lineNum">     341 </span>                :<span class="lineNoCov">          0 :                 ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     342 </span>                :<span class="lineNoCov">          0 :                 free(test_buf);</span>
<span class="lineNum">     343 </span>                :            :                 return 0;
<span class="lineNum">     344 </span>                :            :         }
<span class="lineNum">     345 </span>                :            : 
<span class="lineNum">     346 </span>                :            :         /* Now we iterate the HCLK dividers until we find our breaking point */
<span class="lineNum">     347 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 5; i &gt; 0; i--) {</span>
<span class="lineNum">     348 </span>                :            :                 uint32_t tv, freq;
<span class="lineNum">     349 </span>                :            : 
<span class="lineNum">     350 </span>                :            :                 /* Compare timing to max */
<span class="lineNum">     351 </span>                :<span class="lineNoCov">          0 :                 freq = ast_ahb_freq / i;</span>
<span class="lineNum">     352 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (freq &gt;= max_freq)</span>
<span class="lineNum">     353 </span>                :<span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     354 </span>                :            : 
<span class="lineNum">     355 </span>                :            :                 /* Set the timing */
<span class="lineNum">     356 </span>                :<span class="lineNoCov">          0 :                 tv = ct-&gt;ctl_read_val | (ast_ct_hclk_divs[i - 1] &lt;&lt; 8);</span>
<span class="lineNum">     357 </span>                :<span class="lineNoCov">          0 :                 ast_ahb_writel(tv, ct-&gt;ctl_reg);</span>
<span class="lineNum">     358 </span>                :<span class="lineNoCov">          0 :                 FL_DBG(&quot;AST: Trying HCLK/%d...\n&quot;, i);</span>
<span class="lineNum">     359 </span>                :<span class="lineNoCov">          0 :                 rc = ast_sf_calibrate_reads(ct, i, golden_buf, test_buf);</span>
<span class="lineNum">     360 </span>                :            : 
<span class="lineNum">     361 </span>                :            :                 /* Some other error occurred, bail out */
<span class="lineNum">     362 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (rc &amp;&amp; rc != FLASH_ERR_VERIFY_FAILURE) {</span>
<span class="lineNum">     363 </span>                :<span class="lineNoCov">          0 :                         free(test_buf);</span>
<span class="lineNum">     364 </span>                :            :                         return rc;
<span class="lineNum">     365 </span>                :            :                 }
<span class="lineNum">     366 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (rc == 0)</span>
<span class="lineNum">     367 </span>                :<span class="lineNoCov">          0 :                         best_div = i;</span>
<span class="lineNum">     368 </span>                :            :         }
<span class="lineNum">     369 </span>                :<span class="lineNoCov">          0 :         free(test_buf);</span>
<span class="lineNum">     370 </span>                :            : 
<span class="lineNum">     371 </span>                :            :         /* Nothing found ? */
<span class="lineNum">     372 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (best_div &lt; 0)</span>
<span class="lineNum">     373 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: No good frequency, using dumb slow\n&quot;);</span>
<span class="lineNum">     374 </span>                :            :         else {
<span class="lineNum">     375 </span>                :<span class="lineNoCov">          0 :                 FL_DBG(&quot;AST: Found good read timings at HCLK/%d\n&quot;, best_div);</span>
<span class="lineNum">     376 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;ctl_read_val |= (ast_ct_hclk_divs[best_div - 1] &lt;&lt; 8);</span>
<span class="lineNum">     377 </span>                :            :         }
<span class="lineNum">     378 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     379 </span>                :            : 
<span class="lineNum">     380 </span>                :            :         return 0;
<a name="381"><span class="lineNum">     381 </span>                :            : }</a>
<span class="lineNum">     382 </span>                :            : 
<span class="lineNum">     383 </span>                :<span class="lineNoCov">          0 : static int ast_sf_get_hclk(uint32_t *ctl_val, uint32_t max_freq)</span>
<span class="lineNum">     384 </span>                :            : {
<span class="lineNum">     385 </span>                :            :         int i;
<span class="lineNum">     386 </span>                :            : 
<span class="lineNum">     387 </span>                :            :         /* It appears that running commands at HCLK/2 on some micron
<span class="lineNum">     388 </span>                :            :          * chips results in occasionally reads of bogus status (that
<span class="lineNum">     389 </span>                :            :          * or unrelated chip hangs).
<span class="lineNum">     390 </span>                :            :          *
<span class="lineNum">     391 </span>                :            :          * Since we cannot calibrate properly the reads for commands,
<span class="lineNum">     392 </span>                :            :          * instead, let's limit our SPI frequency to HCLK/4 to stay
<span class="lineNum">     393 </span>                :            :          * on the safe side of things
<span class="lineNum">     394 </span>                :            :          */
<span class="lineNum">     395 </span>                :            : #define MIN_CMD_FREQ    4
<span class="lineNum">     396 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = MIN_CMD_FREQ; i &lt;= 5; i++) {</span>
<span class="lineNum">     397 </span>                :<span class="lineNoCov">          0 :                 uint32_t freq = ast_ahb_freq / i;</span>
<span class="lineNum">     398 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (freq &gt;= max_freq)</span>
<span class="lineNum">     399 </span>                :<span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     400 </span>                :<span class="lineNoCov">          0 :                 *ctl_val |= (ast_ct_hclk_divs[i - 1] &lt;&lt; 8);</span>
<span class="lineNum">     401 </span>                :<span class="lineNoCov">          0 :                 return i;</span>
<span class="lineNum">     402 </span>                :            :         }
<span class="lineNum">     403 </span>                :            :         return 0;
<a name="404"><span class="lineNum">     404 </span>                :            : }</a>
<span class="lineNum">     405 </span>                :            : 
<span class="lineNum">     406 </span>                :<span class="lineNoCov">          0 : static int ast_sf_setup_macronix(struct ast_sf_ctrl *ct, struct flash_info *info)</span>
<span class="lineNum">     407 </span>                :            : {
<span class="lineNum">     408 </span>                :            :         int rc, div __unused;
<span class="lineNum">     409 </span>                :            :         uint8_t srcr[2];
<span class="lineNum">     410 </span>                :            : 
<span class="lineNum">     411 </span>                :            :         /*
<span class="lineNum">     412 </span>                :            :          * Those Macronix chips support dual reads at 104Mhz
<span class="lineNum">     413 </span>                :            :          * and dual IO at 84Mhz with 4 dummies.
<span class="lineNum">     414 </span>                :            :          *
<span class="lineNum">     415 </span>                :            :          * Our calibration algo should give us something along
<span class="lineNum">     416 </span>                :            :          * the lines of HCLK/3 (HCLK/2 seems to work sometimes
<span class="lineNum">     417 </span>                :            :          * but appears to be fairly unreliable) which is 64Mhz
<span class="lineNum">     418 </span>                :            :          *
<span class="lineNum">     419 </span>                :            :          * So we chose dual IO mode.
<span class="lineNum">     420 </span>                :            :          *
<span class="lineNum">     421 </span>                :            :          * The CE# inactive width for reads must be 7ns, we set it
<span class="lineNum">     422 </span>                :            :          * to 3T which is about 15ns at the fastest speed we support
<span class="lineNum">     423 </span>                :            :          * HCLK/2) as I've had issue with smaller values.
<span class="lineNum">     424 </span>                :            :          *
<span class="lineNum">     425 </span>                :            :          * For write and program it's 30ns so let's set the value
<span class="lineNum">     426 </span>                :            :          * for normal ops to 6T.
<span class="lineNum">     427 </span>                :            :          *
<span class="lineNum">     428 </span>                :            :          * Preserve the current 4b mode.
<span class="lineNum">     429 </span>                :            :          */
<span class="lineNum">     430 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Setting up Macronix...\n&quot;);</span>
<span class="lineNum">     431 </span>                :            : 
<span class="lineNum">     432 </span>                :            :         /*
<span class="lineNum">     433 </span>                :            :          * Read the status and config registers
<span class="lineNum">     434 </span>                :            :          */
<span class="lineNum">     435 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_cmd_rd(&amp;ct-&gt;ops, CMD_RDSR, false, 0, &amp;srcr[0], 1);</span>
<span class="lineNum">     436 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     437 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to read status\n&quot;);</span>
<span class="lineNum">     438 </span>                :            :                 return rc;
<span class="lineNum">     439 </span>                :            :         }
<span class="lineNum">     440 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_cmd_rd(&amp;ct-&gt;ops, CMD_RDCR, false, 0, &amp;srcr[1], 1);</span>
<span class="lineNum">     441 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     442 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to read configuration\n&quot;);</span>
<span class="lineNum">     443 </span>                :            :                 return rc;
<span class="lineNum">     444 </span>                :            :         }
<span class="lineNum">     445 </span>                :            : 
<span class="lineNum">     446 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Macronix SR:CR: 0x%02x:%02x\n&quot;, srcr[0], srcr[1]);</span>
<span class="lineNum">     447 </span>                :            : 
<span class="lineNum">     448 </span>                :            :         /* Switch to 8 dummy cycles to enable 104Mhz operations */
<span class="lineNum">     449 </span>                :<span class="lineNoCov">          0 :         srcr[1] = (srcr[1] &amp; 0x3f) | 0x80;</span>
<span class="lineNum">     450 </span>                :            : 
<span class="lineNum">     451 </span>                :<span class="lineNoCov">          0 :         rc = fl_wren(&amp;ct-&gt;ops);</span>
<span class="lineNum">     452 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc) {</span>
<span class="lineNum">     453 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to WREN for Macronix config\n&quot;);</span>
<span class="lineNum">     454 </span>                :            :                 return rc;
<span class="lineNum">     455 </span>                :            :         }
<span class="lineNum">     456 </span>                :            : 
<span class="lineNum">     457 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_cmd_wr(&amp;ct-&gt;ops, CMD_WRSR, false, 0, srcr, 2);</span>
<span class="lineNum">     458 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     459 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to write Macronix config\n&quot;);</span>
<span class="lineNum">     460 </span>                :            :                 return rc;
<span class="lineNum">     461 </span>                :            :         }
<span class="lineNum">     462 </span>                :<span class="lineNoCov">          0 :         rc = fl_sync_wait_idle(&amp;ct-&gt;ops);;</span>
<span class="lineNum">     463 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     464 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed waiting for config write\n&quot;);</span>
<span class="lineNum">     465 </span>                :            :                 return rc;
<span class="lineNum">     466 </span>                :            :         }
<span class="lineNum">     467 </span>                :            : 
<span class="lineNum">     468 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Macronix SR:CR: 0x%02x:%02x\n&quot;, srcr[0], srcr[1]);</span>
<span class="lineNum">     469 </span>                :            : 
<span class="lineNum">     470 </span>                :            :         /* Use 2READ */
<span class="lineNum">     471 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     472 </span>                :            :                 (0x03 &lt;&lt; 28) | /* Dual IO */
<span class="lineNum">     473 </span>                :            :                 (0x0d &lt;&lt; 24) | /* CE# width 3T */
<span class="lineNum">     474 </span>                :            :                 (0xbb &lt;&lt; 16) | /* 2READ command */
<span class="lineNum">     475 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 (optimize later) */
<span class="lineNum">     476 </span>                :<span class="lineNoCov">          0 :                 (0x02 &lt;&lt;  6) | /* 2 bytes dummy cycle (8 clocks) */</span>
<span class="lineNum">     477 </span>                :            :                 (0x01);        /* fast read */
<span class="lineNum">     478 </span>                :            : 
<span class="lineNum">     479 </span>                :            :         /* Configure SPI flash read timing */
<span class="lineNum">     480 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_optimize_reads(ct, info, 104000000);</span>
<span class="lineNum">     481 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc) {</span>
<span class="lineNum">     482 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to setup proper read timings, rc=%d\n&quot;, rc);</span>
<span class="lineNum">     483 </span>                :            :                 return rc;
<span class="lineNum">     484 </span>                :            :         }
<span class="lineNum">     485 </span>                :            : 
<span class="lineNum">     486 </span>                :            :         /*
<span class="lineNum">     487 </span>                :            :          * For other commands and writes also increase the SPI clock
<span class="lineNum">     488 </span>                :            :          * to HCLK/2 since the chip supports up to 133Mhz and set
<span class="lineNum">     489 </span>                :            :          * CE# inactive to 6T. We request a timing that is 20% below
<span class="lineNum">     490 </span>                :            :          * the limit of the chip, so about 106Mhz which should fit.
<span class="lineNum">     491 </span>                :            :          */
<span class="lineNum">     492 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val = (ct-&gt;ctl_val &amp; 0x2000) |</span>
<span class="lineNum">     493 </span>                :            :                 (0x00 &lt;&lt; 28) | /* Single bit */
<span class="lineNum">     494 </span>                :            :                 (0x0a &lt;&lt; 24) | /* CE# width 6T (b1010) */
<span class="lineNum">     495 </span>                :            :                 (0x00 &lt;&lt; 16) | /* no command */
<span class="lineNum">     496 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 (done later) */
<span class="lineNum">     497 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */</span>
<span class="lineNum">     498 </span>                :            :                 (0x00);        /* normal read */
<span class="lineNum">     499 </span>                :            : 
<span class="lineNum">     500 </span>                :<span class="lineNoCov">          0 :         div = ast_sf_get_hclk(&amp;ct-&gt;ctl_val, 106000000);</span>
<span class="lineNum">     501 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Command timing set to HCLK/%d\n&quot;, div);</span>
<span class="lineNum">     502 </span>                :            : 
<span class="lineNum">     503 </span>                :            :         /* Update chip with current read config */
<span class="lineNum">     504 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     505 </span>                :            :         return 0;
<a name="506"><span class="lineNum">     506 </span>                :            : }</a>
<span class="lineNum">     507 </span>                :            : 
<span class="lineNum">     508 </span>                :<span class="lineNoCov">          0 : static int ast_sf_setup_winbond(struct ast_sf_ctrl *ct, struct flash_info *info)</span>
<span class="lineNum">     509 </span>                :            : {
<span class="lineNum">     510 </span>                :            :         int rc, div __unused;
<span class="lineNum">     511 </span>                :            : 
<span class="lineNum">     512 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Setting up Windbond...\n&quot;);</span>
<span class="lineNum">     513 </span>                :            : 
<span class="lineNum">     514 </span>                :            :         /*
<span class="lineNum">     515 </span>                :            :          * This Windbond chip support dual reads at 104Mhz
<span class="lineNum">     516 </span>                :            :          * with 8 dummy cycles.
<span class="lineNum">     517 </span>                :            :          *
<span class="lineNum">     518 </span>                :            :          * The CE# inactive width for reads must be 10ns, we set it
<span class="lineNum">     519 </span>                :            :          * to 3T which is about 15.6ns.
<span class="lineNum">     520 </span>                :            :          */
<span class="lineNum">     521 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     522 </span>                :            :                 (0x02 &lt;&lt; 28) | /* Dual bit data only */
<span class="lineNum">     523 </span>                :            :                 (0x0e &lt;&lt; 24) | /* CE# width 2T (b1110) */
<span class="lineNum">     524 </span>                :            :                 (0x3b &lt;&lt; 16) | /* DREAD command */
<span class="lineNum">     525 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 */
<span class="lineNum">     526 </span>                :<span class="lineNoCov">          0 :                 (0x01 &lt;&lt;  6) | /* 1-byte dummy cycle */</span>
<span class="lineNum">     527 </span>                :            :                 (0x01);        /* fast read */
<span class="lineNum">     528 </span>                :            : 
<span class="lineNum">     529 </span>                :            :         /* Configure SPI flash read timing */
<span class="lineNum">     530 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_optimize_reads(ct, info, 104000000);</span>
<span class="lineNum">     531 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc) {</span>
<span class="lineNum">     532 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to setup proper read timings, rc=%d\n&quot;, rc);</span>
<span class="lineNum">     533 </span>                :            :                 return rc;
<span class="lineNum">     534 </span>                :            :         }
<span class="lineNum">     535 </span>                :            : 
<span class="lineNum">     536 </span>                :            :         /*
<span class="lineNum">     537 </span>                :            :          * For other commands and writes also increase the SPI clock
<span class="lineNum">     538 </span>                :            :          * to HCLK/2 since the chip supports up to 133Mhz. CE# inactive
<span class="lineNum">     539 </span>                :            :          * for write and erase is 50ns so let's set it to 10T.
<span class="lineNum">     540 </span>                :            :          */
<span class="lineNum">     541 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     542 </span>                :            :                 (0x00 &lt;&lt; 28) | /* Single bit */
<span class="lineNum">     543 </span>                :            :                 (0x06 &lt;&lt; 24) | /* CE# width 10T (b0110) */
<span class="lineNum">     544 </span>                :            :                 (0x00 &lt;&lt; 16) | /* no command */
<span class="lineNum">     545 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 */
<span class="lineNum">     546 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */</span>
<span class="lineNum">     547 </span>                :            :                 (0x01);        /* fast read */
<span class="lineNum">     548 </span>                :            : 
<span class="lineNum">     549 </span>                :<span class="lineNoCov">          0 :         div = ast_sf_get_hclk(&amp;ct-&gt;ctl_val, 106000000);</span>
<span class="lineNum">     550 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Command timing set to HCLK/%d\n&quot;, div);</span>
<span class="lineNum">     551 </span>                :            : 
<span class="lineNum">     552 </span>                :            :         /* Update chip with current read config */
<span class="lineNum">     553 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     554 </span>                :            :         return 0;
<a name="555"><span class="lineNum">     555 </span>                :            : }</a>
<span class="lineNum">     556 </span>                :            : 
<span class="lineNum">     557 </span>                :<span class="lineNoCov">          0 : static int ast_sf_setup_micron(struct ast_sf_ctrl *ct, struct flash_info *info)</span>
<span class="lineNum">     558 </span>                :            : {
<span class="lineNum">     559 </span>                :            :         uint8_t vconf, ext_id[6];
<span class="lineNum">     560 </span>                :            :         int rc, div __unused;
<span class="lineNum">     561 </span>                :            : 
<span class="lineNum">     562 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Setting up Micron...\n&quot;);</span>
<span class="lineNum">     563 </span>                :            : 
<span class="lineNum">     564 </span>                :            :         /*
<span class="lineNum">     565 </span>                :            :          * Read the extended chip ID to try to detect old vs. new
<span class="lineNum">     566 </span>                :            :          * flashes since old Micron flashes have a lot of issues
<span class="lineNum">     567 </span>                :            :          */
<span class="lineNum">     568 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_cmd_rd(&amp;ct-&gt;ops, CMD_RDID, false, 0, ext_id, 6);</span>
<span class="lineNum">     569 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     570 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to read Micron ext ID, sticking to dumb speed\n&quot;);</span>
<span class="lineNum">     571 </span>                :            :                 return 0;
<span class="lineNum">     572 </span>                :            :         }
<span class="lineNum">     573 </span>                :            :         /* Check ID matches expectations */
<span class="lineNum">     574 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ext_id[0] != ((info-&gt;id &gt;&gt; 16) &amp; 0xff) ||</span>
<span class="lineNum">     575 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :             ext_id[1] != ((info-&gt;id &gt;&gt;  8) &amp; 0xff) ||</span>
<span class="lineNum">     576 </span>                :<span class="lineNoCov">          0 :             ext_id[2] != ((info-&gt;id      ) &amp; 0xff)) {</span>
<span class="lineNum">     577 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Micron ext ID mismatch, sticking to dumb speed\n&quot;);</span>
<span class="lineNum">     578 </span>                :            :                 return 0;
<span class="lineNum">     579 </span>                :            :         }
<span class="lineNum">     580 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Micron ext ID byte: 0x%02x\n&quot;, ext_id[4]);</span>
<span class="lineNum">     581 </span>                :            : 
<span class="lineNum">     582 </span>                :            :         /* Check for old (&lt;45nm) chips, don't try to be fancy on those */
<span class="lineNum">     583 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!(ext_id[4] &amp; 0x40)) {</span>
<span class="lineNum">     584 </span>                :<span class="lineNoCov">          0 :                 FL_DBG(&quot;AST: Old chip, using dumb timings\n&quot;);</span>
<span class="lineNum">     585 </span>                :            :                 goto dumb;
<span class="lineNum">     586 </span>                :            :         }
<span class="lineNum">     587 </span>                :            : 
<span class="lineNum">     588 </span>                :            :         /*
<span class="lineNum">     589 </span>                :            :          * Read the micron specific volatile configuration reg
<span class="lineNum">     590 </span>                :            :          */
<span class="lineNum">     591 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_cmd_rd(&amp;ct-&gt;ops, CMD_MIC_RDVCONF, false, 0, &amp;vconf, 1);</span>
<span class="lineNum">     592 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     593 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to read Micron vconf, sticking to dumb speed\n&quot;);</span>
<span class="lineNum">     594 </span>                :            :                 goto dumb;
<span class="lineNum">     595 </span>                :            :         }
<span class="lineNum">     596 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Micron VCONF: 0x%02x\n&quot;, vconf);</span>
<span class="lineNum">     597 </span>                :            : 
<span class="lineNum">     598 </span>                :            :         /* Switch to 8 dummy cycles (we might be able to operate with 4
<span class="lineNum">     599 </span>                :            :          * but let's keep some margin
<span class="lineNum">     600 </span>                :            :          */
<span class="lineNum">     601 </span>                :<span class="lineNoCov">          0 :         vconf = (vconf &amp; 0x0f) | 0x80;</span>
<span class="lineNum">     602 </span>                :            : 
<span class="lineNum">     603 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_cmd_wr(&amp;ct-&gt;ops, CMD_MIC_WRVCONF, false, 0, &amp;vconf, 1);</span>
<span class="lineNum">     604 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     605 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to write Micron vconf, &quot;</span>
<span class="lineNum">     606 </span>                :            :                        &quot; sticking to dumb speed\n&quot;);
<span class="lineNum">     607 </span>                :            :                 goto dumb;
<span class="lineNum">     608 </span>                :            :         }
<span class="lineNum">     609 </span>                :<span class="lineNoCov">          0 :         rc = fl_sync_wait_idle(&amp;ct-&gt;ops);;</span>
<span class="lineNum">     610 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc != 0) {</span>
<span class="lineNum">     611 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed waiting for config write\n&quot;);</span>
<span class="lineNum">     612 </span>                :            :                 return rc;
<span class="lineNum">     613 </span>                :            :         }
<span class="lineNum">     614 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Updated to  : 0x%02x\n&quot;, vconf);</span>
<span class="lineNum">     615 </span>                :            : 
<span class="lineNum">     616 </span>                :            :         /*
<span class="lineNum">     617 </span>                :            :          * Try to do full dual IO, with 8 dummy cycles it supports 133Mhz
<span class="lineNum">     618 </span>                :            :          *
<span class="lineNum">     619 </span>                :            :          * The CE# inactive width for reads must be 20ns, we set it
<span class="lineNum">     620 </span>                :            :          * to 4T which is about 20.8ns.
<span class="lineNum">     621 </span>                :            :          */
<span class="lineNum">     622 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     623 </span>                :            :                 (0x03 &lt;&lt; 28) | /* Single bit */
<span class="lineNum">     624 </span>                :            :                 (0x0c &lt;&lt; 24) | /* CE# 4T */
<span class="lineNum">     625 </span>                :            :                 (0xbb &lt;&lt; 16) | /* 2READ command */
<span class="lineNum">     626 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 (optimize later) */
<span class="lineNum">     627 </span>                :<span class="lineNoCov">          0 :                 (0x02 &lt;&lt;  6) | /* 8 dummy cycles (2 bytes) */</span>
<span class="lineNum">     628 </span>                :            :                 (0x01);        /* fast read */
<span class="lineNum">     629 </span>                :            : 
<span class="lineNum">     630 </span>                :            :         /* Configure SPI flash read timing */
<span class="lineNum">     631 </span>                :<span class="lineNoCov">          0 :         rc = ast_sf_optimize_reads(ct, info, 133000000);</span>
<span class="lineNum">     632 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc) {</span>
<span class="lineNum">     633 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST: Failed to setup proper read timings, rc=%d\n&quot;, rc);</span>
<span class="lineNum">     634 </span>                :            :                 return rc;
<span class="lineNum">     635 </span>                :            :         }
<span class="lineNum">     636 </span>                :            : 
<span class="lineNum">     637 </span>                :            :         /*
<span class="lineNum">     638 </span>                :            :          * For other commands and writes also increase the SPI clock
<span class="lineNum">     639 </span>                :            :          * to HCLK/2 since the chip supports up to 133Mhz. CE# inactive
<span class="lineNum">     640 </span>                :            :          * for write and erase is 50ns so let's set it to 10T.
<span class="lineNum">     641 </span>                :            :          */
<span class="lineNum">     642 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     643 </span>                :            :                 (0x00 &lt;&lt; 28) | /* Single bit */
<span class="lineNum">     644 </span>                :            :                 (0x06 &lt;&lt; 24) | /* CE# width 10T (b0110) */
<span class="lineNum">     645 </span>                :            :                 (0x00 &lt;&lt; 16) | /* no command */
<span class="lineNum">     646 </span>                :            :                 (0x00 &lt;&lt;  8) | /* HCLK/16 */
<span class="lineNum">     647 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */</span>
<span class="lineNum">     648 </span>                :            :                 (0x00);        /* norm read */
<span class="lineNum">     649 </span>                :            : 
<span class="lineNum">     650 </span>                :<span class="lineNoCov">          0 :         div = ast_sf_get_hclk(&amp;ct-&gt;ctl_val, 133000000);</span>
<span class="lineNum">     651 </span>                :<span class="lineNoCov">          0 :         FL_DBG(&quot;AST: Command timing set to HCLK/%d\n&quot;, div);</span>
<span class="lineNum">     652 </span>                :            : 
<span class="lineNum">     653 </span>                :            :         /* Update chip with current read config */
<span class="lineNum">     654 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     655 </span>                :            : 
<span class="lineNum">     656 </span>                :            :         return 0;
<span class="lineNum">     657 </span>                :            : 
<span class="lineNum">     658 </span>                :            :  dumb:
<span class="lineNum">     659 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val = ct-&gt;ctl_read_val = (ct-&gt;ctl_read_val &amp; 0x2000) |</span>
<span class="lineNum">     660 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt; 28) | /* Single bit */</span>
<span class="lineNum">     661 </span>                :            :                 (0x00 &lt;&lt; 24) | /* CE# max */
<span class="lineNum">     662 </span>                :            :                 (0x03 &lt;&lt; 16) | /* use normal reads */
<span class="lineNum">     663 </span>                :            :                 (0x06 &lt;&lt;  8) | /* HCLK/4 */
<span class="lineNum">     664 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */</span>
<span class="lineNum">     665 </span>                :            :                 (0x00);        /* normal read */
<span class="lineNum">     666 </span>                :            : 
<span class="lineNum">     667 </span>                :            :         /* Update chip with current read config */
<span class="lineNum">     668 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     669 </span>                :            : 
<span class="lineNum">     670 </span>                :            :         return 0;
<a name="671"><span class="lineNum">     671 </span>                :            : }</a>
<span class="lineNum">     672 </span>                :            : 
<span class="lineNum">     673 </span>                :<span class="lineNoCov">          0 : static int ast_sf_setup(struct spi_flash_ctrl *ctrl, uint32_t *tsize)</span>
<span class="lineNum">     674 </span>                :            : {
<span class="lineNum">     675 </span>                :<span class="lineNoCov">          0 :         struct ast_sf_ctrl *ct = container_of(ctrl, struct ast_sf_ctrl, ops);   </span>
<span class="lineNum">     676 </span>                :<span class="lineNoCov">          0 :         struct flash_info *info = ctrl-&gt;finfo;</span>
<span class="lineNum">     677 </span>                :            : 
<span class="lineNum">     678 </span>                :            :         (void)tsize;
<span class="lineNum">     679 </span>                :            : 
<span class="lineNum">     680 </span>                :            :         /*
<span class="lineNum">     681 </span>                :            :          * Configure better timings and read mode for known
<span class="lineNum">     682 </span>                :            :          * flash chips
<span class="lineNum">     683 </span>                :            :          */
<span class="lineNum">     684 </span>  [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         switch(info-&gt;id) {           </span>
<span class="lineNum">     685 </span>                :            :         case 0xc22019: /* MX25L25635F */
<span class="lineNum">     686 </span>                :            :         case 0xc2201a: /* MX66L51235F */
<span class="lineNum">     687 </span>                :<span class="lineNoCov">          0 :                 return ast_sf_setup_macronix(ct, info);</span>
<span class="lineNum">     688 </span>                :            :         case 0xef4018: /* W25Q128BV */
<span class="lineNum">     689 </span>                :<span class="lineNoCov">          0 :                 return ast_sf_setup_winbond(ct, info);</span>
<span class="lineNum">     690 </span>                :            :         case 0x20ba20: /* MT25Qx512xx */
<span class="lineNum">     691 </span>                :<span class="lineNoCov">          0 :                 return ast_sf_setup_micron(ct, info);</span>
<span class="lineNum">     692 </span>                :            :         }
<span class="lineNum">     693 </span>                :            :         /* No special tuning */
<span class="lineNum">     694 </span>                :            :         return 0;
<a name="695"><span class="lineNum">     695 </span>                :            : }</a>
<span class="lineNum">     696 </span>                :            : 
<span class="lineNum">     697 </span>                :<span class="lineNoCov">          0 : static bool ast_sf_init_pnor(struct ast_sf_ctrl *ct)</span>
<span class="lineNum">     698 </span>                :            : {
<span class="lineNum">     699 </span>                :            :         uint32_t reg;
<span class="lineNum">     700 </span>                :            : 
<span class="lineNum">     701 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_reg = PNOR_SPI_FCTL_CTRL;</span>
<span class="lineNum">     702 </span>                :<span class="lineNoCov">          0 :         ct-&gt;fread_timing_reg = PNOR_SPI_FREAD_TIMING;</span>
<span class="lineNum">     703 </span>                :<span class="lineNoCov">          0 :         ct-&gt;flash = PNOR_FLASH_BASE;</span>
<span class="lineNum">     704 </span>                :            : 
<span class="lineNum">     705 </span>                :            :         /* Enable writing to the controller */
<span class="lineNum">     706 </span>                :<span class="lineNoCov">          0 :         reg = ast_ahb_readl(PNOR_SPI_FCTL_CONF);</span>
<span class="lineNum">     707 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (reg == 0xffffffff) {</span>
<span class="lineNum">     708 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST_SF: Failed read from controller config\n&quot;);</span>
<span class="lineNum">     709 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     710 </span>                :            :         }
<span class="lineNum">     711 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(reg | 1, PNOR_SPI_FCTL_CONF);</span>
<span class="lineNum">     712 </span>                :            : 
<span class="lineNum">     713 </span>                :            :         /*
<span class="lineNum">     714 </span>                :            :          * Snapshot control reg and sanitize it for our
<span class="lineNum">     715 </span>                :            :          * use, switching to 1-bit mode, clearing user
<span class="lineNum">     716 </span>                :            :          * mode if set, etc...
<span class="lineNum">     717 </span>                :            :          *
<span class="lineNum">     718 </span>                :            :          * Also configure SPI clock to something safe
<span class="lineNum">     719 </span>                :            :          * like HCLK/8 (24Mhz)
<span class="lineNum">     720 </span>                :            :          */
<span class="lineNum">     721 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val = ast_ahb_readl(ct-&gt;ctl_reg);</span>
<span class="lineNum">     722 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ct-&gt;ctl_val == 0xffffffff) {</span>
<span class="lineNum">     723 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST_SF: Failed read from controller control\n&quot;);</span>
<span class="lineNum">     724 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     725 </span>                :            :         }
<span class="lineNum">     726 </span>                :            : 
<span class="lineNum">     727 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val = (ct-&gt;ctl_val &amp; 0x2000) |</span>
<span class="lineNum">     728 </span>                :            :                 (0x00 &lt;&lt; 28) | /* Single bit */
<span class="lineNum">     729 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt; 24) | /* CE# width 16T */</span>
<span class="lineNum">     730 </span>                :            :                 (0x00 &lt;&lt; 16) | /* no command */
<span class="lineNum">     731 </span>                :            :                 (0x04 &lt;&lt;  8) | /* HCLK/8 */
<span class="lineNum">     732 </span>                :<span class="lineNoCov">          0 :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */</span>
<span class="lineNum">     733 </span>                :            :                 (0x00);        /* normal read */
<span class="lineNum">     734 </span>                :            : 
<span class="lineNum">     735 </span>                :            :         /* Initial read mode is default */
<span class="lineNum">     736 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = ct-&gt;ctl_val;</span>
<span class="lineNum">     737 </span>                :            : 
<span class="lineNum">     738 </span>                :            :         /* Initial read timings all 0 */
<span class="lineNum">     739 </span>                :<span class="lineNoCov">          0 :         ct-&gt;fread_timing_val = 0;</span>
<span class="lineNum">     740 </span>                :            : 
<span class="lineNum">     741 </span>                :            :         /* Configure for read */
<span class="lineNum">     742 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     743 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;fread_timing_val, ct-&gt;fread_timing_reg);</span>
<span class="lineNum">     744 </span>                :            : 
<span class="lineNum">     745 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ct-&gt;ctl_val &amp; 0x2000)</span>
<span class="lineNum">     746 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;mode_4b = true;</span>
<span class="lineNum">     747 </span>                :            :         else
<span class="lineNum">     748 </span>                :<span class="lineNoCov">          0 :                 ct-&gt;mode_4b = false;</span>
<span class="lineNum">     749 </span>                :            : 
<span class="lineNum">     750 </span>                :            :         return true;
<a name="751"><span class="lineNum">     751 </span>                :            : }</a>
<span class="lineNum">     752 </span>                :            : 
<span class="lineNum">     753 </span>                :<span class="lineNoCov">          0 : static bool ast_sf_init_bmc(struct ast_sf_ctrl *ct)</span>
<span class="lineNum">     754 </span>                :            : {
<span class="lineNum">     755 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_reg = BMC_SPI_FCTL_CTRL;</span>
<span class="lineNum">     756 </span>                :<span class="lineNoCov">          0 :         ct-&gt;fread_timing_reg = BMC_SPI_FREAD_TIMING;</span>
<span class="lineNum">     757 </span>                :<span class="lineNoCov">          0 :         ct-&gt;flash = BMC_FLASH_BASE;</span>
<span class="lineNum">     758 </span>                :            : 
<span class="lineNum">     759 </span>                :            :         /*
<span class="lineNum">     760 </span>                :            :          * Snapshot control reg and sanitize it for our
<span class="lineNum">     761 </span>                :            :          * use, switching to 1-bit mode, clearing user
<span class="lineNum">     762 </span>                :            :          * mode if set, etc...
<span class="lineNum">     763 </span>                :            :          *
<span class="lineNum">     764 </span>                :            :          * Also configure SPI clock to something safe
<span class="lineNum">     765 </span>                :            :          * like HCLK/8 (24Mhz)
<span class="lineNum">     766 </span>                :            :          */
<span class="lineNum">     767 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_val =</span>
<span class="lineNum">     768 </span>                :            :                 (0x00 &lt;&lt; 28) | /* Single bit */
<span class="lineNum">     769 </span>                :            :                 (0x00 &lt;&lt; 24) | /* CE# width 16T */
<span class="lineNum">     770 </span>                :            :                 (0x00 &lt;&lt; 16) | /* no command */
<span class="lineNum">     771 </span>                :            :                 (0x04 &lt;&lt;  8) | /* HCLK/8 */
<span class="lineNum">     772 </span>                :            :                 (0x00 &lt;&lt;  6) | /* no dummy cycle */
<span class="lineNum">     773 </span>                :            :                 (0x00);        /* normal read */
<span class="lineNum">     774 </span>                :            : 
<span class="lineNum">     775 </span>                :            :         /* Initial read mode is default */
<span class="lineNum">     776 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ctl_read_val = ct-&gt;ctl_val;</span>
<span class="lineNum">     777 </span>                :            : 
<span class="lineNum">     778 </span>                :            :         /* Initial read timings all 0 */
<span class="lineNum">     779 </span>                :<span class="lineNoCov">          0 :         ct-&gt;fread_timing_val = 0;</span>
<span class="lineNum">     780 </span>                :            : 
<span class="lineNum">     781 </span>                :            :         /* Configure for read */
<span class="lineNum">     782 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     783 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;fread_timing_val, ct-&gt;fread_timing_reg);</span>
<span class="lineNum">     784 </span>                :            : 
<span class="lineNum">     785 </span>                :<span class="lineNoCov">          0 :         ct-&gt;mode_4b = false;</span>
<span class="lineNum">     786 </span>                :            : 
<span class="lineNum">     787 </span>                :<span class="lineNoCov">          0 :         return true;</span>
<a name="788"><span class="lineNum">     788 </span>                :            : }</a>
<span class="lineNum">     789 </span>                :            : 
<span class="lineNum">     790 </span>                :<span class="lineNoCov">          0 : int ast_sf_open(uint8_t type, struct spi_flash_ctrl **ctrl)</span>
<span class="lineNum">     791 </span>                :            : {
<span class="lineNum">     792 </span>                :            :         struct ast_sf_ctrl *ct;
<span class="lineNum">     793 </span>                :            : 
<span class="lineNum">     794 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (type != AST_SF_TYPE_PNOR &amp;&amp; type != AST_SF_TYPE_BMC)</span>
<span class="lineNum">     795 </span>                :            :                 return -EINVAL;
<span class="lineNum">     796 </span>                :            : 
<span class="lineNum">     797 </span>                :<span class="lineNoCov">          0 :         *ctrl = NULL;</span>
<span class="lineNum">     798 </span>                :<span class="lineNoCov">          0 :         ct = malloc(sizeof(*ct));</span>
<span class="lineNum">     799 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!ct) {</span>
<span class="lineNum">     800 </span>                :<span class="lineNoCov">          0 :                 FL_ERR(&quot;AST_SF: Failed to allocate\n&quot;);</span>
<span class="lineNum">     801 </span>                :<span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     802 </span>                :            :         }
<span class="lineNum">     803 </span>                :<span class="lineNoCov">          0 :         memset(ct, 0, sizeof(*ct));</span>
<span class="lineNum">     804 </span>                :<span class="lineNoCov">          0 :         ct-&gt;type = type;</span>
<span class="lineNum">     805 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ops.cmd_wr = ast_sf_cmd_wr;</span>
<span class="lineNum">     806 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ops.cmd_rd = ast_sf_cmd_rd;</span>
<span class="lineNum">     807 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ops.set_4b = ast_sf_set_4b;</span>
<span class="lineNum">     808 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ops.read = ast_sf_read;</span>
<span class="lineNum">     809 </span>                :<span class="lineNoCov">          0 :         ct-&gt;ops.setup = ast_sf_setup;</span>
<span class="lineNum">     810 </span>                :            : 
<span class="lineNum">     811 </span>                :<span class="lineNoCov">          0 :         ast_get_ahb_freq();</span>
<span class="lineNum">     812 </span>                :            : 
<span class="lineNum">     813 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (type == AST_SF_TYPE_PNOR) {</span>
<span class="lineNum">     814 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!ast_sf_init_pnor(ct))</span>
<span class="lineNum">     815 </span>                :            :                         goto fail;
<span class="lineNum">     816 </span>                :            :         } else {
<span class="lineNum">     817 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!ast_sf_init_bmc(ct))</span>
<span class="lineNum">     818 </span>                :            :                         goto fail;
<span class="lineNum">     819 </span>                :            :         }
<span class="lineNum">     820 </span>                :            : 
<span class="lineNum">     821 </span>                :<span class="lineNoCov">          0 :         *ctrl = &amp;ct-&gt;ops;</span>
<span class="lineNum">     822 </span>                :            : 
<span class="lineNum">     823 </span>                :<span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     824 </span>                :            :  fail:
<span class="lineNum">     825 </span>                :<span class="lineNoCov">          0 :         free(ct);</span>
<span class="lineNum">     826 </span>                :<span class="lineNoCov">          0 :         return -EIO;</span>
<a name="827"><span class="lineNum">     827 </span>                :            : }</a>
<span class="lineNum">     828 </span>                :            : 
<span class="lineNum">     829 </span>                :<span class="lineNoCov">          0 : void ast_sf_close(struct spi_flash_ctrl *ctrl)</span>
<span class="lineNum">     830 </span>                :            : {
<span class="lineNum">     831 </span>                :<span class="lineNoCov">          0 :         struct ast_sf_ctrl *ct = container_of(ctrl, struct ast_sf_ctrl, ops);</span>
<span class="lineNum">     832 </span>                :            : 
<span class="lineNum">     833 </span>                :            :         /* Restore control reg to read */
<span class="lineNum">     834 </span>                :<span class="lineNoCov">          0 :         ast_ahb_writel(ct-&gt;ctl_read_val, ct-&gt;ctl_reg);</span>
<span class="lineNum">     835 </span>                :            : 
<span class="lineNum">     836 </span>                :            :         /* Additional cleanup */
<span class="lineNum">     837 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (ct-&gt;type == AST_SF_TYPE_PNOR) {</span>
<span class="lineNum">     838 </span>                :<span class="lineNoCov">          0 :                 uint32_t reg = ast_ahb_readl(PNOR_SPI_FCTL_CONF);</span>
<span class="lineNum">     839 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (reg != 0xffffffff)</span>
<span class="lineNum">     840 </span>                :<span class="lineNoCov">          0 :                         ast_ahb_writel(reg &amp; ~1, PNOR_SPI_FCTL_CONF);</span>
<span class="lineNum">     841 </span>                :            :         }
<span class="lineNum">     842 </span>                :            : 
<span class="lineNum">     843 </span>                :            :         /* Free the whole lot */
<span class="lineNum">     844 </span>                :<span class="lineNoCov">          0 :         free(ct);</span>
<span class="lineNum">     845 </span>                :<span class="lineNoCov">          0 : }</span>
<span class="lineNum">     846 </span>                :            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
