Block Name			X	Y		#Block ID
---------------------------
b_b_stencil$ub_b_b_stencil_bank_4_garnet		7	30		#m6
b_b_stencil$ub_b_b_stencil_bank_5_garnet		23	30		#m7
denoised_1_stencil$d_reg__U3$reg0		16	29		#r12
denoised_1_stencil$d_reg__U4$reg0		22	17		#r13
denoised_1_stencil$ub_denoised_1_stencil_BANK_0_garnet		23	14		#m14
g_gb_stencil$ub_g_gb_stencil_bank_10_garnet		15	16		#m15
g_gb_stencil$ub_g_gb_stencil_bank_11_garnet		15	34		#m16
g_gb_stencil$ub_g_gb_stencil_bank_8_garnet		31	16		#m17
g_gb_stencil$ub_g_gb_stencil_bank_9_garnet		31	12		#m18
g_gr_stencil$ub_g_gr_stencil_bank_10_garnet		15	6		#m19
g_gr_stencil$ub_g_gr_stencil_bank_11_garnet		23	6		#m20
g_gr_stencil$ub_g_gr_stencil_bank_8_garnet		15	24		#m21
g_gr_stencil$ub_g_gr_stencil_bank_9_garnet		15	12		#m22
hw_input_global_wrapper_stencil$d_reg__U14$reg0		32	37		#r23
hw_input_global_wrapper_stencil$d_reg__U15$reg0		30	37		#r24
hw_input_global_wrapper_stencil$d_reg__U16$reg0		22	35		#r25
hw_input_global_wrapper_stencil$d_reg__U17$reg0		22	33		#r26
hw_input_global_wrapper_stencil$d_reg__U18$reg0		20	33		#r27
hw_input_global_wrapper_stencil$d_reg__U19$reg0		20	35		#r28
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		31	34		#m29
io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0		5	0		#I0
io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0$reg0		22	3		#r323
io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0		1	0		#I2
io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0$reg2		18	1		#r325
io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0		3	0		#I4
io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0$reg4		22	7		#r327
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		7	0		#I329
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg10		30	21		#r334
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		16	9		#r330
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7		26	13		#r331
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8		30	13		#r332
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9		32	21		#r333
io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid		5	0		#i1
io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid$reg1		6	1		#r324
io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid		7	0		#i3
io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid$reg3		6	7		#r326
io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid		3	0		#i5
io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid$reg5		24	27		#r328
op_hcompute_corrected_stencil$inner_compute$add_1214_1215_1216_tree$_join_i2155_i364		17	28		#p286
op_hcompute_corrected_stencil$inner_compute$add_1214_1215_1216_tree$opN_1$_join_i2154_i1808		17	26		#p176
op_hcompute_corrected_stencil$inner_compute$mult_middle_1205549_1206_i2139_i1968		19	28		#p285
op_hcompute_corrected_stencil$inner_compute$mult_middle_1208n103_1209_i2145_i1968		17	34		#p66
op_hcompute_corrected_stencil$inner_compute$mult_middle_12127_1213_i2152_i1968		21	4		#p175
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_1203_1204$min_mux_i2137_i829		21	28		#p284
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_1203_1207$min_mux_i2143_i829		17	36		#p65
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_1203_1211$min_mux_i2150_i829		25	4		#p174
op_hcompute_corrected_stencil_1$inner_compute$add_1271_1272_1273_tree$_join_i2207_i364		37	30		#p297
op_hcompute_corrected_stencil_1$inner_compute$add_1271_1272_1273_tree$opN_1$_join_i2206_i1808		35	30		#p294
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1262n96_1263_i2191_i1968		35	28		#p296
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1265373_1266_i2197_i1968		37	32		#p291
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_126962_1270_i2204_i1968		35	32		#p293
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_1260_1261$min_mux_i2189_i829		33	28		#p295
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_1260_1264$min_mux_i2195_i829		19	34		#p290
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_1260_1268$min_mux_i2202_i829		25	32		#p292
op_hcompute_corrected_stencil_2$inner_compute$add_1328_1329_1330_tree$_join_i2259_i364		29	14		#p308
op_hcompute_corrected_stencil_2$inner_compute$add_1328_1329_1330_tree$opN_1$_join_i2258_i1808		29	10		#p305
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1319n31_1320_i2243_i1968		33	22		#p307
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1322n261_1323_i2249_i1968		13	14		#p302
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1326883_1327_i2256_i1968		25	10		#p304
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1317_1318$min_mux_i2241_i829		35	22		#p306
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1317_1321$min_mux_i2247_i829		13	16		#p301
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1317_1325$min_mux_i2254_i829		25	24		#p303
op_hcompute_curved_stencil$inner_compute$i2303_i2304_i1653		25	8		#p288
op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet		23	8		#m289
op_hcompute_curved_stencil$inner_compute$smax_3410_3411_3412$max_mux_i2296_i1850		21	16		#p287
op_hcompute_curved_stencil_1$inner_compute$i2325_i2326_i1653		33	6		#p299
op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet		31	6		#m300
op_hcompute_curved_stencil_1$inner_compute$smax_4455_4456_4457$max_mux_i2318_i1850		33	30		#p298
op_hcompute_curved_stencil_2$inner_compute$i2347_i2348_i1653		21	12		#p310
op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet		23	12		#m311
op_hcompute_curved_stencil_2$inner_compute$smax_5500_5501_5502$max_mux_i2340_i1850		25	12		#p309
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$is_pos_i2384_i1575		11	16		#p185
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$mult_i2382_i1461		9	14		#p184
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$out_mux_i2385_i1269		11	14		#p186
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$sub_i2381_i440		9	12		#p183
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$is_pos_i2407_i1575		17	14		#p252
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$mult_i2405_i1461		17	16		#p251
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$out_mux_i2408_i1269		17	18		#p253
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$sub_i2404_i440		17	12		#p250
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$is_pos_i2459_i1575		1	26		#p199
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$mult_i2457_i1461		1	30		#p198
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$out_mux_i2460_i1269		1	28		#p200
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$sub_i2456_i440		1	22		#p197
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$is_pos_i2430_i1575		37	20		#p223
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$mult_i2428_i1461		35	18		#p222
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$out_mux_i2431_i1269		37	18		#p224
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$sub_i2427_i440		37	22		#p221
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$is_pos_i2490_i1575		9	24		#p233
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$mult_i2488_i1461		9	22		#p232
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$out_mux_i2491_i1269		9	20		#p234
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$sub_i2487_i440		25	20		#p231
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$is_pos_i2453_i1575		1	36		#p203
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$mult_i2451_i1461		3	34		#p202
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$out_mux_i2454_i1269		1	34		#p204
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$sub_i2450_i440		13	34		#p201
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$is_pos_i2378_i1575		33	34		#p189
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$mult_i2376_i1461		27	32		#p188
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$out_mux_i2379_i1269		27	34		#p190
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$sub_i2375_i440		33	32		#p187
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$is_pos_i2436_i1575		33	24		#p219
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$mult_i2434_i1461		37	24		#p218
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$out_mux_i2437_i1269		35	24		#p220
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$sub_i2433_i440		29	24		#p217
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$is_pos_i2484_i1575		5	28		#p237
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$mult_i2482_i1461		5	26		#p236
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$out_mux_i2485_i1269		5	24		#p238
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$sub_i2481_i440		9	26		#p235
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$is_pos_i2401_i1575		11	38		#p256
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$mult_i2399_i1461		11	34		#p255
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$out_mux_i2402_i1269		11	36		#p257
op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$sub_i2398_i440		11	24		#p254
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$is_pos_i2502_i1575		9	28		#p271
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$mult_i2500_i1461		11	26		#p270
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$out_mux_i2503_i1269		11	28		#p272
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$sub_i2499_i440		13	20		#p269
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$is_pos_i2508_i1575		27	26		#p267
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$mult_i2506_i1461		25	28		#p266
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$out_mux_i2509_i1269		25	26		#p268
op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$sub_i2505_i440		25	18		#p265
op_hcompute_demosaicked_1_stencil$inner_compute$add_512_520_521_i2522_i1808		29	12		#p207
op_hcompute_demosaicked_1_stencil$inner_compute$add_512_560_568_i2411_i1808		29	8		#p277
op_hcompute_demosaicked_1_stencil$inner_compute$add_520_560_561_i2463_i1808		29	6		#p260
op_hcompute_demosaicked_1_stencil$inner_compute$add_546_512_547_i2494_i1808		27	20		#p241
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_1_g_gb_stencil_2_510_i2365_i1808		35	34		#p181
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_2_g_gb_stencil_4_533_i2423_i1808		3	20		#p213
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_2_g_gb_stencil_6_558_i2389_i1808		1	12		#p248
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_3_g_gb_stencil_4_518_i2442_i1808		27	24		#p195
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_4_g_gb_stencil_5_544_i2473_i1808		29	16		#p229
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_3_516_i2446_i1808		29	32		#p193
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_4_535_i2419_i1808		9	10		#p215
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_2_g_gr_stencil_1_508_i2371_i1808		33	38		#p179
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_5_542_i2477_i1808		19	24		#p227
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_6_556_i2394_i1808		29	2		#p246
op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_2_501_i2518_i1808		25	16		#p177
op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_3_528_i2468_i1808		13	18		#p243
op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_4_565_i2360_i1808		19	16		#p275
op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_2_r_r_stencil_4_550_i2416_i1808		21	18		#p262
op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_496_499_i2514_i1537		29	22		#p210
op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_496_497_i2529_i1537		33	2		#p281
op_hcompute_demosaicked_1_stencil$inner_compute$eq_4970_498_i2531_i1307		21	2		#p282
op_hcompute_demosaicked_1_stencil$inner_compute$eq_4990_500_i2516_i1307		27	22		#p211
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_501_502_503_i2520_i1730		25	14		#p178
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_502_509_i2373_i1730		35	38		#p180
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_510_502_511_i2367_i1730		35	36		#p182
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_516_502_517_i2448_i1730		29	30		#p194
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_518_502_519_i2444_i1730		29	26		#p196
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_521_502_522_i2524_i1730		27	12		#p208
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_528_502_529_i2470_i1730		11	18		#p244
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_533_502_534_i2425_i1730		5	20		#p214
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_535_502_536_i2421_i1730		11	10		#p216
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_542_502_543_i2479_i1730		21	24		#p228
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_544_502_545_i2475_i1730		29	18		#p230
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_547_502_548_i2496_i1730		25	22		#p242
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_550_502_551_i2418_i1730		19	18		#p263
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_556_502_557_i2396_i1730		27	2		#p247
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_558_502_559_i2391_i1730		1	4		#p249
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_561_502_562_i2465_i1730		29	20		#p261
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_565_502_566_i2362_i1730		19	20		#p276
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_568_502_569_i2413_i1730		35	8		#p278
op_hcompute_demosaicked_1_stencil$inner_compute$mux_498_524_571_i2532_i1269		21	22		#p283
op_hcompute_demosaicked_1_stencil$inner_compute$mux_500_523_r_r_stencil_1_i2526_i1269		21	20		#p212
op_hcompute_demosaicked_1_stencil$inner_compute$mux_500_564_570_i2517_i1269		17	22		#p280
op_hcompute_demosaicked_1_stencil$inner_compute$mux_507_509_511_i2387_i1269		33	36		#p192
op_hcompute_demosaicked_1_stencil$inner_compute$mux_515_517_519_i2462_i1269		29	28		#p206
op_hcompute_demosaicked_1_stencil$inner_compute$mux_527_549_563_i2511_i1269		13	22		#p274
op_hcompute_demosaicked_1_stencil$inner_compute$mux_532_534_536_i2439_i1269		11	20		#p226
op_hcompute_demosaicked_1_stencil$inner_compute$mux_541_543_545_i2493_i1269		27	18		#p240
op_hcompute_demosaicked_1_stencil$inner_compute$mux_555_557_559_i2410_i1269		17	2		#p259
op_hcompute_demosaicked_1_stencil$inner_compute$sub_504_522_523_i2525_i1230		21	14		#p209
op_hcompute_demosaicked_1_stencil$inner_compute$sub_538_548_549_i2497_i1230		11	22		#p245
op_hcompute_demosaicked_1_stencil$inner_compute$sub_552_562_563_i2466_i1230		17	20		#p264
op_hcompute_demosaicked_1_stencil$inner_compute$sub_567_569_570_i2414_i1230		19	22		#p279
op_hcompute_demosaicked_1_stencil$inner_compute$ult_505_506_507_i2386_i1385		25	36		#p191
op_hcompute_demosaicked_1_stencil$inner_compute$ult_513_514_515_i2461_i1385		1	32		#p205
op_hcompute_demosaicked_1_stencil$inner_compute$ult_525_526_527_i2510_i1385		13	26		#p273
op_hcompute_demosaicked_1_stencil$inner_compute$ult_530_531_532_i2438_i1385		35	20		#p225
op_hcompute_demosaicked_1_stencil$inner_compute$ult_539_540_541_i2492_i1385		9	18		#p239
op_hcompute_demosaicked_1_stencil$inner_compute$ult_553_554_555_i2409_i1385		17	24		#p258
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$is_pos_i2828_i1575		3	36		#p36
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$mult_i2826_i1461		1	38		#p35
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$out_mux_i2829_i1269		3	38		#p37
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$sub_i2825_i440		3	32		#p34
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$is_pos_i2794_i1575		11	8		#p57
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$mult_i2792_i1461		13	6		#p56
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$out_mux_i2795_i1269		11	6		#p58
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$sub_i2791_i440		13	8		#p55
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$is_pos_i2822_i1575		9	38		#p40
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$mult_i2820_i1461		9	36		#p39
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$out_mux_i2823_i1269		5	36		#p41
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$sub_i2819_i440		13	38		#p38
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$is_pos_i2800_i1575		11	2		#p53
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$mult_i2798_i1461		13	2		#p52
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$out_mux_i2801_i1269		9	2		#p54
op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$sub_i2797_i440		11	4		#p51
op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gb_stencil_7_g_gb_stencil_8_770_i2811_i1808		27	30		#p32
op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gb_stencil_8_g_gb_stencil_9_777_i2787_i1808		1	8		#p47
op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gr_stencil_7_g_gr_stencil_9_779_i2783_i1808		5	2		#p49
op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gr_stencil_8_g_gr_stencil_7_767_i2815_i1808		25	2		#p30
op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_759_762_i2806_i1537		9	34		#p44
op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_759_760_i2835_i1537		3	22		#p62
op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7600_761_i2837_i1307		3	18		#p63
op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7620_763_i2808_i1307		5	34		#p45
op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_767_768_769_i2817_i1730		25	6		#p31
op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_770_768_771_i2813_i1730		27	28		#p33
op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_777_768_778_i2789_i1730		1	6		#p48
op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_779_768_780_i2785_i1730		3	2		#p50
op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_761_773_782_i2838_i1269		3	16		#p64
op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_763_781_g_gb_stencil_8_i2809_i1269		3	14		#p61
op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_763_g_gr_stencil_7_772_i2832_i1269		5	16		#p46
op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_766_769_771_i2831_i1269		9	16		#p43
op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_776_778_780_i2803_i1269		3	4		#p60
op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_764_765_766_i2830_i1385		5	38		#p42
op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_774_775_776_i2802_i1385		5	4		#p59
op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_1_garnet		7	22		#m312
op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_2_garnet		23	34		#m313
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$is_pos_i3075_i1575		3	26		#p158
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$mult_i3073_i1461		1	24		#p157
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$out_mux_i3076_i1269		3	24		#p159
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$sub_i3072_i440		3	28		#p156
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$is_pos_i3081_i1575		37	28		#p154
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$mult_i3079_i1461		35	26		#p153
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$out_mux_i3082_i1269		37	26		#p155
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$sub_i3078_i440		25	30		#p152
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$is_pos_i2945_i1575		1	16		#p79
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$mult_i2943_i1461		1	18		#p78
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$out_mux_i2946_i1269		1	14		#p80
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$sub_i2942_i440		1	20		#p77
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$is_pos_i2968_i1575		33	16		#p143
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$mult_i2966_i1461		33	20		#p142
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$out_mux_i2969_i1269		33	18		#p144
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$sub_i2965_i440		35	12		#p141
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$is_pos_i3026_i1575		19	6		#p93
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$mult_i3024_i1461		21	8		#p92
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$out_mux_i3027_i1269		21	6		#p94
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$sub_i3023_i440		19	8		#p91
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$is_pos_i3009_i1575		3	10		#p106
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$mult_i3007_i1461		3	6		#p105
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$out_mux_i3010_i1269		3	8		#p107
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$sub_i3006_i440		1	10		#p104
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$is_pos_i3057_i1575		37	36		#p124
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$mult_i3055_i1461		37	38		#p123
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$out_mux_i3058_i1269		37	34		#p125
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$sub_i3054_i440		37	12		#p122
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$is_pos_i3032_i1575		37	2		#p89
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$mult_i3030_i1461		37	4		#p88
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$out_mux_i3033_i1269		35	2		#p90
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$sub_i3029_i440		29	4		#p87
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$is_pos_i2951_i1575		5	18		#p75
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$mult_i2949_i1461		5	6		#p74
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$out_mux_i2952_i1269		5	8		#p76
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$sub_i2948_i440		5	22		#p73
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$is_pos_i3003_i1575		25	38		#p110
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$mult_i3001_i1461		27	36		#p109
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$out_mux_i3004_i1269		27	38		#p111
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$sub_i3000_i440		21	38		#p108
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$is_pos_i3063_i1575		9	4		#p120
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$mult_i3061_i1461		9	8		#p119
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$out_mux_i3064_i1269		9	6		#p121
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$sub_i3060_i440		11	12		#p118
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$is_pos_i2974_i1575		37	16		#p139
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$mult_i2972_i1461		35	14		#p138
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$out_mux_i2975_i1269		37	14		#p140
op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$sub_i2971_i440		35	16		#p137
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_1009_976_1010_i3067_i1808		19	12		#p128
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_976_1023_1032_i2978_i1808		17	4		#p167
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_976_984_985_i3089_i1808		13	4		#p97
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_984_1023_1024_i3036_i1808		19	4		#p147
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_2_965_i3085_i1808		9	30		#p67
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_3_991_i3041_i1808		3	30		#p130
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_4_1029_i2927_i1808		13	30		#p165
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_4_b_b_stencil_2_1013_i2989_i1808		21	30		#p149
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_11_g_gb_stencil_10_972_i2938_i1808		5	14		#p69
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_11_g_gb_stencil_15_1019_i2961_i1808		33	12		#p133
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_11_998_i2993_i1808		37	10		#p102
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_12_980_i3019_i1808		37	8		#p83
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_14_1005_i3050_i1808		27	10		#p114
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_10_g_gr_stencil_11_974_i2934_i1808		5	32		#p71
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_10_g_gr_stencil_12_982_i3015_i1808		27	4		#p85
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_10_996_i2996_i1808		29	38		#p100
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_14_1007_i3046_i1808		13	12		#p116
op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_15_1021_i2957_i1808		27	6		#p135
op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_960_963_i2984_i1537		19	36		#p162
op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_960_961_i3096_i1537		19	38		#p171
op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9610_962_i3098_i1307		17	38		#p172
op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9630_964_i2986_i1307		13	36		#p163
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1005_966_1006_i3052_i1730		21	10		#p115
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1007_966_1008_i3048_i1730		13	10		#p117
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1010_966_1011_i3069_i1730		19	14		#p129
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1013_966_1014_i2991_i1730		21	32		#p150
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1019_966_1020_i2963_i1730		33	10		#p134
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1021_966_1022_i2959_i1730		27	8		#p136
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1024_966_1025_i3038_i1730		19	2		#p148
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1029_966_1030_i2929_i1730		13	28		#p166
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1032_966_1033_i2980_i1730		17	6		#p168
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_965_966_967_i3087_i1730		9	32		#p68
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_966_973_i2940_i1730		3	12		#p70
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_974_966_975_i2936_i1730		5	30		#p72
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_966_981_i3021_i1730		37	6		#p84
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_982_966_983_i3017_i1730		33	4		#p86
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_985_966_986_i3091_i1730		13	24		#p98
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_966_992_i3043_i1730		11	30		#p131
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_996_966_997_i2998_i1730		29	36		#p101
op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_966_999_i2995_i1730		35	10		#p103
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_1004_1006_1008_i3066_i1269		19	10		#p127
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_1018_1020_1022_i2977_i1269		33	8		#p146
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_962_1028_1035_i3099_i1269		17	32		#p173
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_964_987_1027_i3093_i1269		13	32		#p164
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_964_b_b_stencil_1_1034_i2987_i1269		17	30		#p170
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_971_973_975_i2954_i1269		5	12		#p82
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_979_981_983_i3035_i1269		35	4		#p96
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_990_1012_1026_i3084_i1269		19	32		#p161
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_995_997_999_i3012_i1269		27	16		#p113
op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1001_1011_1012_i3070_i1230		19	30		#p132
op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1015_1025_1026_i3039_i1230		19	26		#p151
op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1031_1033_1034_i2981_i1230		17	8		#p169
op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_968_986_987_i3092_i1230		11	32		#p99
op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_1002_1003_1004_i3065_i1385		17	10		#p126
op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_1016_1017_1018_i2976_i1385		33	14		#p145
op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_969_970_971_i2953_i1385		5	10		#p81
op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_977_978_979_i3034_i1385		35	6		#p95
op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_988_989_990_i3083_i1385		21	26		#p160
op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_993_994_995_i3011_i1385		27	14		#p112
op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_1_garnet		23	38		#m314
op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_2_garnet		23	36		#m315
op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_1_garnet		31	2		#m316
op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_2_garnet		31	22		#m317
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$_join$max_mux_i3355_i559		25	34		#p10
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$opN_0$_join$max_mux_i3353_i559		29	34		#p9
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$opN_1$_join$max_mux_i3349_i559		21	36		#p8
op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_stencil_1_329_330$min_mux_i3358_i829		21	34		#p11
op_hcompute_hw_output_stencil_1_port_controller_garnet		7	8		#m318
op_hcompute_hw_output_stencil_2_port_controller_garnet		31	28		#m319
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m320
r_r_stencil$ub_r_r_stencil_bank_4_garnet		23	18		#m321
r_r_stencil$ub_r_r_stencil_bank_5_garnet		23	16		#m322
