Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 24 11:02:54 2025
| Host         : PC-636 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.803       -2.174                      3                  320        0.227        0.000                      0                  320        4.500        0.000                       0                   156  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.803       -2.174                      3                  320        0.227        0.000                      0                  320        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.803ns,  Total Violation       -2.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/current_digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 4.065ns (38.018%)  route 6.627ns (61.982%))
  Logic Levels:           16  (CARRY4=6 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.640     5.192    u_display_mux/CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  u_display_mux/stopwatch_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.648 r  u_display_mux/stopwatch_s_reg[5]/Q
                         net (fo=26, routed)          0.688     6.336    u_display_mux/stopwatch_s_reg_n_0_[5]
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.124     6.460 r  u_display_mux/current_digit[2]_i_213/O
                         net (fo=1, routed)           0.291     6.751    u_display_mux/current_digit[2]_i_213_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.875 r  u_display_mux/current_digit[2]_i_147/O
                         net (fo=2, routed)           0.727     7.603    u_display_mux/current_digit[2]_i_147_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.727 r  u_display_mux/current_digit[2]_i_151/O
                         net (fo=1, routed)           0.000     7.727    u_display_mux/current_digit[2]_i_151_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.128 r  u_display_mux/current_digit_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.128    u_display_mux/current_digit_reg[2]_i_82_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  u_display_mux/current_digit_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.242    u_display_mux/current_digit_reg[2]_i_42_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.576 f  u_display_mux/current_digit_reg[2]_i_45/O[1]
                         net (fo=13, routed)          0.626     9.202    u_display_mux_n_5
    SLICE_X7Y7           LUT3 (Prop_lut3_I0_O)        0.303     9.505 r  current_digit[2]_i_165/O
                         net (fo=1, routed)           0.473     9.978    current_digit[2]_i_165_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.528 r  current_digit_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.528    current_digit_reg[2]_i_91_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.747 r  current_digit_reg[2]_i_43/O[0]
                         net (fo=6, routed)           0.652    11.399    u_display_mux/current_digit[2]_i_19_0[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I2_O)        0.295    11.694 r  u_display_mux/current_digit[2]_i_98/O
                         net (fo=1, routed)           0.000    11.694    u_display_mux/current_digit[2]_i_98_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.095 r  u_display_mux/current_digit_reg[2]_i_44/CO[3]
                         net (fo=5, routed)           0.650    12.745    u_display_mux/current_digit_reg[2]_i_44_n_0
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124    12.869 r  u_display_mux/current_digit[2]_i_46/O
                         net (fo=7, routed)           0.191    13.060    u_display_mux/current_digit[2]_i_46_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  u_display_mux/current_digit[3]_i_69/O
                         net (fo=5, routed)           1.231    14.415    u_display_mux/current_digit[3]_i_69_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.539 r  u_display_mux/current_digit[3]_i_32/O
                         net (fo=2, routed)           0.604    15.143    u_display_mux/current_digit[3]_i_32_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  u_display_mux/current_digit[1]_i_14/O
                         net (fo=1, routed)           0.493    15.760    u_display_mux/current_digit[1]_i_14_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124    15.884 r  u_display_mux/current_digit[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.884    u_display_mux/current_digit[1]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  u_display_mux/current_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.454    14.826    u_display_mux/CLK_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  u_display_mux/current_digit_reg[1]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y6          FDRE (Setup_fdre_C_D)        0.032    15.081    u_display_mux/current_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/current_digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 4.019ns (37.377%)  route 6.734ns (62.623%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571     5.123    u_display_mux/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  u_display_mux/stopwatch_ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     5.579 r  u_display_mux/stopwatch_ms_reg[4]/Q
                         net (fo=24, routed)          1.145     6.724    u_display_mux/stopwatch_ms_reg_n_0_[4]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     6.848 r  u_display_mux/current_digit[2]_i_53/O
                         net (fo=2, routed)           0.831     7.679    u_display_mux/current_digit[2]_i_53_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.199 r  u_display_mux/current_digit_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.199    u_display_mux/current_digit_reg[2]_i_30_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  u_display_mux/current_digit_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.316    u_display_mux/current_digit_reg[2]_i_33_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.639 r  u_display_mux/current_digit_reg[3]_i_71/O[1]
                         net (fo=9, routed)           1.096     9.735    u_display_mux_n_15
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.306    10.041 r  current_digit[2]_i_132/O
                         net (fo=1, routed)           0.000    10.041    current_digit[2]_i_132_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.619 r  current_digit_reg[2]_i_59/O[2]
                         net (fo=3, routed)           0.659    11.278    u_display_mux/current_digit_reg[2]_i_32_0[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.301    11.579 r  u_display_mux/current_digit[2]_i_68/O
                         net (fo=1, routed)           0.000    11.579    u_display_mux/current_digit[2]_i_68_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.129 r  u_display_mux/current_digit_reg[2]_i_32/CO[3]
                         net (fo=7, routed)           0.676    12.805    u_display_mux/current_digit_reg[2]_i_32_n_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.929 r  u_display_mux/current_digit[2]_i_34/O
                         net (fo=6, routed)           0.390    13.319    u_display_mux/current_digit[2]_i_34_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.443 r  u_display_mux/current_digit[3]_i_72/O
                         net (fo=1, routed)           0.493    13.936    u_display_mux/current_digit[3]_i_72_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  u_display_mux/current_digit[3]_i_40/O
                         net (fo=2, routed)           0.677    14.737    u_display_mux/current_digit[3]_i_40_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    14.861 r  u_display_mux/current_digit[3]_i_14_comp/O
                         net (fo=1, routed)           0.292    15.153    u_display_mux/data5[3]
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.124    15.277 r  u_display_mux/current_digit[3]_i_3/O
                         net (fo=1, routed)           0.474    15.751    u_display_mux/current_digit[3]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.124    15.875 r  u_display_mux/current_digit[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.875    u_display_mux/current_digit[3]_i_1_n_0
    SLICE_X13Y7          FDRE                                         r  u_display_mux/current_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.452    14.824    u_display_mux/CLK_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  u_display_mux/current_digit_reg[3]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)        0.032    15.079    u_display_mux/current_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -15.875    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/current_digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 3.895ns (36.781%)  route 6.695ns (63.219%))
  Logic Levels:           13  (CARRY4=5 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571     5.123    u_display_mux/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  u_display_mux/stopwatch_ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     5.579 r  u_display_mux/stopwatch_ms_reg[4]/Q
                         net (fo=24, routed)          1.145     6.724    u_display_mux/stopwatch_ms_reg_n_0_[4]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     6.848 r  u_display_mux/current_digit[2]_i_53/O
                         net (fo=2, routed)           0.831     7.679    u_display_mux/current_digit[2]_i_53_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.199 r  u_display_mux/current_digit_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.199    u_display_mux/current_digit_reg[2]_i_30_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  u_display_mux/current_digit_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.316    u_display_mux/current_digit_reg[2]_i_33_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.639 r  u_display_mux/current_digit_reg[3]_i_71/O[1]
                         net (fo=9, routed)           1.096     9.735    u_display_mux_n_15
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.306    10.041 r  current_digit[2]_i_132/O
                         net (fo=1, routed)           0.000    10.041    current_digit[2]_i_132_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.619 r  current_digit_reg[2]_i_59/O[2]
                         net (fo=3, routed)           0.659    11.278    u_display_mux/current_digit_reg[2]_i_32_0[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.301    11.579 r  u_display_mux/current_digit[2]_i_68/O
                         net (fo=1, routed)           0.000    11.579    u_display_mux/current_digit[2]_i_68_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.129 r  u_display_mux/current_digit_reg[2]_i_32/CO[3]
                         net (fo=7, routed)           0.818    12.947    u_display_mux/current_digit_reg[2]_i_32_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I3_O)        0.124    13.071 r  u_display_mux/current_digit[3]_i_74/O
                         net (fo=3, routed)           0.986    14.057    u_display_mux/current_digit[3]_i_74_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I2_O)        0.124    14.181 r  u_display_mux/current_digit[3]_i_39/O
                         net (fo=4, routed)           0.458    14.639    u_display_mux/current_digit[3]_i_39_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.763 r  u_display_mux/current_digit[2]_i_12_comp/O
                         net (fo=1, routed)           0.286    15.050    u_display_mux/current_digit[2]_i_12_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.124    15.174 r  u_display_mux/current_digit[2]_i_3/O
                         net (fo=1, routed)           0.415    15.589    u_display_mux/current_digit[2]_i_3_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.124    15.713 r  u_display_mux/current_digit[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.713    u_display_mux/current_digit[2]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  u_display_mux/current_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.823    u_display_mux/CLK_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  u_display_mux/current_digit_reg[2]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.077    15.137    u_display_mux/current_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/current_digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 3.771ns (39.052%)  route 5.885ns (60.948%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571     5.123    u_display_mux/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  u_display_mux/stopwatch_ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     5.579 r  u_display_mux/stopwatch_ms_reg[4]/Q
                         net (fo=24, routed)          1.145     6.724    u_display_mux/stopwatch_ms_reg_n_0_[4]
    SLICE_X7Y0           LUT5 (Prop_lut5_I1_O)        0.124     6.848 r  u_display_mux/current_digit[2]_i_53/O
                         net (fo=2, routed)           0.831     7.679    u_display_mux/current_digit[2]_i_53_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.199 r  u_display_mux/current_digit_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.199    u_display_mux/current_digit_reg[2]_i_30_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  u_display_mux/current_digit_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.316    u_display_mux/current_digit_reg[2]_i_33_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.639 r  u_display_mux/current_digit_reg[3]_i_71/O[1]
                         net (fo=9, routed)           1.096     9.735    u_display_mux_n_15
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.306    10.041 r  current_digit[2]_i_132/O
                         net (fo=1, routed)           0.000    10.041    current_digit[2]_i_132_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.619 r  current_digit_reg[2]_i_59/O[2]
                         net (fo=3, routed)           0.659    11.278    u_display_mux/current_digit_reg[2]_i_32_0[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I2_O)        0.301    11.579 r  u_display_mux/current_digit[2]_i_68/O
                         net (fo=1, routed)           0.000    11.579    u_display_mux/current_digit[2]_i_68_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.129 r  u_display_mux/current_digit_reg[2]_i_32/CO[3]
                         net (fo=7, routed)           0.676    12.805    u_display_mux/current_digit_reg[2]_i_32_n_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I2_O)        0.124    12.929 r  u_display_mux/current_digit[2]_i_34/O
                         net (fo=6, routed)           0.633    13.562    u_display_mux/current_digit[2]_i_34_n_0
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.686 r  u_display_mux/current_digit[0]_i_9/O
                         net (fo=1, routed)           0.582    14.268    u_display_mux/current_digit[0]_i_9_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.392 r  u_display_mux/current_digit[0]_i_3/O
                         net (fo=1, routed)           0.263    14.655    u_display_mux/current_digit[0]_i_3_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124    14.779 r  u_display_mux/current_digit[0]_i_1/O
                         net (fo=1, routed)           0.000    14.779    u_display_mux/current_digit[0]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  u_display_mux/current_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.454    14.826    u_display_mux/CLK_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  u_display_mux/current_digit_reg[0]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y4          FDRE (Setup_fdre_C_D)        0.031    15.080    u_display_mux/current_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/stopwatch_ms_reg[4]_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.058ns (16.719%)  route 5.270ns (83.281%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.189    u_display_mux/CLK_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  u_display_mux/stopwatch_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  u_display_mux/stopwatch_ms_reg[7]/Q
                         net (fo=29, routed)          1.469     7.114    u_display_mux/stopwatch_ms_reg_n_0_[7]
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.152     7.266 f  u_display_mux/stopwatch_ms[13]_i_7/O
                         net (fo=1, routed)           0.796     8.061    u_display_mux/stopwatch_ms[13]_i_7_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.326     8.387 f  u_display_mux/stopwatch_ms[13]_i_4/O
                         net (fo=2, routed)           0.574     8.961    u_display_mux/clk_en_10khz/stopwatch_ms_reg[13]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.124     9.085 r  u_display_mux/clk_en_10khz/stopwatch_ms[13]_i_1/O
                         net (fo=25, routed)          2.432    11.517    u_display_mux/clk_en_10khz_n_1
    SLICE_X10Y5          FDRE                                         r  u_display_mux/stopwatch_ms_reg[4]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.454    14.826    u_display_mux/CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  u_display_mux/stopwatch_ms_reg[4]_replica/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X10Y5          FDRE (Setup_fdre_C_R)       -0.524    14.525    u_display_mux/stopwatch_ms_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/stopwatch_ms_reg[6]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.058ns (16.719%)  route 5.270ns (83.281%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.189    u_display_mux/CLK_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  u_display_mux/stopwatch_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  u_display_mux/stopwatch_ms_reg[7]/Q
                         net (fo=29, routed)          1.469     7.114    u_display_mux/stopwatch_ms_reg_n_0_[7]
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.152     7.266 f  u_display_mux/stopwatch_ms[13]_i_7/O
                         net (fo=1, routed)           0.796     8.061    u_display_mux/stopwatch_ms[13]_i_7_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.326     8.387 f  u_display_mux/stopwatch_ms[13]_i_4/O
                         net (fo=2, routed)           0.574     8.961    u_display_mux/clk_en_10khz/stopwatch_ms_reg[13]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.124     9.085 r  u_display_mux/clk_en_10khz/stopwatch_ms[13]_i_1/O
                         net (fo=25, routed)          2.432    11.517    u_display_mux/clk_en_10khz_n_1
    SLICE_X10Y5          FDRE                                         r  u_display_mux/stopwatch_ms_reg[6]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.454    14.826    u_display_mux/CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  u_display_mux/stopwatch_ms_reg[6]_replica_2/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X10Y5          FDRE (Setup_fdre_C_R)       -0.524    14.525    u_display_mux/stopwatch_ms_reg[6]_replica_2
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/stopwatch_ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.058ns (17.160%)  route 5.108ns (82.840%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.189    u_display_mux/CLK_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  u_display_mux/stopwatch_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  u_display_mux/stopwatch_ms_reg[7]/Q
                         net (fo=29, routed)          1.469     7.114    u_display_mux/stopwatch_ms_reg_n_0_[7]
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.152     7.266 f  u_display_mux/stopwatch_ms[13]_i_7/O
                         net (fo=1, routed)           0.796     8.061    u_display_mux/stopwatch_ms[13]_i_7_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.326     8.387 f  u_display_mux/stopwatch_ms[13]_i_4/O
                         net (fo=2, routed)           0.574     8.961    u_display_mux/clk_en_10khz/stopwatch_ms_reg[13]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.124     9.085 r  u_display_mux/clk_en_10khz/stopwatch_ms[13]_i_1/O
                         net (fo=25, routed)          2.269    11.354    u_display_mux/clk_en_10khz_n_1
    SLICE_X9Y6           FDRE                                         r  u_display_mux/stopwatch_ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.453    14.825    u_display_mux/CLK_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  u_display_mux/stopwatch_ms_reg[5]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.429    14.619    u_display_mux/stopwatch_ms_reg[5]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 btnd_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/stopwatch_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.704ns (11.277%)  route 5.539ns (88.723%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.639     5.191    CLK_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  btnd_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.647 r  btnd_sync_reg/Q
                         net (fo=7, routed)           2.065     7.712    u_display_mux/clk_en_1hz/btnd
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.836 r  u_display_mux/clk_en_1hz/stopwatch_s[13]_i_2/O
                         net (fo=19, routed)          2.177    10.013    u_display_mux/clk_en_1hz/run_stopwatch_reg
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.124    10.137 r  u_display_mux/clk_en_1hz/stopwatch_s[13]_i_1/O
                         net (fo=17, routed)          1.296    11.433    u_display_mux/clk_en_1hz_n_5
    SLICE_X1Y4           FDRE                                         r  u_display_mux/stopwatch_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.522    14.894    u_display_mux/CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  u_display_mux/stopwatch_s_reg[12]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.702    u_display_mux/stopwatch_s_reg[12]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 btnd_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/stopwatch_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.704ns (11.277%)  route 5.539ns (88.723%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.639     5.191    CLK_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  btnd_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.647 r  btnd_sync_reg/Q
                         net (fo=7, routed)           2.065     7.712    u_display_mux/clk_en_1hz/btnd
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.836 r  u_display_mux/clk_en_1hz/stopwatch_s[13]_i_2/O
                         net (fo=19, routed)          2.177    10.013    u_display_mux/clk_en_1hz/run_stopwatch_reg
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.124    10.137 r  u_display_mux/clk_en_1hz/stopwatch_s[13]_i_1/O
                         net (fo=17, routed)          1.296    11.433    u_display_mux/clk_en_1hz_n_5
    SLICE_X1Y4           FDRE                                         r  u_display_mux/stopwatch_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.522    14.894    u_display_mux/CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  u_display_mux/stopwatch_s_reg[5]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.702    u_display_mux/stopwatch_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 u_display_mux/stopwatch_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/stopwatch_ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 1.058ns (17.449%)  route 5.005ns (82.551%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.637     5.189    u_display_mux/CLK_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  u_display_mux/stopwatch_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.645 f  u_display_mux/stopwatch_ms_reg[7]/Q
                         net (fo=29, routed)          1.469     7.114    u_display_mux/stopwatch_ms_reg_n_0_[7]
    SLICE_X5Y0           LUT2 (Prop_lut2_I0_O)        0.152     7.266 f  u_display_mux/stopwatch_ms[13]_i_7/O
                         net (fo=1, routed)           0.796     8.061    u_display_mux/stopwatch_ms[13]_i_7_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.326     8.387 f  u_display_mux/stopwatch_ms[13]_i_4/O
                         net (fo=2, routed)           0.574     8.961    u_display_mux/clk_en_10khz/stopwatch_ms_reg[13]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.124     9.085 r  u_display_mux/clk_en_10khz/stopwatch_ms[13]_i_1/O
                         net (fo=25, routed)          2.167    11.252    u_display_mux/clk_en_10khz_n_1
    SLICE_X9Y5           FDRE                                         r  u_display_mux/stopwatch_ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.453    14.825    u_display_mux/CLK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  u_display_mux/stopwatch_ms_reg[10]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y5           FDRE (Setup_fdre_C_R)       -0.429    14.619    u_display_mux/stopwatch_ms_reg[10]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_display_mux/run_stopwatch_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/run_stopwatch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.568     1.481    u_display_mux/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  u_display_mux/run_stopwatch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_display_mux/run_stopwatch_reg/Q
                         net (fo=3, routed)           0.133     1.756    u_display_mux/run_stopwatch_reg_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  u_display_mux/run_stopwatch_i_1/O
                         net (fo=1, routed)           0.000     1.801    u_display_mux/run_stopwatch_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  u_display_mux/run_stopwatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.838     1.996    u_display_mux/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  u_display_mux/run_stopwatch_reg/C
                         clock pessimism             -0.515     1.481    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092     1.573    u_display_mux/run_stopwatch_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_display_mux/dp_enable_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/dp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.461%)  route 0.119ns (44.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.568     1.481    u_display_mux/CLK_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  u_display_mux/dp_enable_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.148     1.629 r  u_display_mux/dp_enable_reg_inv/Q
                         net (fo=1, routed)           0.119     1.748    u_display_mux/p_1_in
    SLICE_X8Y5           FDRE                                         r  u_display_mux/dp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.838     1.996    u_display_mux/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  u_display_mux/dp_reg/C
                         clock pessimism             -0.479     1.517    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)        -0.001     1.516    u_display_mux/dp_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 btnl_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/btnl_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.187%)  route 0.144ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.480    CLK_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  btnl_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  btnl_sync_reg/Q
                         net (fo=8, routed)           0.144     1.789    u_display_mux/btnl
    SLICE_X12Y9          FDRE                                         r  u_display_mux/btnl_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.995    u_display_mux/CLK_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  u_display_mux/btnl_prev_reg/C
                         clock pessimism             -0.515     1.480    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.063     1.543    u_display_mux/btnl_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_display_mux/run_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/run_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.568     1.481    u_display_mux/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  u_display_mux/run_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_display_mux/run_clock_reg/Q
                         net (fo=3, routed)           0.168     1.791    u_display_mux/run_clock
    SLICE_X11Y5          LUT5 (Prop_lut5_I4_O)        0.042     1.833 r  u_display_mux/run_clock_i_1/O
                         net (fo=1, routed)           0.000     1.833    u_display_mux/run_clock_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  u_display_mux/run_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.838     1.996    u_display_mux/CLK_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  u_display_mux/run_clock_reg/C
                         clock pessimism             -0.515     1.481    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.105     1.586    u_display_mux/run_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_display_mux/clk_en_10khz/sig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/clk_en_10khz/sig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.569     1.482    u_display_mux/clk_en_10khz/CLK_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     1.646 f  u_display_mux/clk_en_10khz/sig_counter_reg[0]/Q
                         net (fo=3, routed)           0.160     1.807    u_display_mux/clk_en_10khz/sig_counter_reg_n_0_[0]
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  u_display_mux/clk_en_10khz/sig_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    u_display_mux/clk_en_10khz/sig_counter[0]
    SLICE_X10Y2          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.839     1.997    u_display_mux/clk_en_10khz/CLK_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.121     1.603    u_display_mux/clk_en_10khz/sig_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_display_mux/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.507    u_display_mux/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  u_display_mux/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_display_mux/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     1.828    u_display_mux/counter_reg_n_0_[0]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.042     1.870 r  u_display_mux/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_display_mux/digit_select[0]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  u_display_mux/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.023    u_display_mux/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  u_display_mux/digit_select_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.107     1.614    u_display_mux/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_display_mux/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/digit_select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.507    u_display_mux/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  u_display_mux/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_display_mux/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     1.830    u_display_mux/counter_reg_n_0_[0]
    SLICE_X5Y9           LUT5 (Prop_lut5_I1_O)        0.043     1.873 r  u_display_mux/digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_display_mux/digit_select[2]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  u_display_mux/digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.023    u_display_mux/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  u_display_mux/digit_select_reg[2]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.107     1.614    u_display_mux/digit_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_display_mux/clk_en_10khz/sig_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/clk_en_10khz/sig_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.758%)  route 0.114ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.569     1.482    u_display_mux/clk_en_10khz/CLK_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_display_mux/clk_en_10khz/sig_counter_reg[2]/Q
                         net (fo=2, routed)           0.114     1.737    u_display_mux/clk_en_10khz/sig_counter_reg_n_0_[2]
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.847 r  u_display_mux/clk_en_10khz/sig_counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.847    u_display_mux/clk_en_10khz/sig_counter0_carry_n_6
    SLICE_X11Y0          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.839     1.997    u_display_mux/clk_en_10khz/CLK_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X11Y0          FDRE (Hold_fdre_C_D)         0.105     1.587    u_display_mux/clk_en_10khz/sig_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_display_mux/clk_en_10khz/sig_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/clk_en_10khz/sig_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.252ns (69.032%)  route 0.113ns (30.968%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.569     1.482    u_display_mux/clk_en_10khz/CLK_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_display_mux/clk_en_10khz/sig_counter_reg[3]/Q
                         net (fo=2, routed)           0.113     1.736    u_display_mux/clk_en_10khz/sig_counter_reg_n_0_[3]
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  u_display_mux/clk_en_10khz/sig_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.847    u_display_mux/clk_en_10khz/sig_counter0_carry_n_5
    SLICE_X11Y0          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.839     1.997    u_display_mux/clk_en_10khz/CLK_IBUF_BUFG
    SLICE_X11Y0          FDRE                                         r  u_display_mux/clk_en_10khz/sig_counter_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X11Y0          FDRE (Hold_fdre_C_D)         0.105     1.587    u_display_mux/clk_en_10khz/sig_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_display_mux/clk_en_1hz/sig_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display_mux/clk_en_1hz/sig_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.477    u_display_mux/clk_en_1hz/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  u_display_mux/clk_en_1hz/sig_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_display_mux/clk_en_1hz/sig_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    u_display_mux/clk_en_1hz/sig_counter[8]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  u_display_mux/clk_en_1hz/sig_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.844    u_display_mux/clk_en_1hz/sig_counter0_carry__0_n_4
    SLICE_X11Y14         FDRE                                         r  u_display_mux/clk_en_1hz/sig_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.991    u_display_mux/clk_en_1hz/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  u_display_mux/clk_en_1hz/sig_counter_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.105     1.582    u_display_mux/clk_en_1hz/sig_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y10     btnc_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8      btnd_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y9     btnl_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y9     btnr_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y9     u_display_mux/alarm_sec_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y9     u_display_mux/alarm_sec_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y9     u_display_mux/alarm_sec_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y11    u_display_mux/alarm_sec_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10    u_display_mux/alarm_sec_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12     u_display_mux/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12     u_display_mux/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12     u_display_mux/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y12     u_display_mux/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13     u_display_mux/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3      u_display_mux/stopwatch_s_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2      u_display_mux/stopwatch_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3      u_display_mux/stopwatch_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4      u_display_mux/stopwatch_s_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3      u_display_mux/stopwatch_s_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y10     btnc_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8      btnd_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9     btnl_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y9     btnr_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9     u_display_mux/alarm_sec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y9     u_display_mux/alarm_sec_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y9     u_display_mux/alarm_sec_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11    u_display_mux/alarm_sec_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y10    u_display_mux/alarm_sec_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y10    u_display_mux/alarm_sec_reg[5]/C



