window.SIDEBAR_ITEMS = {"struct":[["CLK_ADC_ADC_R","Field `clk_adc_adc` reader - "],["CLK_ADC_ADC_W","Field `clk_adc_adc` writer - "],["CLK_PERI_SPI0_R","Field `clk_peri_spi0` reader - "],["CLK_PERI_SPI0_W","Field `clk_peri_spi0` writer - "],["CLK_PERI_SPI1_R","Field `clk_peri_spi1` reader - "],["CLK_PERI_SPI1_W","Field `clk_peri_spi1` writer - "],["CLK_RTC_RTC_R","Field `clk_rtc_rtc` reader - "],["CLK_RTC_RTC_W","Field `clk_rtc_rtc` writer - "],["CLK_SYS_ADC_R","Field `clk_sys_adc` reader - "],["CLK_SYS_ADC_W","Field `clk_sys_adc` writer - "],["CLK_SYS_BUSCTRL_R","Field `clk_sys_busctrl` reader - "],["CLK_SYS_BUSCTRL_W","Field `clk_sys_busctrl` writer - "],["CLK_SYS_BUSFABRIC_R","Field `clk_sys_busfabric` reader - "],["CLK_SYS_BUSFABRIC_W","Field `clk_sys_busfabric` writer - "],["CLK_SYS_CLOCKS_R","Field `clk_sys_clocks` reader - "],["CLK_SYS_CLOCKS_W","Field `clk_sys_clocks` writer - "],["CLK_SYS_DMA_R","Field `clk_sys_dma` reader - "],["CLK_SYS_DMA_W","Field `clk_sys_dma` writer - "],["CLK_SYS_I2C0_R","Field `clk_sys_i2c0` reader - "],["CLK_SYS_I2C0_W","Field `clk_sys_i2c0` writer - "],["CLK_SYS_I2C1_R","Field `clk_sys_i2c1` reader - "],["CLK_SYS_I2C1_W","Field `clk_sys_i2c1` writer - "],["CLK_SYS_IO_R","Field `clk_sys_io` reader - "],["CLK_SYS_IO_W","Field `clk_sys_io` writer - "],["CLK_SYS_JTAG_R","Field `clk_sys_jtag` reader - "],["CLK_SYS_JTAG_W","Field `clk_sys_jtag` writer - "],["CLK_SYS_PADS_R","Field `clk_sys_pads` reader - "],["CLK_SYS_PADS_W","Field `clk_sys_pads` writer - "],["CLK_SYS_PIO0_R","Field `clk_sys_pio0` reader - "],["CLK_SYS_PIO0_W","Field `clk_sys_pio0` writer - "],["CLK_SYS_PIO1_R","Field `clk_sys_pio1` reader - "],["CLK_SYS_PIO1_W","Field `clk_sys_pio1` writer - "],["CLK_SYS_PLL_SYS_R","Field `clk_sys_pll_sys` reader - "],["CLK_SYS_PLL_SYS_W","Field `clk_sys_pll_sys` writer - "],["CLK_SYS_PLL_USB_R","Field `clk_sys_pll_usb` reader - "],["CLK_SYS_PLL_USB_W","Field `clk_sys_pll_usb` writer - "],["CLK_SYS_PSM_R","Field `clk_sys_psm` reader - "],["CLK_SYS_PSM_W","Field `clk_sys_psm` writer - "],["CLK_SYS_PWM_R","Field `clk_sys_pwm` reader - "],["CLK_SYS_PWM_W","Field `clk_sys_pwm` writer - "],["CLK_SYS_RESETS_R","Field `clk_sys_resets` reader - "],["CLK_SYS_RESETS_W","Field `clk_sys_resets` writer - "],["CLK_SYS_ROM_R","Field `clk_sys_rom` reader - "],["CLK_SYS_ROM_W","Field `clk_sys_rom` writer - "],["CLK_SYS_ROSC_R","Field `clk_sys_rosc` reader - "],["CLK_SYS_ROSC_W","Field `clk_sys_rosc` writer - "],["CLK_SYS_RTC_R","Field `clk_sys_rtc` reader - "],["CLK_SYS_RTC_W","Field `clk_sys_rtc` writer - "],["CLK_SYS_SIO_R","Field `clk_sys_sio` reader - "],["CLK_SYS_SIO_W","Field `clk_sys_sio` writer - "],["CLK_SYS_SPI0_R","Field `clk_sys_spi0` reader - "],["CLK_SYS_SPI0_W","Field `clk_sys_spi0` writer - "],["CLK_SYS_SPI1_R","Field `clk_sys_spi1` reader - "],["CLK_SYS_SPI1_W","Field `clk_sys_spi1` writer - "],["CLK_SYS_SRAM0_R","Field `clk_sys_sram0` reader - "],["CLK_SYS_SRAM0_W","Field `clk_sys_sram0` writer - "],["CLK_SYS_SRAM1_R","Field `clk_sys_sram1` reader - "],["CLK_SYS_SRAM1_W","Field `clk_sys_sram1` writer - "],["CLK_SYS_SRAM2_R","Field `clk_sys_sram2` reader - "],["CLK_SYS_SRAM2_W","Field `clk_sys_sram2` writer - "],["CLK_SYS_SRAM3_R","Field `clk_sys_sram3` reader - "],["CLK_SYS_SRAM3_W","Field `clk_sys_sram3` writer - "],["CLK_SYS_VREG_AND_CHIP_RESET_R","Field `clk_sys_vreg_and_chip_reset` reader - "],["CLK_SYS_VREG_AND_CHIP_RESET_W","Field `clk_sys_vreg_and_chip_reset` writer - "],["R","Register `SLEEP_EN0` reader"],["SLEEP_EN0_SPEC","enable clock in sleep mode"],["W","Register `SLEEP_EN0` writer"]]};