0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/CS31105/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/GitHub/CS31105/half_adder/half_adder.srcs/sim_1/new/sim_half_adder.v,1604051977,verilog,,,,sim_half_adder,,,,,,,,
C:/GitHub/CS31105/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1604051779,verilog,,C:/GitHub/CS31105/half_adder/half_adder.srcs/sim_1/new/sim_half_adder.v,,half_adder,,,,,,,,
