{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572591394854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572591394919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 14:56:33 2019 " "Processing started: Fri Nov 01 14:56:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572591394919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572591394919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleScan -c SingleScan " "Command: quartus_sta SingleScan -c SingleScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572591394919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1572591395508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572591404010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591404136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591404137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572591407017 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2m1 " "Entity dcfifo_v2m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572591408579 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1572591408579 ""}
{ "Info" "ISTA_SDC_FOUND" "SingleScan.out.sdc " "Reading SDC File: 'SingleScan.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572591409689 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572591409694 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572591410133 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Reading SDC File: 'e:/work/singlescan4.04/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572591410245 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572591410255 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572591410263 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572591410535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572591410535 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572591410536 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572591410536 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591410652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591410652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591410652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572591410652 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1572591411330 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572591411349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1572591411558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.396 " "Worst-case setup slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 rx_clkout  " "    0.396               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.815               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.920               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.920               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.269               0.000 n/a  " "   11.269               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.633               0.000 osc_clk  " "   15.633               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.242               0.000 altera_reserved_tck  " "   42.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591413322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.350               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 rx_clkout  " "    0.390               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 osc_clk  " "    0.404               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.595               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.104               0.000 n/a  " "    5.104               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591413726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572591413844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572591413844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.333 " "Worst-case recovery slack is -3.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.333              -6.666 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.333              -6.666 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 rx_clkout  " "    0.807               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.165               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.165               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.922               0.000 osc_clk  " "   15.922               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.920               0.000 altera_reserved_tck  " "   47.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591413850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.490 " "Worst-case removal slack is 1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.490               0.000 altera_reserved_tck  " "    1.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.381               0.000 osc_clk  " "    3.381               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.233               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.233               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.326               0.000 rx_clkout  " "    5.326               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.045               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.045               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591413995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591413995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.500 " "Worst-case minimum pulse width slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.584               0.000 rx_clkout  " "    3.584               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.538               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.538               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.608               0.000 osc_clk  " "    9.608               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.710               0.000 altera_reserved_tck  " "   49.710               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591414035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591414035 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 158 synchronizer chains. " "Report Metastability: Found 158 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 158 " "Number of Synchronizer Chains Found: 158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.968 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.968" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.989 ns " "Worst Case Available Settling Time: 9.989 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591416140 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572591416140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1572591416174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572591416506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572591427908 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572591430611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572591430611 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572591430611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572591430611 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591430730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591430730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591430730 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572591430730 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1572591430732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.355 " "Worst-case setup slack is 1.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355               0.000 rx_clkout  " "    1.355               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.825               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.825               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.052               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.052               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.344               0.000 n/a  " "   12.344               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.078               0.000 osc_clk  " "   16.078               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.932               0.000 altera_reserved_tck  " "   42.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591431837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591431837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.318               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 rx_clkout  " "    0.331               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 osc_clk  " "    0.333               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.526               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.424               0.000 n/a  " "    4.424               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591432255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572591432375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572591432375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.141 " "Worst-case recovery slack is -2.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141              -4.282 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.141              -4.282 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 rx_clkout  " "    1.668               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.445               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.445               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.460               0.000 osc_clk  " "   16.460               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.151               0.000 altera_reserved_tck  " "   48.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591432389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.314 " "Worst-case removal slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 altera_reserved_tck  " "    1.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865               0.000 osc_clk  " "    2.865               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.572               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.525               0.000 rx_clkout  " "    4.525               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.960               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.960               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591432522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.500 " "Worst-case minimum pulse width slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.613               0.000 rx_clkout  " "    3.613               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.570               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 osc_clk  " "    9.632               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.700               0.000 altera_reserved_tck  " "   49.700               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591432585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591432585 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 158 synchronizer chains. " "Report Metastability: Found 158 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 158 " "Number of Synchronizer Chains Found: 158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.968 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.968" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.591 ns " "Worst Case Available Settling Time: 10.591 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591435225 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572591435225 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1572591435291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572591437362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572591437362 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572591437362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572591437362 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591437506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591437506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572591437506 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572591437506 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1572591437508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.511 " "Worst-case setup slack is 3.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.511               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.511               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.363               0.000 rx_clkout  " "    4.363               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.560               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.560               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.605               0.000 n/a  " "   15.605               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.955               0.000 osc_clk  " "   17.955               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.532               0.000 altera_reserved_tck  " "   46.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591438024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.129               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 rx_clkout  " "    0.158               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 altera_reserved_tck  " "    0.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 osc_clk  " "    0.172               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.250               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.586               0.000 n/a  " "    2.586               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591438445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.289 " "Worst-case recovery slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.289               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.491               0.000 rx_clkout  " "    4.491               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.046               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.046               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.950               0.000 osc_clk  " "   17.950               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.288               0.000 altera_reserved_tck  " "   49.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591438563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.687 " "Worst-case removal slack is 0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 altera_reserved_tck  " "    0.687               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 osc_clk  " "    1.683               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.111               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 rx_clkout  " "    2.555               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.084               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591438711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.770 " "Worst-case minimum pulse width slack is 1.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.770               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.770               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 rx_clkout  " "    3.746               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.744               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.732               0.000 osc_clk  " "    9.732               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.412               0.000 altera_reserved_tck  " "   49.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572591438777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572591438777 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 158 synchronizer chains. " "Report Metastability: Found 158 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 158 " "Number of Synchronizer Chains Found: 158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.968 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.968" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.041 ns " "Worst Case Available Settling Time: 13.041 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572591441502 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572591441502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572591442930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572591442934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572591443880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 14:57:23 2019 " "Processing ended: Fri Nov 01 14:57:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572591443880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572591443880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572591443880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572591443880 ""}
