1. Experiments on Figure 12:  
  ROs Frequency versus Waste Power Gain (measured for 2000 ROs) for all 8 LUT6 primitives inside a CLB for all corresponding different cases that implement the fastest possible loop from output O6 to an input of the same LUT (resulting in 8 Ã— 6 = 48 individual experiments).
  
    => Directory: ./ALL_LUTs_in_CLB_Evaluation

2. Experiments on Table 6:
   Evaluation results for malicious designs and other benchmarking circuits.
   
    => Directory: 
        ./circuits_malicious    : Malicious Circuits
        ./circuits_benchmark    : Normal Circuits
        
3. Experiments on Table 2: Different ROs input results

    => Directory: ./Design_1-6
    
4. Experiments on Figure 14, 15: Power hammering evaluation

    => Directory: ./powerhammering_evaluation

    
####################################### WARNING #######################################
#                                                                                     #
#   This experiments were done in Ultra96 board.                                      #
#   Please be careful when running design with HIGH ROs (>100).                       #
#                                                                                     #
#                     !!! USE THE BITSTREAM WITH YOUR OWN RISK !!!                    #
#                                                                                     #
####################################### WARNING #######################################
