15:26:51
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Jan 19 15:27:31 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|Removing wire slowclk, as there is no assignment to it.
@W: CL154 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":679:4:679:9|Clock on register lcolreg tied to a constant
@W: CL154 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":688:4:688:9|Clock on register col tied to a constant
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:27:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:27:32 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:27:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:27:33 2024

###########################################################]
Pre-mapping Report

# Fri Jan 19 15:27:33 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                             Clock                     Clock
Clock                                         Frequency     Period        Type                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock     17.7 MHz      56.653        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     43   
top|PACKAGEPIN                                2.2 MHz       453.223       inferred                          Autoconstr_clkgroup_0     10   
===========================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Found inferred clock top|PACKAGEPIN which controls 10 sequential elements including delayConstant[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:27:34 2024

###########################################################]
Map & Optimize Report

# Fri Jan 19 15:27:34 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":688:4:688:9|Sequential instance col[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":688:4:688:9|Sequential instance col[1] is reduced to a combinational gate by constant propagation.
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[4] is reduced to a combinational gate by constant propagation. 
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Removing sequential instance out (in view: work.debounce(verilog)) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Boundary register out (in view: work.debounce(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig2.leds_1[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig1.leds_1[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig2.leds_1[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig1.leds_1[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig2.leds_1[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig1.leds_1[3] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Removing instance oldup because it is equivalent to instance olddn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Removing sequential instance olddn (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  44 /        30
   2		0h:00m:00s		    -1.79ns		  44 /        30
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -1.14ns		  45 /        30


@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 instances converted, 33 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched
==============================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          33         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.62ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 6.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 19 15:27:35 2024
#


Top view:               top
Requested Frequency:    151.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.169

                                              Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     151.0 MHz     119.0 MHz     6.622         8.400         -1.169      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                151.0 MHz     NA            6.622         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
=========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -      |  6.622       -1.035  |  No paths    -       |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  System                                     |  No paths    -      |  No paths    -       |  6.622       2.492   |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.622       0.602  |  6.622       -1.169  |  3.311       -0.889  |  3.311       -0.889
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                      Arrival           
Instance                     Reference                                     Type          Pin     Net                       Time        Slack 
                             Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]          0.540       -1.169
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]          0.540       -1.119
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]          0.540       -1.099
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]          0.540       -1.099
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]          0.540       -1.099
arse.cpuresetcount[2]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]          0.540       -1.049
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]          0.540       -1.049
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]          0.540       -1.028
debounceconsolereset.out     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       debouncedconsolereset     0.540       -0.889
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset               0.540       -0.889
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                                        Required           
Instance                  Reference                                     Type          Pin     Net                         Time         Slack 
                          Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuclkreset_en              6.517        -1.169
arse.cpuresetoutreg       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en           6.517        -1.099
arse.doingseven           top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       doingseven_en               6.517        -1.099
arse.cpuclkreset          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[3]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[4]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[5]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.169

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_RNO_1          Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[6]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]           Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
cpuclkreset_RNO_1          Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.359       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.729       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.129       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.636       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[0]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_0             Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[7] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[7]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[7]           Net           -        -       1.599     -           4         
arse.cpuclkreset_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuclkreset_RNO_1          Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.035
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.517        -1.035
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.517        0.651 
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.517        0.651 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.517        0.672 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.517        0.672 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.517        0.700 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.517        0.735 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.517        0.735 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.517        2.422 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.035

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arse.apusynclatched               SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                    Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_2         SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2         SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_5_0_1     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0         SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0         SB_LUT4       O        Out     0.316     4.274       -         
cpuresetoutreg_1_sqmuxa           Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO           SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO           SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en                 Net           -        -       1.507     -           1         
arse.cpuresetoutreg               SB_DFFNSR     D        In      -         7.552       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.651

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     4.359       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         5.865       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.651

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.672

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[6]          SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetcount_RNO[6]          SB_LUT4       O        Out     0.379     4.338       -         
cpuresetcount_RNO[6]               Net           -        -       1.507     -           1         
arse.cpuresetcount[6]              SB_DFFNSR     D        In      -         5.845       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_DFF          15 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             5 uses
SB_LUT4         47 uses

I/O ports: 23
I/O primitives: 21
SB_IO          21 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 33

@S |Mapping Summary:
Total  LUTs: 47 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 47 = 47 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:27:35 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:/code/TAS/TAS/TAStable/FPGA/hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/hehe.sdc 
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	21
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for delup, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for deldn, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	50
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	50/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.3 (sec)

Final Design Statistics
    Number of LUTs      	:	50
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	21
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	50/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 159.23 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 151.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 341
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 341
used logic cells: 50
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "PACKAGEPIN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:deldn, when loading IO constraint.
Ignore unconnected port:delup, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 355
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Jan 19 15:32:26 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|Removing wire slowclk, as there is no assignment to it.
@W: CL154 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":679:4:679:9|Clock on register lcolreg tied to a constant
@W: CL154 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":688:4:688:9|Clock on register col tied to a constant
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":607:9:607:15|*Input slowclk to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:32:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:32:26 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:32:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:32:27 2024

###########################################################]
Pre-mapping Report

# Fri Jan 19 15:32:27 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                             Clock                     Clock
Clock                                         Frequency     Period        Type                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock     17.7 MHz      56.653        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     43   
top|PACKAGEPIN                                2.2 MHz       453.223       inferred                          Autoconstr_clkgroup_0     10   
===========================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Found inferred clock top|PACKAGEPIN which controls 10 sequential elements including delayConstant[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:32:27 2024

###########################################################]
Map & Optimize Report

# Fri Jan 19 15:32:27 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":679:4:679:9|Sequential instance lcolreg[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":688:4:688:9|Sequential instance col[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":688:4:688:9|Sequential instance col[1] is reduced to a combinational gate by constant propagation.
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debouncedn.counter[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Sequential instance debounceup.counter[4] is reduced to a combinational gate by constant propagation. 
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Removing sequential instance out (in view: work.debounce(verilog)) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":391:4:391:9|Boundary register out (in view: work.debounce(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig2.leds_1[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig1.leds_1[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig2.leds_1[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig1.leds_1[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig2.leds_1[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\code\tas\tas\tastable\fpga\top.v":418:4:418:9|Sequential instance dig1.leds_1[3] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Removing instance oldup because it is equivalent to instance olddn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Removing sequential instance olddn (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  44 /        30
   2		0h:00m:00s		    -1.79ns		  44 /        30
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -1.14ns		  45 /        30


@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 instances converted, 33 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched
==============================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          33         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.62ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 6.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 19 15:32:28 2024
#


Top view:               top
Requested Frequency:    151.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.169

                                              Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     151.0 MHz     119.0 MHz     6.622         8.400         -1.169      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                151.0 MHz     NA            6.622         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
=========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -      |  6.622       -1.035  |  No paths    -       |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  System                                     |  No paths    -      |  No paths    -       |  6.622       2.492   |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.622       0.602  |  6.622       -1.169  |  3.311       -0.889  |  3.311       -0.889
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                      Arrival           
Instance                     Reference                                     Type          Pin     Net                       Time        Slack 
                             Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]          0.540       -1.169
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]          0.540       -1.119
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]          0.540       -1.099
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]          0.540       -1.099
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]          0.540       -1.099
arse.cpuresetcount[2]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]          0.540       -1.049
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]          0.540       -1.049
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]          0.540       -1.028
debounceconsolereset.out     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       debouncedconsolereset     0.540       -0.889
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset               0.540       -0.889
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                                        Required           
Instance                  Reference                                     Type          Pin     Net                         Time         Slack 
                          Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuclkreset_en              6.517        -1.169
arse.cpuresetoutreg       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en           6.517        -1.099
arse.doingseven           top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       doingseven_en               6.517        -1.099
arse.cpuclkreset          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[3]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[4]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
arse.cpuresetcount[5]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       debouncedconsolereset_i     3.206        -0.889
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.169

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_RNO_1          Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[6]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]           Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
cpuclkreset_RNO_1          Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.359       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.729       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.129       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.636       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[0]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_0             Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[7] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[7]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[7]           Net           -        -       1.599     -           4         
arse.cpuclkreset_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuclkreset_RNO_1          Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.035
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.517        -1.035
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.517        0.651 
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.517        0.651 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.517        0.672 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.517        0.672 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.517        0.700 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.517        0.735 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.517        0.735 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.517        2.422 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.035

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arse.apusynclatched               SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                    Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_2         SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2         SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_5_0_1     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0         SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0         SB_LUT4       O        Out     0.316     4.274       -         
cpuresetoutreg_1_sqmuxa           Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO           SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO           SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en                 Net           -        -       1.507     -           1         
arse.cpuresetoutreg               SB_DFFNSR     D        In      -         7.552       -         
=================================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.651

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     4.359       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         5.865       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.651

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.672

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[6]          SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetcount_RNO[6]          SB_LUT4       O        Out     0.379     4.338       -         
cpuresetcount_RNO[6]               Net           -        -       1.507     -           1         
arse.cpuresetcount[6]              SB_DFFNSR     D        In      -         5.845       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_DFF          15 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             5 uses
SB_LUT4         47 uses

I/O ports: 23
I/O primitives: 21
SB_IO          21 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 33

@S |Mapping Summary:
Total  LUTs: 47 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 47 = 47 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:32:28 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	21
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	50
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	50/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	50
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	21
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	50/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 159.44 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 151.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 50
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "PACKAGEPIN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Jan 19 15:36:39 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:36:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:36:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:36:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:36:40 2024

###########################################################]
Pre-mapping Report

# Fri Jan 19 15:36:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:36:41 2024

###########################################################]
Map & Optimize Report

# Fri Jan 19 15:36:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 164 /        80
   2		0h:00m:00s		    -3.03ns		 160 /        80
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[2] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[0] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[1] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[4] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -3.03ns		 162 /        84


   4		0h:00m:00s		    -3.03ns		 163 /        84
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.
@N: FX1017 :|SB_GB inserted on the net N_80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
30 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               60         delayConstant_fast[0]
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched  
===================================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          27         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 139MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 19 15:36:42 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.931

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.2 MHz      10.953        18.814        -0.473     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.2 MHz      10.953        18.814        -3.931     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      5.031   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.931  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      5.066   |  10.953      1.475   |  5.476       -0.474  |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.473
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[1]           0.540       -0.424
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.403
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE       Q       seven                0.540       1.276 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.475 
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       1.475 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.525 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.525 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout_0                5.371        -0.473
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       1.475 
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE       D           doingseven            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.473

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[0]        SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                      Net         -        -       1.599     -           6         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I0       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.449     2.588       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.959       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.338       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.845       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.424

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                      Net         -        -       1.599     -           6         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I1       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.910       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.288       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.795       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                      Net         -        -       1.599     -           7         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I2       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.379     2.518       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.889       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.267       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.774       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.divseven.seven           SB_DFFE     Q        Out     0.540     0.540       -         
seven                         Net         -        -       1.599     -           6         
arse.divseven.dout_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
arse.divseven.dout_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
dout_0                        Net         -        -       1.507     -           1         
arse.divseven.dout[0]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
arse.cpuclkreset                      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                           Net           -        -       1.599     -           5         
arse.diveight.counter_RNIAAKM1[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNIAAKM1[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                                Net           -        -       1.507     -           2         
arse.diveight.counter[2]              SB_DFF        D        In      -         4.095       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                          Arrival           
Instance                  Reference          Type         Pin     Net                       Time        Slack 
                          Clock                                                                               
--------------------------------------------------------------------------------------------------------------
delayConstant[3]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]          0.540       -3.931
delayConstant_fast[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[0]     0.540       -3.882
delayConstant[7]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]          0.540       -3.868
delayConstant_fast[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[1]     0.540       -3.861
delayConstant_fast[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[2]     0.540       -3.819
delayConstant_fast[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[4]     0.540       -3.798
delayConstant[5]          top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]          0.540       -2.174
delayConstant[6]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]          0.540       -2.111
arses.counter[0]          top|PACKAGEPIN     SB_DFFSS     Q       counter[0]                0.540       -1.933
arses.counter[2]          top|PACKAGEPIN     SB_DFFSR     Q       counter[2]                0.540       -1.884
==============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.931
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.931

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
g0_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.449     4.338       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.708       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.024       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.395       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.795       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.302       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[0]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[0]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.379     2.518       -         
g0_3                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.400     4.288       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.868

    Number of logic level(s):                4
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.316     2.455       -         
g0_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.449     4.274       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.645       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.961       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.332       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.732       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.239       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.861

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[1]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[1]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
g0_4                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     4.267       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.638       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.954       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.325       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.725       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.232       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.337 is 2.118(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.819

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[2]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[2]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     2.455       -         
g0_3                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I1       In      -         3.826       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.400     4.225       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.596       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.912       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.283       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.683       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.190       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       5.031 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_0            10.847       6.753 
arse.doingseven           System        SB_DFFNSR     D       doingseven_0             10.847       6.753 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           6         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.031

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           6         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     2.539       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         3.910       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     4.309       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         5.816       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.270
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.578

    Number of logic level(s):                6
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[5] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[5]            SB_LUT4       I3       In      -         2.447       -         
arse.cpuresetcount_RNO[5]            SB_LUT4       O        Out     0.316     2.763       -         
cpuresetcount_RNO[5]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[5]                SB_DFFNSR     D        In      -         4.270       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.375 is 1.592(36.4%) logic and 2.783(63.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         26 uses
SB_DFFN         4 uses
SB_DFFNSR       11 uses
SB_DFFSR        23 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         147 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   84 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:36:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_160", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	162
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	59
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	5
        LUT with CARRY   	:	6
    LogicCells                  :	167/7680
    PLBs                        :	26/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.7 (sec)

Final Design Statistics
    Number of LUTs      	:	162
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	167/7680
    PLBs                        :	54/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 110.42 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 170.34 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 962
used logic cells: 167
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 962
used logic cells: 167
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 220 
I1212: Iteration  1 :    47 unrouted : 2 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 970
used logic cells: 167
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Jan 19 15:49:28 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:49:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:49:29 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:49:29 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:49:30 2024

###########################################################]
Pre-mapping Report

# Fri Jan 19 15:49:30 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:49:30 2024

###########################################################]
Map & Optimize Report

# Fri Jan 19 15:49:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 164 /        80
   2		0h:00m:00s		    -3.03ns		 160 /        80
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[2] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[0] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[1] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[4] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -3.03ns		 162 /        84


   4		0h:00m:00s		    -3.03ns		 163 /        84
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.
@N: FX1017 :|SB_GB inserted on the net N_80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
30 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               60         delayConstant_fast[0]
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched  
===================================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          27         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 139MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 19 15:49:32 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.931

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.2 MHz      10.953        18.814        -0.473     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.2 MHz      10.953        18.814        -3.931     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      5.031   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.931  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      5.066   |  10.953      1.475   |  5.476       -0.474  |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.473
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[1]           0.540       -0.424
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.403
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE       Q       seven                0.540       1.276 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.475 
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       1.475 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.525 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.525 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout_0                5.371        -0.473
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       1.475 
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE       D           doingseven            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.473

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[0]        SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                      Net         -        -       1.599     -           6         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I0       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.449     2.588       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.959       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.338       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.845       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.424

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                      Net         -        -       1.599     -           6         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I1       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.910       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.288       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.795       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                      Net         -        -       1.599     -           7         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I2       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.379     2.518       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.889       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.267       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.774       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.divseven.seven           SB_DFFE     Q        Out     0.540     0.540       -         
seven                         Net         -        -       1.599     -           6         
arse.divseven.dout_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
arse.divseven.dout_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
dout_0                        Net         -        -       1.507     -           1         
arse.divseven.dout[0]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
arse.cpuclkreset                      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                           Net           -        -       1.599     -           5         
arse.diveight.counter_RNIAAKM1[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNIAAKM1[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                                Net           -        -       1.507     -           2         
arse.diveight.counter[2]              SB_DFF        D        In      -         4.095       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                          Arrival           
Instance                  Reference          Type         Pin     Net                       Time        Slack 
                          Clock                                                                               
--------------------------------------------------------------------------------------------------------------
delayConstant[3]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]          0.540       -3.931
delayConstant_fast[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[0]     0.540       -3.882
delayConstant[7]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]          0.540       -3.868
delayConstant_fast[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[1]     0.540       -3.861
delayConstant_fast[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[2]     0.540       -3.819
delayConstant_fast[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[4]     0.540       -3.798
delayConstant[5]          top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]          0.540       -2.174
delayConstant[6]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]          0.540       -2.111
arses.counter[0]          top|PACKAGEPIN     SB_DFFSS     Q       counter[0]                0.540       -1.933
arses.counter[2]          top|PACKAGEPIN     SB_DFFSR     Q       counter[2]                0.540       -1.884
==============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.931
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.931

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
g0_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.449     4.338       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.708       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.024       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.395       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.795       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.302       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[0]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[0]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.379     2.518       -         
g0_3                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.400     4.288       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.868

    Number of logic level(s):                4
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.316     2.455       -         
g0_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.449     4.274       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.645       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.961       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.332       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.732       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.239       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.861

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[1]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[1]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
g0_4                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     4.267       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.638       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.954       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.325       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.725       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.232       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.337 is 2.118(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.819

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[2]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[2]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     2.455       -         
g0_3                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I1       In      -         3.826       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.400     4.225       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.596       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.912       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.283       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.683       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.190       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       5.031 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_0            10.847       6.753 
arse.doingseven           System        SB_DFFNSR     D       doingseven_0             10.847       6.753 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           6         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.031

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           6         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     2.539       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         3.910       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     4.309       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         5.816       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.270
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.578

    Number of logic level(s):                6
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[5] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[5]            SB_LUT4       I3       In      -         2.447       -         
arse.cpuresetcount_RNO[5]            SB_LUT4       O        Out     0.316     2.763       -         
cpuresetcount_RNO[5]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[5]                SB_DFFNSR     D        In      -         4.270       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.375 is 1.592(36.4%) logic and 2.783(63.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         26 uses
SB_DFFN         4 uses
SB_DFFNSR       11 uses
SB_DFFSR        23 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         147 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   84 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:49:32 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_160", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	162
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	59
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	5
        LUT with CARRY   	:	6
    LogicCells                  :	167/7680
    PLBs                        :	26/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.5 (sec)

Final Design Statistics
    Number of LUTs      	:	162
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	167/7680
    PLBs                        :	69/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 109.83 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 197.17 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 923
used logic cells: 167
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 923
used logic cells: 167
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 214 
I1212: Iteration  1 :    51 unrouted : 2 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     3 unrouted : 0 seconds
I1212: Iteration  5 :     3 unrouted : 0 seconds
I1212: Iteration  6 :     3 unrouted : 0 seconds
I1212: Iteration  7 :     3 unrouted : 0 seconds
I1212: Iteration  8 :     3 unrouted : 0 seconds
I1212: Iteration  9 :     3 unrouted : 0 seconds
I1212: Iteration 10 :     3 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Jan 19 15:51:34 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:51:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:51:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:51:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 19 15:51:35 2024

###########################################################]
Pre-mapping Report

# Fri Jan 19 15:51:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:51:36 2024

###########################################################]
Map & Optimize Report

# Fri Jan 19 15:51:36 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 164 /        80
   2		0h:00m:00s		    -3.03ns		 160 /        80
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[2] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[0] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[1] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|Replicating instance delayConstant[4] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -3.03ns		 162 /        84


   4		0h:00m:00s		    -3.03ns		 163 /        84
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.
@N: FX1017 :|SB_GB inserted on the net N_80.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
30 instances converted, 27 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               60         delayConstant_fast[0]
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched  
===================================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          27         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 139MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 19 15:51:37 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.931

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.2 MHz      10.953        18.814        -0.473     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.2 MHz      10.953        18.814        -3.931     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      5.031   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.931  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      5.066   |  10.953      1.475   |  5.476       -0.474  |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.473
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[1]           0.540       -0.424
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.403
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE       Q       seven                0.540       1.276 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.475 
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       1.475 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.525 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.525 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout_0                5.371        -0.473
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       1.475 
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE       D           doingseven            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.473

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[0]        SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                      Net         -        -       1.599     -           6         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I0       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.449     2.588       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.959       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.338       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.845       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.424

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[1]        SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                      Net         -        -       1.599     -           6         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I1       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.910       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.288       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.795       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.divseven.counter[2]        SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                      Net         -        -       1.599     -           7         
arse.divseven.dout_RNO_0[0]     SB_LUT4     I2       In      -         2.139       -         
arse.divseven.dout_RNO_0[0]     SB_LUT4     O        Out     0.379     2.518       -         
dout_RNO_0[0]                   Net         -        -       1.371     -           1         
arse.divseven.dout_RNO[0]       SB_LUT4     I2       In      -         3.889       -         
arse.divseven.dout_RNO[0]       SB_LUT4     O        Out     0.379     4.267       -         
dout_0                          Net         -        -       1.507     -           1         
arse.divseven.dout[0]           SB_DFFN     D        In      -         5.774       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.dout[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.divseven.seven           SB_DFFE     Q        Out     0.540     0.540       -         
seven                         Net         -        -       1.599     -           6         
arse.divseven.dout_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
arse.divseven.dout_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
dout_0                        Net         -        -       1.507     -           1         
arse.divseven.dout[0]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
arse.cpuclkreset                      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                           Net           -        -       1.599     -           5         
arse.diveight.counter_RNIAAKM1[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNIAAKM1[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                                Net           -        -       1.507     -           2         
arse.diveight.counter[2]              SB_DFF        D        In      -         4.095       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                          Arrival           
Instance                  Reference          Type         Pin     Net                       Time        Slack 
                          Clock                                                                               
--------------------------------------------------------------------------------------------------------------
delayConstant[3]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]          0.540       -3.931
delayConstant_fast[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[0]     0.540       -3.882
delayConstant[7]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]          0.540       -3.868
delayConstant_fast[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[1]     0.540       -3.861
delayConstant_fast[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[2]     0.540       -3.819
delayConstant_fast[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant_fast[4]     0.540       -3.798
delayConstant[5]          top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]          0.540       -2.174
delayConstant[6]          top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]          0.540       -2.111
arses.counter[0]          top|PACKAGEPIN     SB_DFFSS     Q       counter[0]                0.540       -1.933
arses.counter[2]          top|PACKAGEPIN     SB_DFFSR     Q       counter[2]                0.540       -1.884
==============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.931
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.931

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
g0_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.449     4.338       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.708       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.024       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.395       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.795       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.302       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[0]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[0]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.379     2.518       -         
g0_3                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.400     4.288       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.868

    Number of logic level(s):                4
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.316     2.455       -         
g0_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.449     4.274       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.645       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.961       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.332       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.732       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.239       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.861

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[1]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[1]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
g0_4                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     4.267       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.638       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.954       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.325       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.725       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.232       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.337 is 2.118(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.819

    Number of logic level(s):                4
    Starting point:                          delayConstant_fast[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant_fast[2]         SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant_fast[2]         Net           -        -       1.599     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     2.455       -         
g0_3                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_3     SB_LUT4       I1       In      -         3.826       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.400     4.225       -         
g0_7                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.596       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.912       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.283       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.683       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.190       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       5.031 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_0            10.847       6.753 
arse.doingseven           System        SB_DFFNSR     D       doingseven_0             10.847       6.753 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           6         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.031

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           6         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     2.539       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         3.910       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     4.309       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         5.816       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.270
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.578

    Number of logic level(s):                6
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[5] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           6         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[5]            SB_LUT4       I3       In      -         2.447       -         
arse.cpuresetcount_RNO[5]            SB_LUT4       O        Out     0.316     2.763       -         
cpuresetcount_RNO[5]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[5]                SB_DFFNSR     D        In      -         4.270       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.375 is 1.592(36.4%) logic and 2.783(63.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         26 uses
SB_DFFN         4 uses
SB_DFFNSR       11 uses
SB_DFFSR        23 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         147 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   84 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 19 15:51:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_160", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	162
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	59
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	5
        LUT with CARRY   	:	6
    LogicCells                  :	167/7680
    PLBs                        :	26/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.1 (sec)

Final Design Statistics
    Number of LUTs      	:	162
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	167/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 97.03 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 150.24 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 952
used logic cells: 167
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 952
used logic cells: 167
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 218 
I1212: Iteration  1 :    50 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Jan 20 17:28:02 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":276:7:276:14|Synthesizing module sr_latch in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:15|Synthesizing module DFlipFlop in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":284:7:284:14|Synthesizing module oldstyle in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Register bit seqcounter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Register bit seqcounter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Register bit seqcounter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Pruning register bits 7 to 5 of seqcounter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: FX105 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":280:23:280:35|Found combinational loop at Q
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[7] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[8] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[9] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[10] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[11] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[12] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[13] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[14] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 5 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 17:28:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 17:28:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 17:28:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 17:28:04 2024

###########################################################]
Pre-mapping Report

# Sat Jan 20 17:28:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":281:23:281:31|Found combinational loop during mapping at net arse.l1.Q_not
1) instance Q_not (in view: work.sr_latch_1(verilog)), output net Q_not (in view: work.sr_latch_1(verilog))
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.l1.Q
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.un1_Q_not
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":281:23:281:31|Found combinational loop during mapping at net arse.l2.Q_not
2) instance Q_not (in view: work.sr_latch_0(verilog)), output net Q_not (in view: work.sr_latch_0(verilog))
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.l2.Q
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.un1_Q_not
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                                                        Clock                     Clock
Clock                                           Frequency     Period        Type                                                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     30   
Clock_divider|clock_out_derived_clock           8.0 MHz       125.000       derived (from top_pll_nrtthrth|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                                                     Autoconstr_clkgroup_0     26   
========================================================================================================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 20 17:28:05 2024

###########################################################]
Map & Optimize Report

# Sat Jan 20 17:28:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":280:23:280:34|Found combinational loop during mapping at net arse.l1.un1_Q
1) instance l1.un1_Q (in view: work.oldstyle(verilog)), output net l1.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.apuclockgate
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.N_2
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":280:23:280:34|Found combinational loop during mapping at net arse.l2.un1_Q
2) instance l2.un1_Q (in view: work.oldstyle(verilog)), output net l2.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.apusynclatched
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.N_2
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arse.arse.counter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":325:4:325:9|User-specified initial value defined for instance arse.seqreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":325:4:325:9|User-specified initial value defined for instance arse.seqcounter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		 174 /        80
   2		0h:00m:00s		    -1.53ns		 169 /        80

   3		0h:00m:00s		    -1.53ns		 169 /        80


   4		0h:00m:00s		    -1.53ns		 169 /        80
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":7:4:7:9|Boundary register arse.ddd.Q (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE_0.
@N: FX1017 :|SB_GB inserted on the net N_118.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 56 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
30 instances converted, 26 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]     
=============================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          26         arse.seqcounter[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net arse.l1.N_23_0_i
1) instance N_23_0_i (in view: work.sr_latch(netlist)), output net N_23_0_i (in view: work.sr_latch(netlist))
    net        arse.l1.G_84
    input  pin arse.l1.N_23_0_i/I0
    instance   arse.l1.N_23_0_i (cell SB_LUT4)
    output pin arse.l1.N_23_0_i/O
    net        arse.l1.N_23_0_i
@W: BN137 :|Found combinational loop during mapping at net arse.l2.N_8_0
2) instance un1_Q (in view: work.sr_latch_0(netlist)), output net N_8_0 (in view: work.sr_latch_0(netlist))
    net        arse.l2.G_83
    input  pin arse.l2.un1_Q/I0
    instance   arse.l2.un1_Q (cell SB_LUT4)
    output pin arse.l2.un1_Q/O
    net        arse.l2.N_8_0
End of loops
@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 20 17:28:06 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.933

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      85.2 MHz      10.953        11.731        -0.389     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      77.6 MHz      10.953        12.885        -1.933     inferred                          Autoconstr_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -      |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      3.288   |  No paths    -      |  No paths    -       |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      3.337   |  No paths    -      |  5.476       -0.389  |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                           Arrival           
Instance                     Reference                                     Type         Pin     Net             Time        Slack 
                             Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[0]      0.540       -0.389
arse.seqreset_e_0            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seqreset        0.540       -0.368
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[1]      0.540       -0.340
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       -0.319
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seven           0.540       -0.256
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       2.263 
arse.arse.clock_out          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       clock_out_i     0.540       3.337 
arse.arse.counter[3]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR     Q       counter[3]      0.540       3.337 
arse.arse.counter[0]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[0]      0.540       3.358 
arse.arse.counter[1]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[1]      0.540       3.386 
==================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                               Required           
Instance                       Reference                                     Type           Pin     Net               Time         Slack 
                               Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     E       N_65_i_0          5.476        -0.389
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      R       seqreset_i        5.371        1.276 
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     R       seqreset_i        5.371        1.276 
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      D       counter[2]        5.371        2.263 
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     D       counter[2]        5.371        2.263 
arse.ddd.Q_esr                 top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFESR      E       N_120_0           10.953       3.337 
arse.seqcounter[4]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_3      10.847       4.599 
arse.seqcounter[3]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_2      10.847       4.739 
arse.seqcounter[2]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_1      10.847       4.880 
arse.divseven.counter[1]       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       counter_ns[1]     10.847       4.933 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.476

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]              SB_DFF         Q        Out     0.540     0.540       -         
counter[0]                            Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.449     2.588       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.959       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.359       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.865       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.476

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.368

    Number of logic level(s):                2
    Starting point:                          arse.seqreset_e_0 / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.seqreset_e_0                     SB_DFFE        Q        Out     0.540     0.540       -         
seqreset                              Net            -        -       1.599     -           13        
arse.seqreset_e_0_RNIOLK2             SB_LUT4        I0       In      -         2.139       -         
arse.seqreset_e_0_RNIOLK2             SB_LUT4        O        Out     0.449     2.588       -         
seqreset_i                            Net            -        -       1.371     -           10        
arse.divseven.counter_RNI04101[0]     SB_LUT4        I2       In      -         3.959       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.379     4.338       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.845       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.845 is 1.367(23.4%) logic and 4.477(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.476

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.340

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[1]              SB_DFF         Q        Out     0.540     0.540       -         
counter[1]                            Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I1       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.400     2.539       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.910       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.309       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.816       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.339(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.476

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.319

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[2]              SB_DFF         Q        Out     0.540     0.540       -         
counter[2]                            Net            -        -       1.599     -           7         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I2       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.379     2.518       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.889       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.288       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.795       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.795 is 1.318(22.7%) logic and 4.477(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.476

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.256

    Number of logic level(s):                2
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.seven                   SB_DFFE        Q        Out     0.540     0.540       -         
seven                                 Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I3       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.316     2.455       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.826       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.225       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.732       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.732 is 1.255(21.9%) logic and 4.477(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference          Type         Pin     Net            Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
arses.counter[0]                    top|PACKAGEPIN     SB_DFFSS     Q       counter[0]     0.540       -1.933
arses.counter[2]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[2]     0.540       -1.884
arses.counter[3]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[3]     0.540       -1.863
arses.counter[5]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[5]     0.540       -1.821
arses.counter[6]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[6]     0.540       -1.800
arses.counter[7]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[7]     0.540       -1.772
arses.counter[8]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[8]     0.540       -1.708
arses.counter[1]                    top|PACKAGEPIN     SB_DFFSS     Q       counter[1]     0.540       -0.148
arses.counter[4]                    top|PACKAGEPIN     SB_DFFSS     Q       counter[4]     0.540       -0.141
debounceconsolereset.counter[2]     top|PACKAGEPIN     SB_DFFE      Q       counter[2]     0.540       1.293 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                      Required           
Instance                     Reference          Type         Pin     Net                   Time         Slack 
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF       D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF       D       col_0                 10.847       -1.849
debouncedn.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
debounceup.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF       D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[3]          10.847       -0.099
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[4]          10.847       -0.099
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.933

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[0]                   SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                         Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]            SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.683       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.054       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.453       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.824      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.273      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.780      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[0]              SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                    Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]       SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.683       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.054       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.502       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.873      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.252      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.759      -         
============================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.884

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[2]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.633       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.005       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.404       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.775      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.224      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.731      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.836 is 2.875(22.4%) logic and 9.961(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[3]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.889       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.239       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.610       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.926       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.297       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.612       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         8.983       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.383       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.754      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.203      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.710      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                    Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]       SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.633       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.005       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.453       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.824      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.203      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.710      -         
============================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             14 uses
SB_CARRY        36 uses
SB_DFF          20 uses
SB_DFFE         27 uses
SB_DFFESR       2 uses
SB_DFFNESR      1 use
SB_DFFNSR       1 use
SB_DFFSR        22 uses
SB_DFFSS        7 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             14 uses
SB_LUT4         146 uses

I/O ports: 23
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   80 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 146 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 20 17:28:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	159
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	55
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	74
        CARRY Only       	:	6
        LUT with CARRY   	:	5
    LogicCells                  :	165/7680
    PLBs                        :	29/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_157", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_27/in0" to pin "arse.l2.un1_Q_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_26/in0" to pin "arse.l1.N_23_0_i_LC_26/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.1 (sec)

Final Design Statistics
    Number of LUTs      	:	159
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	165/7680
    PLBs                        :	58/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 110.88 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 120.05 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 917
used logic cells: 165
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 917
used logic cells: 165
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_15_6_0/in0" to pin "arse.l1.N_23_0_i_LC_15_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_13_6_3/in0" to pin "arse.l2.un1_Q_LC_13_6_3/lcout" to break the combinatorial loop
Read device time: 8
I1209: Started routing
I1223: Total Nets : 215 
I1212: Iteration  1 :    52 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_15_6_0/in1" to pin "arse.l1.N_23_0_i_LC_15_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_13_6_3/in2" to pin "arse.l2.un1_Q_LC_13_6_3/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Jan 20 18:05:41 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":276:7:276:14|Synthesizing module sr_latch in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:15|Synthesizing module DFlipFlop in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":284:7:284:14|Synthesizing module oldstyle in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Register bit seqcounter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Register bit seqcounter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Register bit seqcounter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:4:325:9|Pruning register bits 7 to 5 of seqcounter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: FX105 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":280:23:280:35|Found combinational loop at Q
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[7] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[8] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[9] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[10] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[11] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[12] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[13] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[14] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 5 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:05:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:05:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:05:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:05:42 2024

###########################################################]
Pre-mapping Report

# Sat Jan 20 18:05:42 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":281:23:281:31|Found combinational loop during mapping at net arse.l1.Q_not
1) instance Q_not (in view: work.sr_latch_1(verilog)), output net Q_not (in view: work.sr_latch_1(verilog))
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.l1.Q
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.un1_Q_not
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":281:23:281:31|Found combinational loop during mapping at net arse.l2.Q_not
2) instance Q_not (in view: work.sr_latch_0(verilog)), output net Q_not (in view: work.sr_latch_0(verilog))
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.l2.Q
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.un1_Q_not
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                                                        Clock                     Clock
Clock                                           Frequency     Period        Type                                                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     30   
Clock_divider|clock_out_derived_clock           8.0 MHz       125.000       derived (from top_pll_nrtthrth|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     34   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                                                     Autoconstr_clkgroup_0     26   
========================================================================================================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 20 18:05:42 2024

###########################################################]
Map & Optimize Report

# Sat Jan 20 18:05:43 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":280:23:280:34|Found combinational loop during mapping at net arse.l1.un1_Q
1) instance l1.un1_Q (in view: work.oldstyle(verilog)), output net l1.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.apuclockgate
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.N_2
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":280:23:280:34|Found combinational loop during mapping at net arse.l2.un1_Q
2) instance l2.un1_Q (in view: work.oldstyle(verilog)), output net l2.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.apusynclatched
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.N_2
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arse.arse.counter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":325:4:325:9|User-specified initial value defined for instance arse.seqreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":325:4:325:9|User-specified initial value defined for instance arse.seqcounter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":692:4:692:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		 167 /        79
   2		0h:00m:00s		    -1.53ns		 162 /        79

   3		0h:00m:00s		    -1.53ns		 162 /        79


   4		0h:00m:00s		    -1.53ns		 162 /        79
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":7:4:7:9|Boundary register arse.ddd.Q (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE_0.
@N: FX1017 :|SB_GB inserted on the net N_118.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 56 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]     
=============================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.seqcounter[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net arse.l1.N_23_0_i
1) instance N_23_0_i (in view: work.sr_latch(netlist)), output net N_23_0_i (in view: work.sr_latch(netlist))
    net        arse.l1.G_84
    input  pin arse.l1.N_23_0_i/I0
    instance   arse.l1.N_23_0_i (cell SB_LUT4)
    output pin arse.l1.N_23_0_i/O
    net        arse.l1.N_23_0_i
@W: BN137 :|Found combinational loop during mapping at net arse.l2.N_8_0
2) instance un1_Q (in view: work.sr_latch_0(netlist)), output net N_8_0 (in view: work.sr_latch_0(netlist))
    net        arse.l2.G_83
    input  pin arse.l2.un1_Q/I0
    instance   arse.l2.un1_Q (cell SB_LUT4)
    output pin arse.l2.un1_Q/O
    net        arse.l2.N_8_0
End of loops
@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 20 18:05:44 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.933

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      119.0 MHz     10.953        8.400         1.276      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      77.6 MHz      10.953        12.885        -1.933     inferred                          Autoconstr_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -      |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      3.288   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      3.337   |  No paths    -      |  5.476       1.276  |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                             Arrival          
Instance                     Reference                                     Type         Pin     Net               Time        Slack
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.seqreset_e_0            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seqreset          0.540       1.276
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]        0.540       2.263
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]        0.540       2.263
arse.arse.clock_out          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       clock_out_i       0.540       3.337
arse.arse.counter[3]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR     Q       counter[3]        0.540       3.337
arse.arse.counter[0]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[0]        0.540       3.358
arse.arse.counter[1]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[1]        0.540       3.386
arse.arse.counter[4]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[4]        0.540       3.386
arse.arse.counter[2]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR     Q       counter[2]        0.540       3.414
arse.seqcounter[4]           top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       seqcounter[4]     0.540       4.599
===================================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                                      Required          
Instance                  Reference                                     Type          Pin     Net                       Time         Slack
                          Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       seqreset_i                5.371        1.276
arse.diveight.dout[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     R       seqreset_i                5.371        1.276
arse.divseven.dout[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       counter[2]                5.371        2.263
arse.diveight.dout[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       counter[2]                5.371        2.263
arse.ddd.Q_esr            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFESR     E       N_120_0                   10.953       3.337
arse.seqcounter[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       seqcounter_3              10.847       4.599
arse.seqcounter[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       seqcounter_2              10.847       4.739
arse.seqcounter[2]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       seqcounter_1              10.847       4.880
arse.ddd.Q_esr            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFESR     R       seqreset_e_0_RNIQTP13     10.847       4.982
arse.arse.clock_out       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       clock_out_RNO             10.847       4.982
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.seqreset_e_0 / Q
    Ending point:                            arse.diveight.dout[0] / R
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.seqreset_e_0             SB_DFFE       Q        Out     0.540     0.540       -         
seqreset                      Net           -        -       1.599     -           12        
arse.seqreset_e_0_RNIOLK2     SB_LUT4       I0       In      -         2.139       -         
arse.seqreset_e_0_RNIOLK2     SB_LUT4       O        Out     0.449     2.588       -         
seqreset_i                    Net           -        -       1.507     -           9         
arse.diveight.dout[0]         SB_DFFNSR     R        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival           
Instance                            Reference          Type         Pin     Net            Time        Slack 
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
arses.counter[0]                    top|PACKAGEPIN     SB_DFFSS     Q       counter[0]     0.540       -1.933
arses.counter[2]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[2]     0.540       -1.884
arses.counter[3]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[3]     0.540       -1.863
arses.counter[5]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[5]     0.540       -1.821
arses.counter[6]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[6]     0.540       -1.800
arses.counter[7]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[7]     0.540       -1.772
arses.counter[8]                    top|PACKAGEPIN     SB_DFFSR     Q       counter[8]     0.540       -1.708
arses.counter[1]                    top|PACKAGEPIN     SB_DFFSS     Q       counter[1]     0.540       -0.148
arses.counter[4]                    top|PACKAGEPIN     SB_DFFSS     Q       counter[4]     0.540       -0.141
debounceconsolereset.counter[2]     top|PACKAGEPIN     SB_DFFE      Q       counter[2]     0.540       1.293 
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                      Required           
Instance                     Reference          Type         Pin     Net                   Time         Slack 
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF       D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF       D       col_0                 10.847       -1.849
debouncedn.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
debounceup.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF       D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[3]          10.847       -0.099
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[4]          10.847       -0.099
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.933

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[0]                   SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                         Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]            SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.683       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.054       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.453       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.824      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.273      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.780      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[0]              SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                    Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]       SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.683       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.054       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.502       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.873      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.252      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.759      -         
============================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.884

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[2]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.633       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.005       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.404       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.775      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.224      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.731      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.836 is 2.875(22.4%) logic and 9.961(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[3]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.889       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.239       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.610       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.926       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.297       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.612       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         8.983       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.383       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.754      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.203      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.710      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                    Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]       SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.633       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.005       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.453       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.824      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.203      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.710      -         
============================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             14 uses
SB_CARRY        36 uses
SB_DFF          20 uses
SB_DFFE         26 uses
SB_DFFESR       1 use
SB_DFFNSR       2 uses
SB_DFFSR        23 uses
SB_DFFSS        7 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             14 uses
SB_LUT4         138 uses

I/O ports: 23
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   79 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 138 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 138 = 138 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 20 18:05:44 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	138
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_149", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_19/in0" to pin "arse.l2.un1_Q_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_18/in0" to pin "arse.l1.N_23_0_i_LC_18/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	151
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	54
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	6
        LUT with CARRY   	:	5
    LogicCells                  :	157/7680
    PLBs                        :	27/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	151
    Number of DFFs      	:	79
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	157/7680
    PLBs                        :	58/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	24/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 135.72 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 149.69 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 867
used logic cells: 157
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 867
used logic cells: 157
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_20_12_4/in0" to pin "arse.l2.un1_Q_LC_20_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_27_10_0/in0" to pin "arse.l1.N_23_0_i_LC_27_10_0/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 208 
I1212: Iteration  1 :    56 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_27_10_0/in1" to pin "arse.l1.N_23_0_i_LC_27_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_20_12_4/in2" to pin "arse.l2.un1_Q_LC_20_12_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Jan 20 18:19:03 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:19:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:19:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:19:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 20 18:19:04 2024

###########################################################]
Pre-mapping Report

# Sat Jan 20 18:19:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 20 18:19:05 2024

###########################################################]
Map & Optimize Report

# Sat Jan 20 18:19:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.00ns		 164 /        78
   2		0h:00m:00s		    -3.00ns		 157 /        78

   3		0h:00m:00s		    -3.00ns		 157 /        78


   4		0h:00m:00s		    -3.00ns		 157 /        78
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_116.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 20 18:19:06 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.882

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.4 MHz      10.953        18.716        -0.064     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.4 MHz      10.953        18.716        -3.882     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      1.525   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.882  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.753   |  10.953      -0.064  |  5.476       1.325   |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -0.064
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -0.043
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -0.015
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       0.048 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.609 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.616 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.644 
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       -0.064
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout                  5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.211 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.911
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[3]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[3]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     4.274       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.645       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.351     5.996       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.367       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.287     7.654       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         9.025       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.379     9.404       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.911      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.016 is 2.426(22.0%) logic and 8.590(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[4] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[4]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[4]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.889       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.176       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.547       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.926       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.297       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.612       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.983       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.383       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.890      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.015

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[5]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.351     2.490       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.861       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.148       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.519       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.898       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.269       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.584       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.955       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.355       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.862      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.967 is 2.377(21.7%) logic and 8.590(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.048

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[6]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.287     2.426       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.797       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.085       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.456       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.835       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.206       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.521       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.892       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.292       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.799      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.904 is 2.314(21.2%) logic and 8.590(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           5         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout                                 Net           -        -       1.507     -           2         
arse.diveight.dout[1]                SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                     Arrival           
Instance             Reference          Type         Pin     Net                  Time        Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
delayConstant[3]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]     0.540       -3.882
delayConstant[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[0]     0.540       -2.244
delayConstant[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[2]     0.540       -2.195
delayConstant[7]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]     0.540       -2.181
delayConstant[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[1]     0.540       -2.174
delayConstant[5]     top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]     0.540       -2.132
delayConstant[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[4]     0.540       -2.111
delayConstant[6]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]     0.540       -2.048
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]           0.540       -1.933
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]           0.540       -1.884
====================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.882
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.244

    Number of logic level(s):                3
    Starting point:                          delayConstant[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[0]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[0]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                3
    Starting point:                          delayConstant[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[2]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[2]              Net           -        -       1.599     -           14        
arse.cpuresetoutreg_RNO_2     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.181

    Number of logic level(s):                3
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.316     2.455       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.274       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.552       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.174

    Number of logic level(s):                3
    Starting point:                          delayConstant[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[1]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[1]              Net           -        -       1.599     -           13        
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_4     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.267       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.638       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.038       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.545       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       1.525 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       3.162 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.524

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.729       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.045       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.416       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.816       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.323       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.162

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa_1     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        19 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         144 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 144 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 20 18:19:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_151", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	158/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.2 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	158/7680
    PLBs                        :	59/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 123.82 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 184.86 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 913
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 913
used logic cells: 158
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 211 
I1212: Iteration  1 :    54 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:20:40 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@W: CL246 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:16:181:28|Input port bits 7 to 4 of delayConstant[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:20:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:20:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:20:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:20:42 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:20:42 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:20:42 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:20:43 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		 154 /        78



@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_111.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 136MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:20:44 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.933

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      119.0 MHz     10.953        8.400         1.276      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      77.6 MHz      10.953        12.885        -1.933     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -      |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      4.982   |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823  |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.823   |  No paths    -       |  5.476       1.276  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      4.982   |  10.953      3.232   |  5.476       1.325  |  5.476       1.276
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival          
Instance                     Reference                                     Type          Pin     Net                  Time        Slack
                             Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263
arse.apuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       Q       apuresetoutreg       0.540       2.631
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetoutreg       0.540       2.631
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       3.232
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       3.281
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       3.295
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       3.302
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       3.344
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required          
Instance                     Reference                                     Type          Pin         Net                   Time         Slack
                             Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_126_i               5.371        1.276
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_127_i               5.371        1.276
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR      R           cpuclkreset_i         5.371        1.276
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.232
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       3.232
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           6         
arse.diveight.counter_RNO[0]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[0]     SB_LUT4       O        Out     0.449     2.588       -         
N_126_i                          Net           -        -       1.507     -           1         
arse.diveight.counter[0]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival           
Instance                     Reference          Type         Pin     Net                       Time        Slack 
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     Q       counter[0]                0.540       -1.933
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     Q       counter[2]                0.540       -1.884
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     Q       counter[3]                0.540       -1.863
arses.counter[5]             top|PACKAGEPIN     SB_DFFSR     Q       counter[5]                0.540       -1.821
arses.counter[6]             top|PACKAGEPIN     SB_DFFSR     Q       counter[6]                0.540       -1.800
arses.counter[7]             top|PACKAGEPIN     SB_DFFSR     Q       counter[7]                0.540       -1.772
arses.counter[8]             top|PACKAGEPIN     SB_DFFSR     Q       counter[8]                0.540       -1.708
arses.counter[1]             top|PACKAGEPIN     SB_DFFSS     Q       counter[1]                0.540       -0.148
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     Q       counter[4]                0.540       -0.141
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       Q       debouncedconsolereset     0.540       1.276 
=================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                      Required           
Instance                     Reference          Type         Pin     Net                   Time         Slack 
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF       D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF       D       col_0                 10.847       -1.849
debouncedn.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
debounceup.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF       D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[3]          10.847       -0.099
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[4]          10.847       -0.099
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.933

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[0]                   SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                         Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]            SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.683       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.054       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.453       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.824      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.273      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.780      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[0]              SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                    Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]       SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.683       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.054       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.502       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.873      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.252      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.759      -         
============================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.884

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[2]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.633       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.005       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.404       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.775      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.224      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.731      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.836 is 2.875(22.4%) logic and 9.961(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[3]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.889       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.239       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.610       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.926       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.297       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.612       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         8.983       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.383       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.754      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.203      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.710      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                    Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]       SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.633       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.005       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.453       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.824      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.203      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.710      -         
============================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       4.982 
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       4.982 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.982

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         5.865       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.982

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     4.359       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         5.865       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          15 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        21 uses
SB_DFFSS        3 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         134 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 134 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 134 = 134 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:20:44 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	134
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	61
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	147/7680
    PLBs                        :	23/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_140", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	147/7680
    PLBs                        :	53/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 136.86 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 195.75 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 865
used logic cells: 147
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 865
used logic cells: 147
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 196 
I1212: Iteration  1 :    36 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:41:03 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@W: CL246 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:16:181:28|Input port bits 7 to 4 of delayConstant[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:41:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:41:04 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:41:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:41:05 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:41:05 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:41:05 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:41:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		 153 /        78
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":127:4:127:9|Replicating instance arse.diveight.dout_r[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_119.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 138MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:41:06 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.933

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      119.0 MHz     10.953        8.400         1.276      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      77.6 MHz      10.953        12.885        -1.933     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -      |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      4.982   |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823  |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.886   |  No paths    -       |  5.476       1.276  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.753   |  10.953      3.232   |  5.476       1.325  |  5.476       1.276
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival          
Instance                     Reference                                     Type          Pin     Net                  Time        Slack
                             Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263
arse.apuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       Q       apuresetoutreg       0.540       2.631
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetoutreg       0.540       2.631
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       3.232
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       3.281
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       3.295
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       3.302
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       3.344
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required          
Instance                     Reference                                     Type          Pin         Net                   Time         Slack
                             Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout                  5.371        1.276
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout_rep1             5.371        1.325
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.232
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       3.232
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           6         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival           
Instance                     Reference          Type         Pin     Net                       Time        Slack 
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     Q       counter[0]                0.540       -1.933
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     Q       counter[2]                0.540       -1.884
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     Q       counter[3]                0.540       -1.863
arses.counter[5]             top|PACKAGEPIN     SB_DFFSR     Q       counter[5]                0.540       -1.821
arses.counter[6]             top|PACKAGEPIN     SB_DFFSR     Q       counter[6]                0.540       -1.800
arses.counter[7]             top|PACKAGEPIN     SB_DFFSR     Q       counter[7]                0.540       -1.772
arses.counter[8]             top|PACKAGEPIN     SB_DFFSR     Q       counter[8]                0.540       -1.708
arses.counter[1]             top|PACKAGEPIN     SB_DFFSS     Q       counter[1]                0.540       -0.148
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     Q       counter[4]                0.540       -0.141
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       Q       debouncedconsolereset     0.540       1.276 
=================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                      Required           
Instance                     Reference          Type         Pin     Net                   Time         Slack 
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF       D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF       D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF       D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[3]          10.847       -0.099
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[4]          10.847       -0.099
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.933

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[0]                   SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                         Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]            SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.683       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.054       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.453       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.824      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.273      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.780      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[0]              SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                    Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]       SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.683       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.054       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.502       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.873      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.252      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.759      -         
============================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.884

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[2]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.633       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.005       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.404       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.775      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.224      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.731      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.836 is 2.875(22.4%) logic and 9.961(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[3]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.889       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.239       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.610       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.926       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.297       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.612       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         8.983       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.383       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.754      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.203      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.710      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                    Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]       SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.633       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.005       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.453       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.824      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.203      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.710      -         
============================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       4.982 
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       4.982 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.982

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         5.865       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.982

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     4.359       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         5.865       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        20 uses
SB_DFFSS        3 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         136 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 136 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 136 = 136 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:41:06 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	136
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	143
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	62
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	148/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_141", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.4 (sec)

Final Design Statistics
    Number of LUTs      	:	143
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	148/7680
    PLBs                        :	55/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 110.53 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 234.66 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 766
used logic cells: 148
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 766
used logic cells: 148
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 201 
I1212: Iteration  1 :    37 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:45:54 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:45:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:45:54 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:45:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:45:55 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:45:55 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:45:56 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:45:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.00ns		 164 /        78
   2		0h:00m:00s		    -3.00ns		 157 /        78

   3		0h:00m:00s		    -3.00ns		 157 /        78


   4		0h:00m:00s		    -3.00ns		 157 /        78
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_116.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:45:57 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.882

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.4 MHz      10.953        18.716        -0.064     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.4 MHz      10.953        18.716        -3.882     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      1.525   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.882  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.753   |  10.953      -0.064  |  5.476       1.325   |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -0.064
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -0.043
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -0.015
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       0.048 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.609 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.616 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.644 
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       -0.064
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout                  5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.211 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.911
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[3]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[3]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     4.274       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.645       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.351     5.996       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.367       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.287     7.654       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         9.025       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.379     9.404       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.911      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.016 is 2.426(22.0%) logic and 8.590(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[4] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[4]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[4]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.889       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.176       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.547       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.926       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.297       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.612       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.983       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.383       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.890      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.015

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[5]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.351     2.490       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.861       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.148       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.519       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.898       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.269       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.584       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.955       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.355       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.862      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.967 is 2.377(21.7%) logic and 8.590(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.048

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[6]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.287     2.426       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.797       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.085       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.456       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.835       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.206       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.521       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.892       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.292       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.799      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.904 is 2.314(21.2%) logic and 8.590(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           5         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout                                 Net           -        -       1.507     -           2         
arse.diveight.dout[1]                SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                     Arrival           
Instance             Reference          Type         Pin     Net                  Time        Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
delayConstant[3]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]     0.540       -3.882
delayConstant[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[0]     0.540       -2.244
delayConstant[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[2]     0.540       -2.195
delayConstant[7]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]     0.540       -2.181
delayConstant[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[1]     0.540       -2.174
delayConstant[5]     top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]     0.540       -2.132
delayConstant[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[4]     0.540       -2.111
delayConstant[6]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]     0.540       -2.048
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]           0.540       -1.933
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]           0.540       -1.884
====================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.882
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.244

    Number of logic level(s):                3
    Starting point:                          delayConstant[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[0]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[0]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                3
    Starting point:                          delayConstant[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[2]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[2]              Net           -        -       1.599     -           14        
arse.cpuresetoutreg_RNO_2     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.181

    Number of logic level(s):                3
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.316     2.455       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.274       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.552       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.174

    Number of logic level(s):                3
    Starting point:                          delayConstant[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[1]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[1]              Net           -        -       1.599     -           13        
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_4     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.267       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.638       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.038       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.545       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       1.525 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       3.162 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.524

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.729       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.045       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.416       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.816       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.323       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.162

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa_1     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        19 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         144 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 144 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:45:57 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_151", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	158/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.5 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	158/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 111.02 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 188.58 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 879
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 879
used logic cells: 158
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 209 
I1212: Iteration  1 :    51 unrouted : 1 seconds
I1212: Iteration  2 :    11 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:48:18 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:48:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:48:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:48:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:48:19 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:48:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:48:20 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:48:20 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.00ns		 168 /        78
   2		0h:00m:00s		    -3.00ns		 161 /        78

   3		0h:00m:00s		    -3.00ns		 161 /        78


   4		0h:00m:00s		    -3.00ns		 161 /        78
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_116.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:48:21 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.882

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.4 MHz      10.953        18.716        -0.064     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.4 MHz      10.953        18.716        -3.882     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      1.525   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.882  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.753   |  10.953      -0.064  |  5.476       1.325   |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -0.064
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -0.043
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -0.015
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       0.048 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.609 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.616 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.644 
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       -0.064
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_7_i                 5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout                  5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.211 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.911
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[3]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[3]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     4.274       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.645       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.351     5.996       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.367       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.287     7.654       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         9.025       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.379     9.404       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.911      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.016 is 2.426(22.0%) logic and 8.590(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[4] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[4]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[4]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.889       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.176       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.547       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.926       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.297       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.612       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.983       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.383       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.890      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.015

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[5]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.351     2.490       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.861       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.148       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.519       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.898       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.269       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.584       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.955       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.355       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.862      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.967 is 2.377(21.7%) logic and 8.590(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.048

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[6]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.287     2.426       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.797       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.085       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.456       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.835       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.206       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.521       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.892       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.292       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.799      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.904 is 2.314(21.2%) logic and 8.590(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           5         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout                                 Net           -        -       1.507     -           2         
arse.diveight.dout[1]                SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                     Arrival           
Instance             Reference          Type         Pin     Net                  Time        Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
delayConstant[3]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]     0.540       -3.882
delayConstant[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[0]     0.540       -2.244
delayConstant[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[2]     0.540       -2.195
delayConstant[7]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]     0.540       -2.181
delayConstant[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[1]     0.540       -2.174
delayConstant[5]     top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]     0.540       -2.132
delayConstant[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[4]     0.540       -2.111
delayConstant[6]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]     0.540       -2.048
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]           0.540       -1.933
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]           0.540       -1.884
====================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.882
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.244

    Number of logic level(s):                3
    Starting point:                          delayConstant[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[0]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[0]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                3
    Starting point:                          delayConstant[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[2]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[2]              Net           -        -       1.599     -           14        
arse.cpuresetoutreg_RNO_2     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.181

    Number of logic level(s):                3
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.316     2.455       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.274       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.552       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.174

    Number of logic level(s):                3
    Starting point:                          delayConstant[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[1]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[1]              Net           -        -       1.599     -           13        
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_4     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.267       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.638       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.038       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.545       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       1.525 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       3.162 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.524

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.729       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.045       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.416       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.816       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.323       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.162

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa_1     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        19 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         148 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 148 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 148 = 148 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:48:21 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	157
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	76
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	162/7680
    PLBs                        :	26/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_155", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.3 (sec)

Final Design Statistics
    Number of LUTs      	:	157
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	162/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 115.22 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 164.83 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 941
used logic cells: 162
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 941
used logic cells: 162
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 212 
I1212: Iteration  1 :    44 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:50:15 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:50:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:50:15 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:50:15 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:50:16 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:50:16 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:50:17 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:50:17 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.00ns		 168 /        78
   2		0h:00m:00s		    -3.00ns		 161 /        78

   3		0h:00m:00s		    -3.00ns		 161 /        78


   4		0h:00m:00s		    -3.00ns		 161 /        78
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_116.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:50:18 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.882

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.4 MHz      10.953        18.716        -0.064     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.4 MHz      10.953        18.716        -3.882     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      1.525   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  No paths    -       |  5.476       -3.882  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.753   |  10.953      -0.064  |  5.476       1.325   |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -0.064
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -0.043
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -0.015
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       0.048 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.609 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.616 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.644 
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       -0.064
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[0]         5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[1]         5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout                  5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.211 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.911
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[3]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[3]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     4.274       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.645       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.351     5.996       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.367       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.287     7.654       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         9.025       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.379     9.404       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.911      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.016 is 2.426(22.0%) logic and 8.590(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[4] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[4]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[4]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.889       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.176       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.547       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.926       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.297       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.612       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.983       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.383       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.890      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.015

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[5]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.351     2.490       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.861       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.148       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.519       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.898       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.269       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.584       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.955       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.355       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.862      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.967 is 2.377(21.7%) logic and 8.590(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.048

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[6]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.287     2.426       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.797       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.085       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.456       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.835       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.206       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.521       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.892       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.292       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.799      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.904 is 2.314(21.2%) logic and 8.590(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           5         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNI3V9Q[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout                                 Net           -        -       1.507     -           2         
arse.diveight.dout[1]                SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                     Arrival           
Instance             Reference          Type         Pin     Net                  Time        Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
delayConstant[3]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]     0.540       -3.882
delayConstant[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[0]     0.540       -2.244
delayConstant[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[2]     0.540       -2.195
delayConstant[7]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]     0.540       -2.181
delayConstant[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[1]     0.540       -2.174
delayConstant[5]     top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]     0.540       -2.132
delayConstant[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[4]     0.540       -2.111
delayConstant[6]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]     0.540       -2.048
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]           0.540       -1.933
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]           0.540       -1.884
====================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.882
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[3]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.244

    Number of logic level(s):                3
    Starting point:                          delayConstant[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[0]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[0]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                3
    Starting point:                          delayConstant[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[2]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[2]              Net           -        -       1.599     -           14        
arse.cpuresetoutreg_RNO_2     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.181

    Number of logic level(s):                3
    Starting point:                          delayConstant[7] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[7]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[7]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.316     2.455       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.274       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.552       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.174

    Number of logic level(s):                3
    Starting point:                          delayConstant[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[1]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[1]              Net           -        -       1.599     -           13        
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_4     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.267       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.638       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.038       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.545       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       1.525 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       3.162 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.524

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.729       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.045       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.416       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.816       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.323       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.162

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa_1     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        19 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         148 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 148 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 148 = 148 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:50:18 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_155", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	157
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	76
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	162/7680
    PLBs                        :	26/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.5 (sec)

Final Design Statistics
    Number of LUTs      	:	157
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	162/7680
    PLBs                        :	55/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 151.63 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 164.83 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 969
used logic cells: 162
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 969
used logic cells: 162
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 214 
I1212: Iteration  1 :    54 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:54:49 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:54:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:54:49 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:54:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:54:51 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:54:51 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:54:51 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:54:51 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.00ns		 165 /        78
   2		0h:00m:00s		    -3.00ns		 161 /        78

   3		0h:00m:00s		    -3.00ns		 161 /        78


   4		0h:00m:00s		    -3.00ns		 161 /        78
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_81.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:54:52 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.882

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      53.4 MHz      10.953        18.716        -0.064     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      53.4 MHz      10.953        18.716        -3.882     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -       |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      1.525   |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823   |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.823   |  No paths    -       |  5.476       -3.882  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      4.982   |  10.953      -0.064  |  5.476       1.325   |  5.476       1.276
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -0.064
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -0.043
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -0.015
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       0.048 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325 
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       1.609 
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       1.616 
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       1.644 
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin         Net                   Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       -0.064
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_49                  5.371        1.276 
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_47                  5.371        1.276 
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276 
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           dout_0                5.371        1.276 
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325 
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263 
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631 
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631 
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.211 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.911
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.064

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[3]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[3]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.449     2.588       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.316     4.274       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.645       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.351     5.996       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.367       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.287     7.654       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         9.025       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.379     9.404       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.911      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.016 is 2.426(22.0%) logic and 8.590(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.043

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[4] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[4]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[4]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.379     2.518       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.889       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.176       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.547       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.926       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.297       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.612       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.983       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.383       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.890      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.015

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[5]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.351     2.490       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.861       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.148       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.519       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.898       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.269       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.584       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.955       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.355       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.862      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.967 is 2.377(21.7%) logic and 8.590(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      10.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.048

    Number of logic level(s):                5
    Starting point:                          arse.cpuresetcount[6] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[6]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[6]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_7     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_7     SB_LUT4       O        Out     0.287     2.426       -         
doingseven3_1                 Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_6     SB_LUT4       I3       In      -         3.797       -         
arse.cpuresetoutreg_RNO_6     SB_LUT4       O        Out     0.287     4.085       -         
doingseven3                   Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I2       In      -         5.456       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.379     5.835       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         7.206       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     7.521       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         8.892       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     9.292       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         10.799      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.904 is 2.314(21.2%) logic and 8.590(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           6         
arse.diveight.counter_RNO[0]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[0]     SB_LUT4       O        Out     0.449     2.588       -         
N_49                             Net           -        -       1.507     -           1         
arse.diveight.counter[0]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                     Arrival           
Instance             Reference          Type         Pin     Net                  Time        Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
delayConstant[6]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[6]     0.540       -3.882
delayConstant[0]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[0]     0.540       -2.244
delayConstant[1]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[1]     0.540       -2.195
delayConstant[3]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[3]     0.540       -2.181
delayConstant[4]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[4]     0.540       -2.174
delayConstant[2]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[2]     0.540       -2.132
delayConstant[5]     top|PACKAGEPIN     SB_DFFSS     Q       delayConstant[5]     0.540       -2.111
delayConstant[7]     top|PACKAGEPIN     SB_DFFSR     Q       delayConstant[7]     0.540       -2.048
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]           0.540       -1.933
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]           0.540       -1.884
====================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required           
Instance                     Reference          Type          Pin     Net                   Time         Slack 
                             Clock                                                                             
---------------------------------------------------------------------------------------------------------------
arse.cpuresetoutreg          top|PACKAGEPIN     SB_DFFNSR     D       cpuresetoutreg_en     5.371        -3.882
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF        D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF        D       col_0                 10.847       -1.849
debounceup.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
debouncedn.out               top|PACKAGEPIN     SB_DFF        D       out                   10.847       -1.158
dig1.leds_1_i[1]             top|PACKAGEPIN     SB_DFFE       D       leds_17_i[1]          10.847       -0.239
arses.clock_out              top|PACKAGEPIN     SB_DFF        D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS      D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR      D       counter_4[2]          10.847       -0.099
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.882

    Number of logic level(s):                4
    Starting point:                          delayConstant[6] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[6]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[6]              Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.659       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     5.975       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.346       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.746       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.253       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.244

    Number of logic level(s):                3
    Starting point:                          delayConstant[0] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[0]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[0]              Net           -        -       1.599     -           15        
arse.cpuresetoutreg_RNO_1     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.195

    Number of logic level(s):                3
    Starting point:                          delayConstant[1] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[1]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[1]              Net           -        -       1.599     -           14        
arse.cpuresetoutreg_RNO_2     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_3     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I1       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.400     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.181

    Number of logic level(s):                3
    Starting point:                          delayConstant[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[3]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[3]              Net           -        -       1.599     -           9         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I3       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.316     2.455       -         
cpuresetoutreg_1_sqmuxa_2     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         3.826       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     4.274       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.552       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.174

    Number of logic level(s):                3
    Starting point:                          delayConstant[4] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
delayConstant[4]              SB_DFFSR      Q        Out     0.540     0.540       -         
delayConstant[4]              Net           -        -       1.599     -           13        
arse.cpuresetoutreg_RNO_3     SB_LUT4       I2       In      -         2.139       -         
arse.cpuresetoutreg_RNO_3     SB_LUT4       O        Out     0.379     2.518       -         
cpuresetoutreg_1_sqmuxa_4     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.889       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.267       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.638       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.038       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.545       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       1.525 
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       3.162 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.524

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_5     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_5     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa_0     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_4     SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO_4     SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_1_sqmuxa_5     Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         5.729       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     6.045       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         7.416       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     7.816       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         9.323       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.162

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa_1     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     4.408       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.779       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.178       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        19 uses
SB_DFFSS        4 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         147 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:54:52 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_153", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	155
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	74
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	160/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.3 (sec)

Final Design Statistics
    Number of LUTs      	:	155
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	160/7680
    PLBs                        :	53/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 131.12 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 164.95 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 947
used logic cells: 160
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 947
used logic cells: 160
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 214 
I1212: Iteration  1 :    54 unrouted : 0 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 21 23:56:17 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:7:386:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":345:7:345:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":358:48:358:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":359:49:359:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:52:362:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:40:364:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:41:366:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":226:13:226:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":230:11:230:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:4:246:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":410:7:410:13|Synthesizing module hexdisp in library work.

@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Register bit leds[0] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":418:4:418:9|Pruning register bit 0 of leds[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Synthesizing module top in library work.

@W: CL246 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:16:181:28|Input port bits 7 to 4 of delayConstant[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":391:4:391:9|Pruning register bits 7 to 5 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:56:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:56:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:56:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":572:7:572:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 21 23:56:18 2024

###########################################################]
Pre-mapping Report

# Sun Jan 21 23:56:18 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":580:11:580:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                             Clock                     Clock
Clock                                           Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     30   
System                                          1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     26   
=============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":238:4:238:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 26 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:56:19 2024

###########################################################]
Map & Optimize Report

# Sun Jan 21 23:56:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":246:4:246:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":693:4:693:9|User-specified initial value defined for instance delayConstant[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		 158 /        78



@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":573:10:573:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":619:21:619:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net N_111.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
30 instances converted, 25 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               56         lcolreg[0]         
@K:CKID0003       arse.divseven.io_0        SB_IO                  1          arse.apusynclatched
=================================================================================================
============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          25         arse.apuresetoutreg     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 136MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 10.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 10.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 21 23:56:20 2024
#


Top view:               top
Requested Frequency:    91.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.933

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     91.3 MHz      119.0 MHz     10.953        8.400         1.276      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                91.3 MHz      77.6 MHz      10.953        12.885        -1.933     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623     system                            system_clkgroup      
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -       |  3.528       -0.623  |  No paths    -      |  No paths    -    
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -       |  10.953      4.982   |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             System                                     |  No paths    -       |  No paths    -       |  10.953      6.823  |  No paths    -    
top|PACKAGEPIN                             top|PACKAGEPIN                             |  10.953      -1.933  |  No paths    -       |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      6.823   |  No paths    -       |  5.476       1.276  |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  10.953      4.982   |  10.953      3.232   |  5.476       1.325  |  5.476       1.276
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival          
Instance                     Reference                                     Type          Pin     Net                  Time        Slack
                             Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       1.276
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       1.325
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       2.263
arse.apuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       Q       apuresetoutreg       0.540       2.631
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetoutreg       0.540       2.631
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       3.232
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       3.281
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       3.295
arse.cpuresetcount[7]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       3.302
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       3.344
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required          
Instance                     Reference                                     Type          Pin         Net                   Time         Slack
                             Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_126_i               5.371        1.276
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           N_127_i               5.371        1.276
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D           counter_ns[2]         5.371        1.276
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR      R           cpuclkreset_i         5.371        1.276
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           dout                  5.371        1.325
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D           counter[2]            5.371        2.263
arse.io_0                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     apuresetoutreg        5.399        2.631
arse.io_1                    top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_IO         D_OUT_0     cpuresetoutreg        5.399        2.631
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuclkreset_en        10.847       3.232
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D           cpuresetoutreg_en     10.847       3.232
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.476
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.371

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.276

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           6         
arse.diveight.counter_RNO[0]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[0]     SB_LUT4       O        Out     0.449     2.588       -         
N_126_i                          Net           -        -       1.507     -           1         
arse.diveight.counter[0]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival           
Instance                     Reference          Type         Pin     Net                       Time        Slack 
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     Q       counter[0]                0.540       -1.933
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     Q       counter[2]                0.540       -1.884
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     Q       counter[3]                0.540       -1.863
arses.counter[5]             top|PACKAGEPIN     SB_DFFSR     Q       counter[5]                0.540       -1.821
arses.counter[6]             top|PACKAGEPIN     SB_DFFSR     Q       counter[6]                0.540       -1.800
arses.counter[7]             top|PACKAGEPIN     SB_DFFSR     Q       counter[7]                0.540       -1.772
arses.counter[8]             top|PACKAGEPIN     SB_DFFSR     Q       counter[8]                0.540       -1.708
arses.counter[1]             top|PACKAGEPIN     SB_DFFSS     Q       counter[1]                0.540       -0.148
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     Q       counter[4]                0.540       -0.141
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       Q       debouncedconsolereset     0.540       1.276 
=================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                      Required           
Instance                     Reference          Type         Pin     Net                   Time         Slack 
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
debounceconsolereset.out     top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.933
col[0]                       top|PACKAGEPIN     SB_DFF       D       col                   10.847       -1.912
col[1]                       top|PACKAGEPIN     SB_DFF       D       col_0                 10.847       -1.849
debouncedn.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
debounceup.out               top|PACKAGEPIN     SB_DFF       D       out                   10.847       -1.158
arses.clock_out              top|PACKAGEPIN     SB_DFF       D       clock_out_RNIR6ER     10.847       -0.162
arses.counter[0]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]          10.847       -0.099
arses.counter[2]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[2]          10.847       -0.099
arses.counter[3]             top|PACKAGEPIN     SB_DFFSR     D       counter_4[3]          10.847       -0.099
arses.counter[4]             top|PACKAGEPIN     SB_DFFSS     D       counter_4[4]          10.847       -0.099
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.933

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[0]                   SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                         Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]            SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.683       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.054       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.453       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.824      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.273      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.780      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.885 is 2.924(22.7%) logic and 9.961(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          arses.counter[0] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[0]              SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                    Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]       SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.683       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.054       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.502       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.873      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.252      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.759      -         
============================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.884

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[2]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.633       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         9.005       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.404       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.775      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.224      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.731      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.836 is 2.875(22.4%) logic and 9.961(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
arses.counter[3]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                         Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]            SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI1L5[2]            SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto4_2                  Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]            SB_LUT4      I2       In      -         3.889       -         
arses.counter_RNIOKH[1]            SB_LUT4      O        Out     0.351     4.239       -         
un1_counterlt11                    Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]           SB_LUT4      I3       In      -         5.610       -         
arses.counter_RNI04C4[9]           SB_LUT4      O        Out     0.316     5.926       -         
un1_counterlt13_0                  Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]          SB_LUT4      I3       In      -         7.297       -         
arses.counter_RNIOS0A[14]          SB_LUT4      O        Out     0.316     7.612       -         
counter8                           Net          -        -       1.371     -           18        
debounceconsolereset.out_RNO_0     SB_LUT4      I1       In      -         8.983       -         
debounceconsolereset.out_RNO_0     SB_LUT4      O        Out     0.400     9.383       -         
out_RNO_0                          Net          -        -       1.371     -           1         
debounceconsolereset.out_RNO       SB_LUT4      I0       In      -         10.754      -         
debounceconsolereset.out_RNO       SB_LUT4      O        Out     0.449     11.203      -         
out                                Net          -        -       1.507     -           1         
debounceconsolereset.out           SB_DFF       D        In      -         12.710      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      12.710
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.863

    Number of logic level(s):                6
    Starting point:                          arses.counter[2] / Q
    Ending point:                            col[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arses.counter[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                    Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]       SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]       SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2             Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]       SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]       SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11               Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]      SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]      SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]     SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]     SB_LUT4      O        Out     0.316     7.633       -         
counter8                      Net          -        -       1.371     -           18        
arses.clock_out_RNIR6ER       SB_LUT4      I0       In      -         9.005       -         
arses.clock_out_RNIR6ER       SB_LUT4      O        Out     0.449     9.453       -         
clock_out_RNIR6ER             Net          -        -       1.371     -           3         
col_RNO[0]                    SB_LUT4      I2       In      -         10.824      -         
col_RNO[0]                    SB_LUT4      O        Out     0.379     11.203      -         
col                           Net          -        -       1.507     -           1         
col[0]                        SB_DFF       D        In      -         12.710      -         
============================================================================================
Total path delay (propagation time + setup) of 12.815 is 2.854(22.3%) logic and 9.961(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           10.847       4.982 
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        10.847       4.982 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     10.847       6.297 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     10.847       6.438 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     10.847       6.578 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     10.847       6.718 
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     10.847       6.858 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     10.847       6.886 
arse.cpuresetcount[2]     System        SB_DFFNSR     D       cpuresetcount_RNO[2]     10.847       6.998 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.982

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     4.359       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         5.865       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.982

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           5         
arse.cpuclkreset_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         3.959       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     4.359       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         5.865       -         
==========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.550
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.297

    Number of logic level(s):                8
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[7] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CI       In      -         2.215       -         
arse.un1_cpuresetcount_1_cry_6_c     SB_CARRY      CO       Out     0.126     2.341       -         
un1_cpuresetcount_1_cry_6            Net           -        -       0.386     -           1         
arse.cpuresetcount_RNO[7]            SB_LUT4       I3       In      -         2.727       -         
arse.cpuresetcount_RNO[7]            SB_LUT4       O        Out     0.316     3.043       -         
cpuresetcount_RNO[7]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[7]                SB_DFFNSR     D        In      -         4.550       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.655 is 1.844(39.6%) logic and 2.811(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.953
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.847

    - Propagation time:                      4.410
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.438

    Number of logic level(s):                7
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[6] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CI       In      -         1.795       -         
arse.un1_cpuresetcount_1_cry_3_c     SB_CARRY      CO       Out     0.126     1.921       -         
un1_cpuresetcount_1_cry_3            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CI       In      -         1.935       -         
arse.un1_cpuresetcount_1_cry_4_c     SB_CARRY      CO       Out     0.126     2.061       -         
un1_cpuresetcount_1_cry_4            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CI       In      -         2.075       -         
arse.un1_cpuresetcount_1_cry_5_c     SB_CARRY      CO       Out     0.126     2.201       -         
un1_cpuresetcount_1_cry_5            Net           -        -       0.386     -           2         
arse.cpuresetcount_RNO[6]            SB_LUT4       I3       In      -         2.587       -         
arse.cpuresetcount_RNO[6]            SB_LUT4       O        Out     0.316     2.903       -         
cpuresetcount_RNO[6]                 Net           -        -       1.507     -           1         
arse.cpuresetcount[6]                SB_DFFNSR     D        In      -         4.410       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.515 is 1.718(38.1%) logic and 2.797(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        36 uses
SB_DFF          15 uses
SB_DFFE         25 uses
SB_DFFN         4 uses
SB_DFFNSR       10 uses
SB_DFFSR        21 uses
SB_DFFSS        3 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         138 uses

I/O ports: 23
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   78 (1%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 138 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 138 = 138 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 21 23:56:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	138
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_144", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	146
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	5
        LUT with CARRY   	:	3
    LogicCells                  :	151/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.1 (sec)

Final Design Statistics
    Number of LUTs      	:	146
    Number of DFFs      	:	78
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	36
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	151/7680
    PLBs                        :	55/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	23/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 136.86 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 164.83 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 91.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 949
used logic cells: 151
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 949
used logic cells: 151
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 204 
I1212: Iteration  1 :    33 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
22:41:34
