# Reading C:/intelFPGA/18.0/modelsim_ae/tcl/vsim/pref.tcl
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J\ Digital\ System\ Design/Lab1 {C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/Lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:48 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1" C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/Lab1.v 
# -- Compiling module Lab1
# 
# Top level modules:
# 	Lab1
# End time: 09:34:48 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J\ Digital\ System\ Design/Lab1/simulation/modelsim {C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim/Lab1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:48 on Oct 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim" C:/Users/ziyang/Documents/Stage3_Semester1/BDIC3004J Digital System Design/Lab1/simulation/modelsim/Lab1.vt 
# -- Compiling module Lab1_vlg_tst
# 
# Top level modules:
# 	Lab1_vlg_tst
# End time: 09:34:48 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Lab1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Lab1_vlg_tst 
# Start time: 09:34:50 on Oct 29,2019
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.Lab1_vlg_tst
# Loading work.Lab1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Running testbench
restart
run
run
# Running testbench
run
# End time: 10:15:20 on Oct 29,2019, Elapsed time: 0:40:30
# Errors: 0, Warnings: 0
