static void T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nif ( V_3 . V_4 )\r\nV_3 . V_4 ( L_1 , 0 ) ;\r\n#ifdef F_2\r\nF_3 (np, L_2 , L_3 )\r\nF_4 ( V_2 ) ;\r\n#endif\r\n#ifdef F_5\r\nF_6 () ;\r\nV_2 = F_7 ( NULL , L_4 ) ;\r\nif ( V_2 != NULL ) {\r\nF_8 ( V_2 ) ;\r\nF_9 ( V_2 ) ;\r\nF_10 (np, L_5 )\r\nF_11 ( V_2 ) ;\r\nfor ( V_2 = NULL ; ( V_2 = F_7 ( V_2 , L_6 ) ) != NULL ; )\r\nF_11 ( V_2 ) ;\r\n}\r\nV_2 = F_12 ( NULL , L_7 , L_8 ) ;\r\nif ( V_2 != NULL ) {\r\nT_2 V_5 ;\r\nV_5 = F_13 ( V_6 ) ;\r\nif ( F_14 ( V_5 ) == 0x0021 ) {\r\nstruct V_1 * V_7 ;\r\nstruct V_8 V_9 ;\r\nvoid T_3 * V_10 ;\r\nint V_11 ;\r\nV_7 = F_7 ( NULL , L_4 ) ;\r\nif ( V_7 == NULL ) {\r\nF_15 ( V_12 L_9 ,\r\nV_13 ) ;\r\nreturn;\r\n}\r\nV_11 = F_16 ( V_7 , 0 , & V_9 ) ;\r\nif ( V_11 ) {\r\nF_15 ( V_12 L_10 ,\r\nV_13 ) ;\r\nreturn;\r\n}\r\nV_10 = F_17 ( V_9 . V_14 , F_18 ( & V_9 ) ) ;\r\nF_19 ( ( V_10 + 0xa8 ) , 0x0c003000 ) ;\r\nF_20 ( ( V_10 + 0xac ) , 0xff0 , 0xaa0 ) ;\r\nF_21 ( V_10 ) ;\r\nF_9 ( V_7 ) ;\r\n}\r\nF_9 ( V_2 ) ;\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_22 ( void )\r\n{\r\nF_23 ( NULL , V_15 , NULL ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_24 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nV_2 = F_12 ( NULL , NULL , L_11 ) ;\r\nif ( ! V_2 ) {\r\nV_2 = F_25 ( NULL , L_12 ) ;\r\nif ( ! V_2 )\r\nreturn;\r\n}\r\nF_26 ( V_2 , 0 ) ;\r\nF_27 () ;\r\nF_9 ( V_2 ) ;\r\n#ifdef F_5\r\nV_2 = F_12 ( NULL , NULL , L_13 ) ;\r\nif ( ! V_2 ) {\r\nV_2 = F_25 ( NULL , L_14 ) ;\r\nif ( ! V_2 )\r\nreturn;\r\n}\r\nF_28 ( V_2 , 0 , V_16 , V_17 ) ;\r\nF_9 ( V_2 ) ;\r\n#endif\r\n}\r\nstatic int T_1 F_29 ( void )\r\n{\r\nunsigned long V_18 = F_30 () ;\r\nint V_19 = 0 ;\r\nwhile ( V_20 [ V_19 ] ) {\r\nif ( F_31 ( V_18 , V_20 [ V_19 ] ) )\r\nbreak;\r\nV_19 ++ ;\r\n}\r\nreturn ( V_20 [ V_19 ] != NULL ) ;\r\n}
