module fullcache (input logic[31:0] rdaddress,
                  output logic hit);
						
						assign hit = '0;
						logic[31:0] fullcache[0:31];
						for(int i=0,i<32,i++) begin
							if (fullcache[i]==rdaddress)
								hit = '1;
						end
endmodule
						
						