// Seed: 1192751005
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  type_7(
      id_4, 1'd0, id_1, id_1
  );
  logic id_6;
  type_9(
      1'b0, id_2, id_4
  );
endmodule
