
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001151                       # Number of seconds simulated
sim_ticks                                  1150876000                       # Number of ticks simulated
final_tick                                 1150876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225766                       # Simulator instruction rate (inst/s)
host_op_rate                                   227542                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               63254585                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652580                       # Number of bytes of host memory used
host_seconds                                    18.19                       # Real time elapsed on the host
sim_insts                                     4107655                       # Number of instructions simulated
sim_ops                                       4139980                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          113408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             146240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2285                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           28527834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           98540590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127068424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      28527834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28527834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          28527834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          98540590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127068424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 146240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  146240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1150834500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    559.627907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   347.328974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.967481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           53     20.54%     20.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     15.50%     36.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     10.47%     46.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      3.88%     50.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      1.94%     52.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.10%     55.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.33%     57.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      3.49%     61.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100     38.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          258                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12000000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                54843750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5251.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24001.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       127.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     503647.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1209600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   660000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8954400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             74758320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             76734540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            619584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              781900860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            682.987234                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1031499500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      38220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      76416500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   665280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   363000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8213400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             74758320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             71637885                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            624054750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              779692635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            681.058358                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1039842000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      38220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      68979000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  313785                       # Number of BP lookups
system.cpu.branchPred.condPredicted            311537                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5170                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               311780                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  308302                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.884470                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     812                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                          2301753                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             618241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4557197                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      313785                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             309114                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1636576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10423                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                    601565                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   850                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2260028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.032240                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.982702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1396846     61.81%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    88786      3.93%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65193      2.88%     68.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    90521      4.01%     72.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    71946      3.18%     75.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61816      2.74%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77595      3.43%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   218849      9.68%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   188476      8.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2260028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136324                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.979881                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   213576                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1479936                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     75508                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                486079                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   4929                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1006                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   294                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4426654                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1068                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   4929                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   356238                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  148583                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7689                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417780                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1324809                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4410337                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1136755                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  27578                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 118865                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5794703                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21783302                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7318274                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5444767                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   349936                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                122                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            121                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2312314                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1134425                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60094                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              8760                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              415                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4388291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 264                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4161628                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14729                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          248575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1168749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2260028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.841406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.529239                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              165718      7.33%      7.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               26992      1.19%      8.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2067318     91.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2260028                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2231006     53.61%     53.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               794779     19.10%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1078441     25.91%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57399      1.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4161628                       # Type of FU issued
system.cpu.iq.rate                           1.808025                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           10597957                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4637137                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4151570                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4161600                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              130                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        66338                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3044                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   4929                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   30213                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   487                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4388562                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                93                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1134425                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60094                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                117                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   450                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4397                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          526                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4923                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4157135                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1074212                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4493                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                      1131497                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   281357                       # Number of branches executed
system.cpu.iew.exec_stores                      57285                       # Number of stores executed
system.cpu.iew.exec_rate                     1.806073                       # Inst execution rate
system.cpu.iew.wb_sent                        4151899                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4151598                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3797348                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6407785                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.803668                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.592615                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          248586                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4888                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2225654                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.860118                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.516598                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       789725     35.48%     35.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       610253     27.42%     62.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       397528     17.86%     80.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       118973      5.35%     86.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6430      0.29%     86.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        12013      0.54%     86.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11832      0.53%     87.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10225      0.46%     87.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       268675     12.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2225654                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4107655                       # Number of instructions committed
system.cpu.commit.committedOps                4139980                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1125137                       # Number of memory references committed
system.cpu.commit.loads                       1068087                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                     280723                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3859727                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  270                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2220195     53.63%     53.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          794645     19.19%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1068087     25.80%     98.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          57050      1.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4139980                       # Class of committed instruction
system.cpu.commit.bw_lim_events                268675                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6345362                       # The number of ROB reads
system.cpu.rob.rob_writes                     8811515                       # The number of ROB writes
system.cpu.timesIdled                             411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4107655                       # Number of Instructions Simulated
system.cpu.committedOps                       4139980                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.560357                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.560357                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.784577                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.784577                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6880076                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3798747                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  15678251                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1658142                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1127748                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements             12958                       # number of replacements
system.cpu.dcache.tags.tagsinuse           988.324088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1048574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.994564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          67768250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   988.324088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.965160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2275642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2275642                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1035726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1035726                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12745                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1048471                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1048471                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1048474                       # number of overall hits
system.cpu.dcache.overall_hits::total         1048474                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38098                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38098                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        44154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44154                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        82252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          82252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        82252                       # number of overall misses
system.cpu.dcache.overall_misses::total         82252                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    371111470                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    371111470                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2051613492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2051613492                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       198500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2422724962                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2422724962                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2422724962                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2422724962                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1073824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1073824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        56899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1130723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1130723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1130726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1130726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035479                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.776007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.776007                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.072743                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072743                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.072743                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072743                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9740.969867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9740.969867                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46464.952032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46464.952032                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29454.906410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29454.906410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29454.906410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29454.906410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        12832                       # number of writebacks
system.cpu.dcache.writebacks::total             12832                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        30838                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30838                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        37436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        37436                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        68274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        68274                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68274                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7260                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         6718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6718                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        13978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        13978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13978                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     92088766                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     92088766                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    181039995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181039995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    273128761                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    273128761                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    273128761                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    273128761                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.118069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012362                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012362                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012362                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12684.403030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12684.403030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26948.495832                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26948.495832                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        47875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19539.902776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19539.902776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19539.902776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19539.902776                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               208                       # number of replacements
system.cpu.icache.tags.tagsinuse           328.401591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              600800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1021.768707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   328.401591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.641409                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.641409                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1203718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1203718                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       600800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          600800                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        600800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           600800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       600800                       # number of overall hits
system.cpu.icache.overall_hits::total          600800                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          765                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           765                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          765                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            765                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          765                       # number of overall misses
system.cpu.icache.overall_misses::total           765                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     51451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51451000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     51451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     51451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51451000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       601565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       601565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       601565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       601565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       601565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       601565                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001272                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001272                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001272                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001272                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001272                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001272                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67256.209150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67256.209150                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67256.209150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67256.209150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67256.209150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67256.209150                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          237                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          175                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          175                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          175                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40793750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40793750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40793750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40793750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40793750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40793750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000981                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000981                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000981                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000981                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69141.949153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69141.949153                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69141.949153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69141.949153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69141.949153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69141.949153                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1559.765902                       # Cycle average of tags in use
system.l2.tags.total_refs                       18376                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2195                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.371754                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1034.243462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        433.433381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         92.089059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.066986                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    228145                       # Number of tag accesses
system.l2.tags.data_accesses                   228145                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   77                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 7139                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7216                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12832                       # number of Writeback hits
system.l2.Writeback_hits::total                 12832                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               5055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5055                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    77                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 12194                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12271                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   77                       # number of overall hits
system.l2.overall_hits::cpu.data                12194                       # number of overall hits
system.l2.overall_hits::total                   12271                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                513                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                125                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   638                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1663                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 513                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1788                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2301                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                513                       # number of overall misses
system.l2.overall_misses::cpu.data               1788                       # number of overall misses
system.l2.overall_misses::total                  2301                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     39401750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9849250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        49251000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    121199750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     121199750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39401750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     131049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        170450750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39401750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    131049000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       170450750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             7264                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7854                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12832                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12832                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6718                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               590                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             13982                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14572                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              590                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            13982                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14572                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.869492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.017208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.081232                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.247544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.247544                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.869492                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.127879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157906                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.869492                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.127879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157906                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76806.530214                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data        78794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77195.924765                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 72880.186410                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72880.186410                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76806.530214                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 73293.624161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74076.814429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76806.530214                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 73293.624161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74076.814429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              622                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1663                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2285                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     33006250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7350000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40356250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    100449750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    100449750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33006250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    107799750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140806000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33006250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    107799750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140806000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.869492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.015006                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.079195                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.247544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.247544                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.869492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.126734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156808                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.869492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.126734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156808                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64339.668616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67431.192661                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64881.430868                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60402.736019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60402.736019                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64339.668616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 60835.073363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61621.881838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64339.668616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 60835.073363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61621.881838                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 622                       # Transaction distribution
system.membus.trans_dist::ReadResp                621                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1663                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       146176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  146176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              2285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2285                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2480000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12041000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               7854                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              7852                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        40796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 41974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1716096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1753728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            27404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27404    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27404                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           26534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            979750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21360984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
