#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002a5dddfccb0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -12;
v000002a5dde44b70_0 .net "Q", 0 0, v000002a5dddfb0c0_0;  1 drivers
v000002a5dde45f80_0 .var "inputs", 3 0;
L_000002a5dde46020 .part v000002a5dde45f80_0, 0, 1;
L_000002a5dde460c0 .part v000002a5dde45f80_0, 1, 1;
L_000002a5dde46160 .part v000002a5dde45f80_0, 2, 1;
L_000002a5dde46200 .part v000002a5dde45f80_0, 3, 1;
S_000002a5dddfce40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 17, 2 17 0, S_000002a5dddfccb0;
 .timescale -9 -12;
v000002a5dddfbd70_0 .var/i "i", 31 0;
S_000002a5dde44940 .scope module, "uut" "top_module" 2 7, 3 1 0, S_000002a5dddfccb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "r_in";
    .port_info 3 /INPUT 1 "q_in";
    .port_info 4 /OUTPUT 1 "Q";
v000002a5dddfbb20_0 .net "L", 0 0, L_000002a5dde460c0;  1 drivers
v000002a5dddfb0c0_0 .var "Q", 0 0;
v000002a5dddfca10_0 .net "clk", 0 0, L_000002a5dde46020;  1 drivers
v000002a5dddfcab0_0 .net "q_in", 0 0, L_000002a5dde46200;  1 drivers
v000002a5dde44ad0_0 .net "r_in", 0 0, L_000002a5dde46160;  1 drivers
E_000002a5dde45b40 .event posedge, v000002a5dddfca10_0;
    .scope S_000002a5dde44940;
T_0 ;
    %wait E_000002a5dde45b40;
    %load/vec4 v000002a5dddfbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002a5dde44ad0_0;
    %assign/vec4 v000002a5dddfb0c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a5dddfcab0_0;
    %assign/vec4 v000002a5dddfb0c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a5dddfccb0;
T_1 ;
    %fork t_1, S_000002a5dddfce40;
    %jmp t_0;
    .scope S_000002a5dddfce40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a5dddfbd70_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002a5dddfbd70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000002a5dddfbd70_0;
    %pad/s 4;
    %store/vec4 v000002a5dde45f80_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v000002a5dddfbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a5dddfbd70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000002a5dddfccb0;
t_0 %join;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002a5dddfccb0;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a5dddfccb0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "E:\學習\STUST\112-2\動態網頁設計\project\digital_logic_tutorial\public\verilog\verilog_code_tb.v";
    "E:\學習\STUST\112-2\動態網頁設計\project\digital_logic_tutorial\public\verilog\verilog_code.v";
