Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 3b10c7f17d1e4cb89b70044bc8b4f4f3 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_circuit_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_circuit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_circuit_tb_time_impl.sdf", for root module "top_circuit_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_circuit_tb_time_impl.sdf", for root module "top_circuit_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.ffsrce_fdpe
Compiling module simprims_ver.FDPE
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.control
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.circuit
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memAblk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.memAblk_mem_gen_prim_width
Compiling module xil_defaultlib.memAblk_mem_gen_generic_cstr
Compiling module xil_defaultlib.memAblk_mem_gen_top
Compiling module xil_defaultlib.memAblk_mem_gen_v8_3_5_synth
Compiling module xil_defaultlib.memAblk_mem_gen_v8_3_5
Compiling module xil_defaultlib.memA
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memB_blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.memB_blk_mem_gen_prim_width
Compiling module xil_defaultlib.memB_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.memB_blk_mem_gen_top
Compiling module xil_defaultlib.memB_blk_mem_gen_v8_3_5_synth
Compiling module xil_defaultlib.memB_blk_mem_gen_v8_3_5
Compiling module xil_defaultlib.memB
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000111...
Compiling module xil_defaultlib.memC_blk_mem_gen_prim_wrapper_in...
Compiling module xil_defaultlib.memC_blk_mem_gen_prim_width
Compiling module xil_defaultlib.memC_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.memC_blk_mem_gen_top
Compiling module xil_defaultlib.memC_blk_mem_gen_v8_3_5_synth
Compiling module xil_defaultlib.memC_blk_mem_gen_v8_3_5
Compiling module xil_defaultlib.memC
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000111...
Compiling module xil_defaultlib.memStep_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.memStep_blk_mem_gen_prim_width
Compiling module xil_defaultlib.memStep_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.memStep_blk_mem_gen_top
Compiling module xil_defaultlib.memStep_blk_mem_gen_v8_3_5_synth
Compiling module xil_defaultlib.memStep_blk_mem_gen_v8_3_5
Compiling module xil_defaultlib.memStep
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memXi_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.memXi_blk_mem_gen_prim_width
Compiling module xil_defaultlib.memXi_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.memXi_blk_mem_gen_top
Compiling module xil_defaultlib.memXi_blk_mem_gen_v8_3_5_synth
Compiling module xil_defaultlib.memXi_blk_mem_gen_v8_3_5
Compiling module xil_defaultlib.memXi
Compiling module xil_defaultlib.top_circuit
Compiling architecture behavioral of entity xil_defaultlib.top_circuit_tb
Built simulation snapshot top_circuit_tb_time_impl
