/********************************************************************************
 * project     Solar charge controller with MPPT algorithm                      *
 *                                                                              *
 * file        Clock.cpp                                                        *
 * author      Ila Galkin                                                       *
 * date        15.05.2020                                                       *
 * copyright   The MIT License (MIT)                                            *
 * brief       System clock system                                              *
 *                                                                              *
 ********************************************************************************/

/********************************************************************************
 * Include 
 ********************************************************************************/

#include "Clock.h"

/********************************************************************************
 * Class Clock
 ********************************************************************************/

void Clock::Init (void) {
    RCC->CR |= RCC_CR_HSEON;                                    // Enable system for external crystall
	while (!(RCC->CR & RCC_CR_HSERDY));                         // Waiting flag about enable
    FLASH->ACR |= FLASH_ACR_LATENCY_1;                          // Latency for internal flash memory
    RCC->CFGR  |= RCC_CFGR_PLLMUL9;                             // Select multiplier frequency for PLL x9
    RCC->CFGR  |= RCC_CFGR_PLLSRC;                              // Select source external crystall
    RCC->CFGR2 |= RCC_CFGR2_ADCPRE12_DIV10;                     // Select divider for ADC = AHB/10
    RCC->CR |= RCC_CR_PLLON;                                    // Enable PLL system
	while((RCC->CR & RCC_CR_PLLRDY) == 0){}                     // Waiting flag about enable
    RCC->CFGR |= RCC_CFGR_SW_PLL;                               // Select source SYSCLK = PLL
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1) {}      // Waiting flag about enable
};

void Clock::EnableMCO (Status status) {
    if (status == Clock::Status::enable) {
        Gpio::Init<8>(GPIOA, Gpio::Mode::outputAF, Gpio::Type::PP, Gpio::Speed::veryHigh);
	    RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;						// Select source PLL
	    RCC->CFGR |= RCC_CFGR_PLLNODIV;		                    // PLL divider for MCO
    }
            
    if (status == Clock::Status::disable) {
        Gpio::Init<8>(GPIOA, Gpio::Mode::input);
    }   
};