;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -1, <-20
	SUB 0, -300
	SUB 0, -300
	ADD 210, 60
	SUB #102, -101
	SUB @121, 806
	SUB @121, 806
	SLT -702, -10
	SLT -702, -10
	SPL 300, 100
	SLT -702, -10
	SPL 300, 100
	SPL 30, 10
	SUB @121, 106
	DJN 0, <332
	SUB @121, 106
	SUB @121, 106
	SLT 110, 9
	MOV -1, <-20
	SPL 0, -300
	SUB 0, 30
	SUB @121, 806
	SLT 12, @10
	MOV -1, <-20
	SUB @0, @2
	ADD 110, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <332
	MOV 1, <-20
	SUB <0, 0
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SPL 0, #-2
	CMP -207, <-120
	ADD 210, 60
	SPL 0, #2
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	MOV -16, <-20
