#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c9d750 .scope module, "sync_ram_wf_x32" "sync_ram_wf_x32" 2 34;
 .timescale -9 -12;
P_0x1c92948 .param/l "ADDR_WIDTH" 2 40, +C4<01010>;
v0x1cae320 .array "RAM", 0 2047, 31 0;
v0x1ca8990_0 .net "addr", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x1cc5c20_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1cc5cc0_0 .net "din", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1cc5d70_0 .var "dout", 31 0;
v0x1cc5e10_0 .net "enb", 3 0, C4<zzzz>; 0 drivers
v0x1cc5ef0_0 .net "web", 3 0, C4<zzzz>; 0 drivers
E_0x1ca6140 .event posedge, v0x1cc5c20_0;
S_0x1c9c280 .scope module, "tb" "tb" 3 2;
 .timescale -9 -12;
P_0x1c58b98 .param/l "AW" 3 11, +C4<01100>;
v0x1ccd4e0_0 .net "HADDR", 11 0, v0x1cc7c30_0; 1 drivers
v0x1ccd560_0 .net "HRDATA", 31 0, L_0x1ccec10; 1 drivers
v0x1ccd5e0_0 .net "HREADY", 0 0, v0x1cc7e60_0; 1 drivers
v0x1ccd660_0 .net "HREADYOUT", 0 0, v0x1ccad70_0; 1 drivers
v0x1ccd6e0_0 .net "HRESP", 0 0, C4<z>; 0 drivers
v0x1ccd760_0 .net "HSEL", 0 0, v0x1cc80c0_0; 1 drivers
v0x1ccd7e0_0 .net "HSIZE", 2 0, v0x1cc81b0_0; 1 drivers
v0x1ccd860_0 .net "HTRANS", 1 0, v0x1cc8250_0; 1 drivers
v0x1ccd930_0 .net "HWDATA", 31 0, v0x1cc8350_0; 1 drivers
v0x1ccd9b0_0 .net "HWRITE", 0 0, v0x1cc83f0_0; 1 drivers
v0x1ccda30_0 .net "clk", 0 0, v0x1cc65d0_0; 1 drivers
v0x1ccdab0_0 .var "rst_async", 0 0;
v0x1ccdb30_0 .net "rst_n", 0 0, v0x1cc62c0_0; 1 drivers
v0x1ccdc40_0 .var "tmp", 31 0;
v0x1ccdd40_0 .var "tmp8", 7 0;
S_0x1ccd2f0 .scope task, "check_32bits" "check_32bits" 4 18, 4 18, S_0x1c9c280;
 .timescale -9 -12;
v0x1ccd3e0_0 .var "expected", 31 0;
v0x1ccd460_0 .var "value", 31 0;
TD_tb.check_32bits ;
    %load/v 8, v0x1ccd460_0, 32;
    %load/v 40, v0x1ccd3e0_0, 32;
    %cmp/u 8, 40, 32;
    %inv 6, 1;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 4 23 "$display", "-E- Expected : %x, got %x", v0x1ccd3e0_0, v0x1ccd460_0;
    %delay 10000, 0;
    %vpi_call 4 25 "$finish";
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 4 29 "$display", "-I- Read : %x, got %x - OK", v0x1ccd3e0_0, v0x1ccd460_0;
T_0.1 ;
    %end;
S_0x1ccd100 .scope task, "check_8bits" "check_8bits" 4 1, 4 1, S_0x1c9c280;
 .timescale -9 -12;
v0x1ccd1f0_0 .var "expected", 7 0;
v0x1ccd270_0 .var "value", 7 0;
TD_tb.check_8bits ;
    %load/v 8, v0x1ccd270_0, 8;
    %load/v 16, v0x1ccd1f0_0, 8;
    %cmp/u 8, 16, 8;
    %inv 6, 1;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 4 6 "$display", "-E- Expected : %x, got %x", v0x1ccd1f0_0, v0x1ccd270_0;
    %delay 10000, 0;
    %vpi_call 4 8 "$finish";
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 4 12 "$display", "-I- Read : %x, got %x - OK", v0x1ccd1f0_0, v0x1ccd270_0;
T_1.3 ;
    %end;
S_0x1cc8500 .scope module, "U_CHIP" "chip" 3 33, 5 33, S_0x1c9c280;
 .timescale -9 -12;
P_0x1cc8008 .param/l "AW" 5 40, +C4<01100>;
v0x1ccc2a0_0 .alias "HADDR", 11 0, v0x1ccd4e0_0;
v0x1ccc340_0 .alias "HCLK", 0 0, v0x1ccda30_0;
v0x1cc9060_0 .alias "HRDATA", 31 0, v0x1ccd560_0;
v0x1ccc6f0_0 .alias "HREADY", 0 0, v0x1ccd5e0_0;
v0x1ccc7c0_0 .alias "HREADYOUT", 0 0, v0x1ccd660_0;
v0x1ccc890_0 .alias "HRESETn", 0 0, v0x1ccdb30_0;
v0x1ccc910_0 .alias "HRESP", 0 0, v0x1ccd6e0_0;
v0x1ccc9e0_0 .alias "HSEL", 0 0, v0x1ccd760_0;
v0x1cccb00_0 .alias "HSIZE", 2 0, v0x1ccd7e0_0;
v0x1cccbd0_0 .alias "HTRANS", 1 0, v0x1ccd860_0;
v0x1cccc50_0 .alias "HWDATA", 31 0, v0x1ccd930_0;
v0x1cccd20_0 .alias "HWRITE", 0 0, v0x1ccd9b0_0;
v0x1cccdf0_0 .net "ahb_sram_addr", 11 0, L_0x1cce3d0; 1 drivers
v0x1ccce70_0 .net "ahb_sram_din", 31 0, L_0x1ccea50; 1 drivers
v0x1cccf70_0 .net "ahb_sram_enb", 3 0, L_0x1cce5b0; 1 drivers
v0x1cccff0_0 .net "ahb_sram_wb", 3 0, L_0x1cce7a0; 1 drivers
RS_0x7ff2f87b7e88 .resolv tri, L_0x1cced00, L_0x1ccf020, L_0x1ccf730, L_0x1ccfb90;
v0x1cccef0_0 .net8 "sram_ahb_dout", 31 0, RS_0x7ff2f87b7e88; 4 drivers
L_0x1cced00 .part/pv v0x1cc9e10_0, 0, 8, 32;
L_0x1cceda0 .part L_0x1cce7a0, 0, 1;
L_0x1ccee40 .part L_0x1cce5b0, 0, 1;
L_0x1cceee0 .part L_0x1cce3d0, 2, 10;
L_0x1ccef80 .part L_0x1ccea50, 0, 8;
L_0x1ccf020 .part/pv v0x1cc97a0_0, 8, 8, 32;
L_0x1ccf180 .part L_0x1cce7a0, 1, 1;
L_0x1ccf2b0 .part L_0x1cce5b0, 1, 1;
L_0x1ccf410 .part L_0x1cce3d0, 2, 10;
L_0x1ccf570 .part L_0x1ccea50, 8, 8;
L_0x1ccf730 .part/pv v0x1cc9170_0, 16, 8, 32;
L_0x1ccf800 .part L_0x1cce7a0, 2, 1;
L_0x1ccf8d0 .part L_0x1cce5b0, 2, 1;
L_0x1ccf9a0 .part L_0x1cce3d0, 2, 10;
L_0x1ccfac0 .part L_0x1ccea50, 16, 8;
L_0x1ccfb90 .part/pv v0x1cc8a70_0, 24, 8, 32;
L_0x1ccfcf0 .part L_0x1cce7a0, 3, 1;
L_0x1ccfdc0 .part L_0x1cce5b0, 3, 1;
L_0x1ccff30 .part L_0x1cce3d0, 2, 10;
L_0x1ccffd0 .part L_0x1ccea50, 24, 8;
S_0x1cca030 .scope module, "U_AHB_TO_SSRAM" "ahb_to_ssram" 5 74, 6 33, S_0x1cc8500;
 .timescale -9 -12;
P_0x1cca128 .param/l "AHB_ADDRESS_PHASE" 6 47, +C4<01>;
P_0x1cca150 .param/l "AHB_DATA_PHASE" 6 48, +C4<010>;
P_0x1cca178 .param/l "AHB_IDLE_PHASE" 6 49, +C4<0>;
P_0x1cca1a0 .param/l "AMBA_AHB_HSIZE_1024BITS" 7 45, C4<111>;
P_0x1cca1c8 .param/l "AMBA_AHB_HSIZE_128BITS" 7 42, C4<100>;
P_0x1cca1f0 .param/l "AMBA_AHB_HSIZE_16BITS" 7 39, C4<001>;
P_0x1cca218 .param/l "AMBA_AHB_HSIZE_256BITS" 7 43, C4<101>;
P_0x1cca240 .param/l "AMBA_AHB_HSIZE_32BITS" 7 40, C4<010>;
P_0x1cca268 .param/l "AMBA_AHB_HSIZE_512BITS" 7 44, C4<110>;
P_0x1cca290 .param/l "AMBA_AHB_HSIZE_64BITS" 7 41, C4<011>;
P_0x1cca2b8 .param/l "AMBA_AHB_HSIZE_8BITS" 7 38, C4<000>;
P_0x1cca2e0 .param/l "AMBA_AHB_HTRANS_BUSY" 7 34, C4<01>;
P_0x1cca308 .param/l "AMBA_AHB_HTRANS_IDLE" 7 33, C4<00>;
P_0x1cca330 .param/l "AMBA_AHB_HTRANS_NON_SEQ" 7 35, C4<10>;
P_0x1cca358 .param/l "AMBA_AHB_HTRANS_SEQ" 7 36, C4<11>;
P_0x1cca380 .param/l "AW" 6 43, +C4<01100>;
L_0x1ccb160 .functor OR 1, v0x1ccc1a0_0, v0x1ccc000_0, C4<0>, C4<0>;
L_0x1ccdde0 .functor AND 1, L_0x1ccb160, v0x1cc80c0_0, C4<1>, C4<1>;
L_0x1ccded0 .functor AND 1, L_0x1ccdde0, v0x1cc7e60_0, C4<1>, C4<1>;
L_0x1ccdfc0 .functor NOT 1, v0x1cc83f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cce0b0 .functor AND 1, L_0x1ccded0, L_0x1ccdfc0, C4<1>, C4<1>;
L_0x1cce110 .functor AND 1, L_0x1ccb160, v0x1cc80c0_0, C4<1>, C4<1>;
L_0x1cce170 .functor AND 1, L_0x1cce110, v0x1cc7e60_0, C4<1>, C4<1>;
L_0x1cce1d0 .functor AND 1, L_0x1cce170, v0x1cc83f0_0, C4<1>, C4<1>;
L_0x1cce2d0 .functor OR 1, L_0x1cce0b0, L_0x1cce1d0, C4<0>, C4<0>;
L_0x1cce550 .functor OR 1, L_0x1cce0b0, v0x1ccc0a0_0, C4<0>, C4<0>;
L_0x1cce610 .functor BUFZ 1, v0x1ccc0a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cce7a0 .functor AND 4, v0x1ccbc30_0, L_0x1cce670, C4<1111>, C4<1111>;
L_0x1cce5b0 .functor AND 4, v0x1ccbc30_0, L_0x1cce800, C4<1111>, C4<1111>;
L_0x1ccea50 .functor BUFZ 32, v0x1cc8350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ccec10 .functor BUFZ 32, RS_0x7ff2f87b7e88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ccaa90_0 .alias "HADDR", 11 0, v0x1ccd4e0_0;
v0x1ccab60_0 .alias "HCLK", 0 0, v0x1ccda30_0;
v0x1ccabe0_0 .alias "HRDATA", 31 0, v0x1ccd560_0;
v0x1ccac90_0 .alias "HREADY", 0 0, v0x1ccd5e0_0;
v0x1ccad70_0 .var "HREADYOUT", 0 0;
v0x1ccae20_0 .alias "HRESETn", 0 0, v0x1ccdb30_0;
v0x1ccaee0_0 .alias "HRESP", 0 0, v0x1ccd6e0_0;
v0x1ccaf60_0 .alias "HSEL", 0 0, v0x1ccd760_0;
v0x1ccb030_0 .alias "HSIZE", 2 0, v0x1ccd7e0_0;
v0x1ccb0e0_0 .alias "HTRANS", 1 0, v0x1ccd860_0;
v0x1ccb1f0_0 .alias "HWDATA", 31 0, v0x1ccd930_0;
v0x1ccb2a0_0 .alias "HWRITE", 0 0, v0x1ccd9b0_0;
v0x1ccb3c0_0 .net *"_s10", 0 0, L_0x1cce110; 1 drivers
v0x1ccb440_0 .net *"_s12", 0 0, L_0x1cce170; 1 drivers
v0x1ccb540_0 .net *"_s2", 0 0, L_0x1ccdde0; 1 drivers
v0x1ccb5c0_0 .net *"_s24", 3 0, L_0x1cce670; 1 drivers
v0x1ccb4c0_0 .net *"_s28", 3 0, L_0x1cce800; 1 drivers
v0x1ccb6d0_0 .net *"_s4", 0 0, L_0x1ccded0; 1 drivers
v0x1ccb640_0 .net *"_s6", 0 0, L_0x1ccdfc0; 1 drivers
v0x1ccb7f0_0 .net "active_cycle", 0 0, L_0x1ccb160; 1 drivers
v0x1ccb750_0 .alias "ahb_sram_addr", 11 0, v0x1cccdf0_0;
v0x1ccb920_0 .alias "ahb_sram_din", 31 0, v0x1ccce70_0;
v0x1ccb870_0 .net "ahb_sram_en", 0 0, L_0x1cce550; 1 drivers
v0x1ccba60_0 .alias "ahb_sram_enb", 3 0, v0x1cccf70_0;
v0x1ccb9a0_0 .alias "ahb_sram_wb", 3 0, v0x1cccff0_0;
v0x1ccbbb0_0 .net "ahb_sram_we", 0 0, L_0x1cce610; 1 drivers
v0x1ccbae0_0 .var "busy_cycle", 0 0;
v0x1ccbd10_0 .var "byte_sel_a", 3 0;
v0x1ccbc30_0 .var "byte_sel_r", 3 0;
v0x1ccbe80_0 .var "haddr_r", 11 0;
v0x1ccbd90_0 .var "idle_cycle", 0 0;
v0x1ccc000_0 .var "nonseq_cycle", 0 0;
v0x1ccbf00_0 .net "read_valid", 0 0, L_0x1cce0b0; 1 drivers
v0x1ccbf80_0 .net "rw_cycle", 0 0, L_0x1cce2d0; 1 drivers
v0x1ccc1a0_0 .var "seq_cycle", 0 0;
v0x1ccc220_0 .alias "sram_ahb_dout", 31 0, v0x1cccef0_0;
v0x1ccc0a0_0 .var "write_en_r", 0 0;
v0x1ccc3d0_0 .net "write_valid", 0 0, L_0x1cce1d0; 1 drivers
E_0x1cc8a40/0 .event negedge, v0x1cc6370_0;
E_0x1cc8a40/1 .event posedge, v0x1cc60c0_0;
E_0x1cc8a40 .event/or E_0x1cc8a40/0, E_0x1cc8a40/1;
E_0x1cca9f0 .event edge, v0x1ccbf80_0, v0x1cc81b0_0, v0x1cc7c30_0;
E_0x1ccaa40 .event edge, v0x1cc8250_0;
L_0x1cce3d0 .functor MUXZ 12, v0x1cc7c30_0, v0x1ccbe80_0, v0x1ccc0a0_0, C4<>;
L_0x1cce670 .concat [ 1 1 1 1], v0x1ccc0a0_0, v0x1ccc0a0_0, v0x1ccc0a0_0, v0x1ccc0a0_0;
L_0x1cce800 .concat [ 1 1 1 1], L_0x1cce550, L_0x1cce550, L_0x1cce550, L_0x1cce550;
S_0x1cc99c0 .scope module, "U_RAM0" "sync_ram_wf" 5 143, 8 33, S_0x1cc8500;
 .timescale -9 -12;
P_0x1cc9ab8 .param/l "ADDR_WIDTH" 8 41, +C4<01010>;
P_0x1cc9ae0 .param/l "WORD_WIDTH" 8 40, +C4<01000>;
v0x1cc9bf0 .array "RAM", 0 2047, 7 0;
v0x1cc9c70_0 .net "addr", 9 0, L_0x1cceee0; 1 drivers
v0x1cc9d10_0 .alias "clk", 0 0, v0x1ccda30_0;
v0x1cc9d90_0 .net "din", 7 0, L_0x1ccef80; 1 drivers
v0x1cc9e10_0 .var "dout", 7 0;
v0x1cc9eb0_0 .net "en", 0 0, L_0x1ccee40; 1 drivers
v0x1cc9f90_0 .net "we", 0 0, L_0x1cceda0; 1 drivers
S_0x1cc9350 .scope module, "U_RAM1" "sync_ram_wf" 5 156, 8 33, S_0x1cc8500;
 .timescale -9 -12;
P_0x1cc9448 .param/l "ADDR_WIDTH" 8 41, +C4<01010>;
P_0x1cc9470 .param/l "WORD_WIDTH" 8 40, +C4<01000>;
v0x1cc9580 .array "RAM", 0 2047, 7 0;
v0x1cc9600_0 .net "addr", 9 0, L_0x1ccf410; 1 drivers
v0x1cc96a0_0 .alias "clk", 0 0, v0x1ccda30_0;
v0x1cc9720_0 .net "din", 7 0, L_0x1ccf570; 1 drivers
v0x1cc97a0_0 .var "dout", 7 0;
v0x1cc9840_0 .net "en", 0 0, L_0x1ccf2b0; 1 drivers
v0x1cc9920_0 .net "we", 0 0, L_0x1ccf180; 1 drivers
S_0x1cc8c90 .scope module, "U_RAM2" "sync_ram_wf" 5 167, 8 33, S_0x1cc8500;
 .timescale -9 -12;
P_0x1cc8d88 .param/l "ADDR_WIDTH" 8 41, +C4<01010>;
P_0x1cc8db0 .param/l "WORD_WIDTH" 8 40, +C4<01000>;
v0x1cc8ec0 .array "RAM", 0 2047, 7 0;
v0x1cc8f40_0 .net "addr", 9 0, L_0x1ccf9a0; 1 drivers
v0x1cc8fe0_0 .alias "clk", 0 0, v0x1ccda30_0;
v0x1cc90f0_0 .net "din", 7 0, L_0x1ccfac0; 1 drivers
v0x1cc9170_0 .var "dout", 7 0;
v0x1cc91f0_0 .net "en", 0 0, L_0x1ccf8d0; 1 drivers
v0x1cc92b0_0 .net "we", 0 0, L_0x1ccf800; 1 drivers
S_0x1cc8670 .scope module, "U_RAM3" "sync_ram_wf" 5 178, 8 33, S_0x1cc8500;
 .timescale -9 -12;
P_0x1cc82d8 .param/l "ADDR_WIDTH" 8 41, C4<01010>;
P_0x1cc8300 .param/l "WORD_WIDTH" 8 40, +C4<01000>;
v0x1cc8820 .array "RAM", 0 2047, 7 0;
v0x1cc88a0_0 .net "addr", 9 0, L_0x1ccff30; 1 drivers
v0x1cc8940_0 .alias "clk", 0 0, v0x1ccda30_0;
v0x1cc89c0_0 .net "din", 7 0, L_0x1ccffd0; 1 drivers
v0x1cc8a70_0 .var "dout", 7 0;
v0x1cc8b10_0 .net "en", 0 0, L_0x1ccfdc0; 1 drivers
v0x1cc8bf0_0 .net "we", 0 0, L_0x1ccfcf0; 1 drivers
S_0x1cc6670 .scope module, "U_AHB_DRIVER" "ahb_driver" 3 55, 9 33, S_0x1c9c280;
 .timescale -9 -12;
P_0x1cc6768 .param/l "AMBA_AHB_HSIZE_1024BITS" 7 45, C4<111>;
P_0x1cc6790 .param/l "AMBA_AHB_HSIZE_128BITS" 7 42, C4<100>;
P_0x1cc67b8 .param/l "AMBA_AHB_HSIZE_16BITS" 7 39, C4<001>;
P_0x1cc67e0 .param/l "AMBA_AHB_HSIZE_256BITS" 7 43, C4<101>;
P_0x1cc6808 .param/l "AMBA_AHB_HSIZE_32BITS" 7 40, C4<010>;
P_0x1cc6830 .param/l "AMBA_AHB_HSIZE_512BITS" 7 44, C4<110>;
P_0x1cc6858 .param/l "AMBA_AHB_HSIZE_64BITS" 7 41, C4<011>;
P_0x1cc6880 .param/l "AMBA_AHB_HSIZE_8BITS" 7 38, C4<000>;
P_0x1cc68a8 .param/l "AMBA_AHB_HTRANS_BUSY" 7 34, C4<01>;
P_0x1cc68d0 .param/l "AMBA_AHB_HTRANS_IDLE" 7 33, C4<00>;
P_0x1cc68f8 .param/l "AMBA_AHB_HTRANS_NON_SEQ" 7 35, C4<10>;
P_0x1cc6920 .param/l "AMBA_AHB_HTRANS_SEQ" 7 36, C4<11>;
P_0x1cc6948 .param/l "AW" 9 39, +C4<01100>;
v0x1cc7c30_0 .var "HADDR", 11 0;
v0x1cc7cf0_0 .alias "HCLK", 0 0, v0x1ccda30_0;
v0x1cc7dc0_0 .alias "HRDATA", 31 0, v0x1ccd560_0;
v0x1cc7e60_0 .var "HREADY", 0 0;
v0x1cc7ee0_0 .alias "HREADYOUT", 0 0, v0x1ccd660_0;
v0x1cc7f80_0 .alias "HRESETn", 0 0, v0x1ccdb30_0;
v0x1cc8040_0 .alias "HRESP", 0 0, v0x1ccd6e0_0;
v0x1cc80c0_0 .var "HSEL", 0 0;
v0x1cc81b0_0 .var "HSIZE", 2 0;
v0x1cc8250_0 .var "HTRANS", 1 0;
v0x1cc8350_0 .var "HWDATA", 31 0;
v0x1cc83f0_0 .var "HWRITE", 0 0;
S_0x1cc79e0 .scope task, "t_read32bits_non_seq" "t_read32bits_non_seq" 9 73, 9 73, S_0x1cc6670;
 .timescale -9 -12;
v0x1cc7ad0_0 .var "address", 11 0;
v0x1cc7b90_0 .var "data", 31 0;
TD_tb.U_AHB_DRIVER.t_read32bits_non_seq ;
    %set/v v0x1cc80c0_0, 1, 1;
    %load/v 8, v0x1cc7ad0_0, 12;
    %set/v v0x1cc7c30_0, 8, 12;
    %set/v v0x1cc83f0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1cc8250_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0x1cc81b0_0, 8, 3;
    %set/v v0x1cc7e60_0, 1, 1;
    %wait E_0x1cc6f50;
    %delay 5000, 0;
    %set/v v0x1cc83f0_0, 0, 1;
T_2.4 ;
    %load/v 8, v0x1cc7ee0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_2.5, 8;
    %wait E_0x1cc6f50;
    %jmp T_2.4;
T_2.5 ;
    %load/v 8, v0x1cc7dc0_0, 32;
    %set/v v0x1cc7b90_0, 8, 32;
    %set/v v0x1cc80c0_0, 0, 1;
    %end;
S_0x1cc7790 .scope task, "t_read8bits_non_seq" "t_read8bits_non_seq" 9 97, 9 97, S_0x1cc6670;
 .timescale -9 -12;
v0x1cc7880_0 .var "address", 11 0;
v0x1cc7940_0 .var "data", 7 0;
TD_tb.U_AHB_DRIVER.t_read8bits_non_seq ;
    %set/v v0x1cc80c0_0, 1, 1;
    %load/v 8, v0x1cc7880_0, 12;
    %set/v v0x1cc7c30_0, 8, 12;
    %set/v v0x1cc83f0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1cc8250_0, 8, 2;
    %set/v v0x1cc81b0_0, 0, 3;
    %set/v v0x1cc7e60_0, 1, 1;
    %wait E_0x1cc6f50;
    %delay 5000, 0;
    %set/v v0x1cc83f0_0, 0, 1;
T_3.6 ;
    %load/v 8, v0x1cc7ee0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_3.7, 8;
    %wait E_0x1cc6f50;
    %jmp T_3.6;
T_3.7 ;
    %load/v 8, v0x1cc7c30_0, 2; Only need 2 of 12 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_3.8, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_3.9, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_3.10, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_3.11, 6;
    %jmp T_3.13;
T_3.8 ;
    %load/v 8, v0x1cc7dc0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1cc7940_0, 8, 8;
    %jmp T_3.13;
T_3.9 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.14, 4;
    %load/x1p 8, v0x1cc7dc0_0, 8;
    %jmp T_3.15;
T_3.14 ;
    %mov 8, 2, 8;
T_3.15 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1cc7940_0, 8, 8;
    %jmp T_3.13;
T_3.10 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.16, 4;
    %load/x1p 8, v0x1cc7dc0_0, 8;
    %jmp T_3.17;
T_3.16 ;
    %mov 8, 2, 8;
T_3.17 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1cc7940_0, 8, 8;
    %jmp T_3.13;
T_3.11 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.18, 4;
    %load/x1p 8, v0x1cc7dc0_0, 8;
    %jmp T_3.19;
T_3.18 ;
    %mov 8, 2, 8;
T_3.19 ;
; Save base=8 wid=8 in lookaside.
    %set/v v0x1cc7940_0, 8, 8;
    %jmp T_3.13;
T_3.13 ;
    %set/v v0x1cc80c0_0, 0, 1;
    %end;
S_0x1cc73f0 .scope task, "t_read_then_write_32bits" "t_read_then_write_32bits" 9 218, 9 218, S_0x1cc6670;
 .timescale -9 -12;
v0x1cc74e0_0 .var "address1", 11 0;
v0x1cc75a0_0 .var "address2", 11 0;
v0x1cc7640_0 .var "data1", 31 0;
v0x1cc76e0_0 .var "data2", 31 0;
TD_tb.U_AHB_DRIVER.t_read_then_write_32bits ;
    %set/v v0x1cc80c0_0, 1, 1;
    %load/v 8, v0x1cc74e0_0, 12;
    %set/v v0x1cc7c30_0, 8, 12;
    %set/v v0x1cc83f0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1cc8250_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0x1cc81b0_0, 8, 3;
    %set/v v0x1cc7e60_0, 1, 1;
    %wait E_0x1cc6f50;
    %delay 5000, 0;
    %load/v 8, v0x1cc75a0_0, 12;
    %set/v v0x1cc7c30_0, 8, 12;
    %movi 8, 2, 2;
    %set/v v0x1cc8250_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0x1cc81b0_0, 8, 3;
    %set/v v0x1cc7e60_0, 1, 1;
    %set/v v0x1cc83f0_0, 1, 1;
T_4.20 ;
    %load/v 8, v0x1cc7ee0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_4.21, 8;
    %wait E_0x1cc6f50;
    %jmp T_4.20;
T_4.21 ;
    %load/v 8, v0x1cc7dc0_0, 32;
    %set/v v0x1cc7640_0, 8, 32;
    %load/v 8, v0x1cc76e0_0, 32;
    %set/v v0x1cc8350_0, 8, 32;
    %set/v v0x1cc83f0_0, 0, 1;
T_4.22 ;
    %load/v 8, v0x1cc7ee0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_4.23, 8;
    %wait E_0x1cc6f50;
    %jmp T_4.22;
T_4.23 ;
    %delay 5000, 0;
    %set/v v0x1cc80c0_0, 0, 1;
    %end;
S_0x1cc71a0 .scope task, "t_write32bits_non_seq" "t_write32bits_non_seq" 9 139, 9 139, S_0x1cc6670;
 .timescale -9 -12;
v0x1cc7290_0 .var "address", 11 0;
v0x1cc7350_0 .var "data", 31 0;
TD_tb.U_AHB_DRIVER.t_write32bits_non_seq ;
    %set/v v0x1cc80c0_0, 1, 1;
    %load/v 8, v0x1cc7290_0, 12;
    %set/v v0x1cc7c30_0, 8, 12;
    %set/v v0x1cc83f0_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x1cc8250_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0x1cc81b0_0, 8, 3;
    %set/v v0x1cc7e60_0, 1, 1;
    %wait E_0x1cc6f50;
    %delay 5000, 0;
    %load/v 8, v0x1cc7350_0, 32;
    %set/v v0x1cc8350_0, 8, 32;
    %set/v v0x1cc83f0_0, 0, 1;
T_5.24 ;
    %load/v 8, v0x1cc7ee0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_5.25, 8;
    %wait E_0x1cc6f50;
    %jmp T_5.24;
T_5.25 ;
    %delay 5000, 0;
    %set/v v0x1cc80c0_0, 0, 1;
    %end;
S_0x1cc6e60 .scope task, "t_write8bits_non_seq" "t_write8bits_non_seq" 9 168, 9 168, S_0x1cc6670;
 .timescale -9 -12;
v0x1cc6fa0_0 .var "address", 11 0;
v0x1cc7060_0 .var "data", 7 0;
v0x1cc7100_0 .var "word_to_be_written", 31 0;
E_0x1cc6f50 .event posedge, v0x1cc60c0_0;
TD_tb.U_AHB_DRIVER.t_write8bits_non_seq ;
    %set/v v0x1cc80c0_0, 1, 1;
    %load/v 8, v0x1cc6fa0_0, 12;
    %set/v v0x1cc7c30_0, 8, 12;
    %set/v v0x1cc83f0_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x1cc8250_0, 8, 2;
    %set/v v0x1cc81b0_0, 0, 3;
    %set/v v0x1cc7e60_0, 1, 1;
    %wait E_0x1cc6f50;
    %delay 5000, 0;
    %load/v 8, v0x1cc7c30_0, 2; Only need 2 of 12 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_6.26, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_6.27, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_6.28, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_6.29, 6;
    %jmp T_6.31;
T_6.26 ;
    %load/v 8, v0x1cc7060_0, 8;
    %mov 16, 0, 24;
    %set/v v0x1cc7100_0, 8, 32;
    %jmp T_6.31;
T_6.27 ;
    %mov 8, 0, 8;
    %load/v 16, v0x1cc7060_0, 8;
    %mov 24, 0, 16;
    %set/v v0x1cc7100_0, 8, 32;
    %jmp T_6.31;
T_6.28 ;
    %mov 8, 0, 16;
    %load/v 24, v0x1cc7060_0, 8;
    %mov 32, 0, 8;
    %set/v v0x1cc7100_0, 8, 32;
    %jmp T_6.31;
T_6.29 ;
    %mov 8, 0, 24;
    %load/v 32, v0x1cc7060_0, 8;
    %set/v v0x1cc7100_0, 8, 32;
    %jmp T_6.31;
T_6.31 ;
    %load/v 8, v0x1cc7100_0, 32;
    %set/v v0x1cc8350_0, 8, 32;
    %set/v v0x1cc83f0_0, 0, 1;
T_6.32 ;
    %load/v 8, v0x1cc7ee0_0, 1;
    %inv 8, 1;
    %jmp/0xz T_6.33, 8;
    %wait E_0x1cc6f50;
    %jmp T_6.32;
T_6.33 ;
    %delay 5000, 0;
    %set/v v0x1cc80c0_0, 0, 1;
    %end;
S_0x1cc6410 .scope module, "U_CLK_GEN" "clock_gen" 3 76, 10 33, S_0x1c9c280;
 .timescale -9 -12;
P_0x1cc6508 .param/l "period" 10 37, +C4<01100100>;
v0x1cc65d0_0 .var "clk", 0 0;
S_0x1cc5f90 .scope module, "U_RESET_GEN" "reset_generator" 3 84, 11 4, S_0x1c9c280;
 .timescale -9 -12;
v0x1cc60c0_0 .alias "clk", 0 0, v0x1ccda30_0;
v0x1cc6180_0 .net "rst_async", 0 0, v0x1ccdab0_0; 1 drivers
v0x1cc6220_0 .var "rst_async_m", 0 0;
v0x1cc62c0_0 .var "rst_async_r", 0 0;
v0x1cc6370_0 .alias "rst_n", 0 0, v0x1ccdb30_0;
E_0x1cc5d40 .event negedge, v0x1cc6180_0, v0x1cc60c0_0;
    .scope S_0x1c9d750;
T_7 ;
    %wait E_0x1ca6140;
    %load/v 8, v0x1cc5e10_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x1cc5ef0_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x1cc5cc0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1cae320, 0, 8;
t_0 ;
    %load/v 8, v0x1cc5cc0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 T_7.4, 4;
    %ix/get/s 0, 0, 2;
T_7.4 ;
    %load/avx.p 8, v0x1cae320, 0;
    %load/avx.p 9, v0x1cae320, 0;
    %load/avx.p 10, v0x1cae320, 0;
    %load/avx.p 11, v0x1cae320, 0;
    %load/avx.p 12, v0x1cae320, 0;
    %load/avx.p 13, v0x1cae320, 0;
    %load/avx.p 14, v0x1cae320, 0;
    %load/avx.p 15, v0x1cae320, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1c9d750;
T_8 ;
    %wait E_0x1ca6140;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 8, v0x1cc5e10_0, 1;
    %jmp T_8.1;
T_8.0 ;
    %mov 8, 2, 1;
T_8.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.2, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.4, 4;
    %load/x1p 8, v0x1cc5ef0_0, 1;
    %jmp T_8.5;
T_8.4 ;
    %mov 8, 2, 1;
T_8.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.6, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.8, 4;
    %load/x1p 8, v0x1cc5cc0_0, 8;
    %jmp T_8.9;
T_8.8 ;
    %mov 8, 2, 8;
T_8.9 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x1cae320, 0, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.10, 4;
    %load/x1p 8, v0x1cc5cc0_0, 8;
    %jmp T_8.11;
T_8.10 ;
    %mov 8, 2, 8;
T_8.11 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
    %jmp T_8.7;
T_8.6 ;
    %movi 8, 8, 5;
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 T_8.12, 4;
    %ix/get/s 0, 8, 5;
T_8.12 ;
    %load/avx.p 8, v0x1cae320, 0;
    %load/avx.p 9, v0x1cae320, 0;
    %load/avx.p 10, v0x1cae320, 0;
    %load/avx.p 11, v0x1cae320, 0;
    %load/avx.p 12, v0x1cae320, 0;
    %load/avx.p 13, v0x1cae320, 0;
    %load/avx.p 14, v0x1cae320, 0;
    %load/avx.p 15, v0x1cae320, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
T_8.7 ;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1c9d750;
T_9 ;
    %wait E_0x1ca6140;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0x1cc5e10_0, 1;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 1;
T_9.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_9.2, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.4, 4;
    %load/x1p 8, v0x1cc5ef0_0, 1;
    %jmp T_9.5;
T_9.4 ;
    %mov 8, 2, 1;
T_9.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_9.6, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.8, 4;
    %load/x1p 8, v0x1cc5cc0_0, 8;
    %jmp T_9.9;
T_9.8 ;
    %mov 8, 2, 8;
T_9.9 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 16, 0; part off
    %assign/av v0x1cae320, 0, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.10, 4;
    %load/x1p 8, v0x1cc5cc0_0, 8;
    %jmp T_9.11;
T_9.10 ;
    %mov 8, 2, 8;
T_9.11 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %movi 8, 16, 6;
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 T_9.12, 4;
    %ix/get/s 0, 8, 6;
T_9.12 ;
    %load/avx.p 8, v0x1cae320, 0;
    %load/avx.p 9, v0x1cae320, 0;
    %load/avx.p 10, v0x1cae320, 0;
    %load/avx.p 11, v0x1cae320, 0;
    %load/avx.p 12, v0x1cae320, 0;
    %load/avx.p 13, v0x1cae320, 0;
    %load/avx.p 14, v0x1cae320, 0;
    %load/avx.p 15, v0x1cae320, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
T_9.7 ;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1c9d750;
T_10 ;
    %wait E_0x1ca6140;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.0, 4;
    %load/x1p 8, v0x1cc5e10_0, 1;
    %jmp T_10.1;
T_10.0 ;
    %mov 8, 2, 1;
T_10.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_10.2, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %load/x1p 8, v0x1cc5ef0_0, 1;
    %jmp T_10.5;
T_10.4 ;
    %mov 8, 2, 1;
T_10.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_10.6, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.8, 4;
    %load/x1p 8, v0x1cc5cc0_0, 8;
    %jmp T_10.9;
T_10.8 ;
    %mov 8, 2, 8;
T_10.9 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 24, 0; part off
    %assign/av v0x1cae320, 0, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.10, 4;
    %load/x1p 8, v0x1cc5cc0_0, 8;
    %jmp T_10.11;
T_10.10 ;
    %mov 8, 2, 8;
T_10.11 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 24, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
    %jmp T_10.7;
T_10.6 ;
    %movi 8, 24, 6;
    %ix/getv 3, v0x1ca8990_0;
    %jmp/1 T_10.12, 4;
    %ix/get/s 0, 8, 6;
T_10.12 ;
    %load/avx.p 8, v0x1cae320, 0;
    %load/avx.p 9, v0x1cae320, 0;
    %load/avx.p 10, v0x1cae320, 0;
    %load/avx.p 11, v0x1cae320, 0;
    %load/avx.p 12, v0x1cae320, 0;
    %load/avx.p 13, v0x1cae320, 0;
    %load/avx.p 14, v0x1cae320, 0;
    %load/avx.p 15, v0x1cae320, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 24, 0;
    %assign/v0/x1 v0x1cc5d70_0, 0, 8;
T_10.7 ;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1cca030;
T_11 ;
    %wait E_0x1ccaa40;
    %set/v v0x1ccc1a0_0, 0, 1;
    %set/v v0x1ccc000_0, 0, 1;
    %set/v v0x1ccbae0_0, 0, 1;
    %set/v v0x1ccbd90_0, 0, 1;
    %load/v 8, v0x1ccb0e0_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %set/v v0x1ccc1a0_0, 1, 1;
    %jmp T_11.4;
T_11.1 ;
    %set/v v0x1ccc000_0, 1, 1;
    %jmp T_11.4;
T_11.2 ;
    %set/v v0x1ccbae0_0, 1, 1;
    %jmp T_11.4;
T_11.3 ;
    %set/v v0x1ccbd90_0, 1, 1;
    %jmp T_11.4;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1cca030;
T_12 ;
    %wait E_0x1cca9f0;
    %set/v v0x1ccbd10_0, 1, 4;
    %load/v 8, v0x1ccbf80_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x1ccb030_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_12.4, 6;
    %set/v v0x1ccbd10_0, 1, 4;
    %jmp T_12.6;
T_12.2 ;
    %load/v 8, v0x1ccaa90_0, 2; Only need 2 of 12 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.9, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_12.10, 6;
    %jmp T_12.12;
T_12.7 ;
    %movi 8, 1, 4;
    %set/v v0x1ccbd10_0, 8, 4;
    %jmp T_12.12;
T_12.8 ;
    %movi 8, 2, 4;
    %set/v v0x1ccbd10_0, 8, 4;
    %jmp T_12.12;
T_12.9 ;
    %movi 8, 4, 4;
    %set/v v0x1ccbd10_0, 8, 4;
    %jmp T_12.12;
T_12.10 ;
    %movi 8, 8, 4;
    %set/v v0x1ccbd10_0, 8, 4;
    %jmp T_12.12;
T_12.12 ;
    %jmp T_12.6;
T_12.3 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.16, 4;
    %load/x1p 8, v0x1ccaa90_0, 1;
    %jmp T_12.17;
T_12.16 ;
    %mov 8, 2, 1;
T_12.17 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_12.13, 8;
    %movi 9, 12, 4;
    %jmp/1  T_12.15, 8;
T_12.13 ; End of true expr.
    %movi 13, 3, 4;
    %jmp/0  T_12.14, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_12.15;
T_12.14 ;
    %mov 9, 13, 4; Return false value
T_12.15 ;
    %set/v v0x1ccbd10_0, 9, 4;
    %jmp T_12.6;
T_12.4 ;
    %set/v v0x1ccbd10_0, 1, 4;
    %jmp T_12.6;
T_12.6 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1cca030;
T_13 ;
    %wait E_0x1cc8a40;
    %load/v 8, v0x1ccae20_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ccbc30_0, 0, 0;
    %ix/load 0, 12, 0;
    %assign/v0 v0x1ccbe80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ccc0a0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1ccac90_0, 1;
    %load/v 9, v0x1ccad70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x1ccbd10_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ccbc30_0, 0, 8;
    %load/v 8, v0x1ccc3d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ccc0a0_0, 0, 8;
    %load/v 8, v0x1ccaa90_0, 12;
    %ix/load 0, 12, 0;
    %assign/v0 v0x1ccbe80_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1cca030;
T_14 ;
    %wait E_0x1cc8a40;
    %load/v 8, v0x1ccae20_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ccad70_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1ccc0a0_0, 1;
    %load/v 9, v0x1ccbf00_0, 1;
    %and 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ccad70_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1cc99c0;
T_15 ;
    %wait E_0x1cc6f50;
    %load/v 8, v0x1cc9eb0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x1cc9f90_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1cc9d90_0, 8;
    %ix/getv 3, v0x1cc9c70_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1cc9bf0, 0, 8;
t_4 ;
    %load/v 8, v0x1cc9d90_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc9e10_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %ix/getv 3, v0x1cc9c70_0;
    %load/av 8, v0x1cc9bf0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc9e10_0, 0, 8;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1cc9350;
T_16 ;
    %wait E_0x1cc6f50;
    %load/v 8, v0x1cc9840_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x1cc9920_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1cc9720_0, 8;
    %ix/getv 3, v0x1cc9600_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1cc9580, 0, 8;
t_5 ;
    %load/v 8, v0x1cc9720_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc97a0_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %ix/getv 3, v0x1cc9600_0;
    %load/av 8, v0x1cc9580, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc97a0_0, 0, 8;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1cc8c90;
T_17 ;
    %wait E_0x1cc6f50;
    %load/v 8, v0x1cc91f0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x1cc92b0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x1cc90f0_0, 8;
    %ix/getv 3, v0x1cc8f40_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1cc8ec0, 0, 8;
t_6 ;
    %load/v 8, v0x1cc90f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc9170_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %ix/getv 3, v0x1cc8f40_0;
    %load/av 8, v0x1cc8ec0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc9170_0, 0, 8;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1cc8670;
T_18 ;
    %wait E_0x1cc6f50;
    %load/v 8, v0x1cc8b10_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x1cc8bf0_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1cc89c0_0, 8;
    %ix/getv 3, v0x1cc88a0_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1cc8820, 0, 8;
t_7 ;
    %load/v 8, v0x1cc89c0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc8a70_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %ix/getv 3, v0x1cc88a0_0;
    %load/av 8, v0x1cc8820, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1cc8a70_0, 0, 8;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1cc6410;
T_19 ;
    %delay 50000, 0;
    %load/v 8, v0x1cc65d0_0, 1;
    %inv 8, 1;
    %set/v v0x1cc65d0_0, 8, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1cc6410;
T_20 ;
    %set/v v0x1cc65d0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1cc5f90;
T_21 ;
    %wait E_0x1cc5d40;
    %load/v 8, v0x1cc6180_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1cc6220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1cc62c0_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1cc6220_0, 0, 1;
    %load/v 8, v0x1cc6220_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1cc62c0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1c9c280;
T_22 ;
    %vpi_call 3 99 "$dumpfile", "tb.vcd";
    %vpi_call 3 100 "$dumpvars", 1'sb0, S_0x1c9c280;
    %end;
    .thread T_22;
    .scope S_0x1c9c280;
T_23 ;
    %set/v v0x1ccdab0_0, 0, 1;
    %delay 100000, 0;
    %set/v v0x1ccdab0_0, 1, 1;
    %wait E_0x1cc6f50;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc7290_0, 8, 12;
    %movi 8, 3405691582, 32;
    %set/v v0x1cc7350_0, 8, 32;
    %fork TD_tb.U_AHB_DRIVER.t_write32bits_non_seq, S_0x1cc71a0;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 20, 12;
    %set/v v0x1cc7290_0, 8, 12;
    %movi 8, 305419896, 32;
    %set/v v0x1cc7350_0, 8, 32;
    %fork TD_tb.U_AHB_DRIVER.t_write32bits_non_seq, S_0x1cc71a0;
    %join;
    %wait E_0x1cc6f50;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc7ad0_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read32bits_non_seq, S_0x1cc79e0;
    %join;
    %load/v 8, v0x1cc7b90_0, 32;
    %set/v v0x1ccdc40_0, 8, 32;
    %load/v 8, v0x1ccdc40_0, 32;
    %set/v v0x1ccd460_0, 8, 32;
    %movi 8, 3405691582, 32;
    %set/v v0x1ccd3e0_0, 8, 32;
    %fork TD_tb.check_32bits, S_0x1ccd2f0;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 20, 12;
    %set/v v0x1cc7ad0_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read32bits_non_seq, S_0x1cc79e0;
    %join;
    %load/v 8, v0x1cc7b90_0, 32;
    %set/v v0x1ccdc40_0, 8, 32;
    %load/v 8, v0x1ccdc40_0, 32;
    %set/v v0x1ccd460_0, 8, 32;
    %movi 8, 305419896, 32;
    %set/v v0x1ccd3e0_0, 8, 32;
    %fork TD_tb.check_32bits, S_0x1ccd2f0;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc6fa0_0, 8, 12;
    %movi 8, 85, 8;
    %set/v v0x1cc7060_0, 8, 8;
    %fork TD_tb.U_AHB_DRIVER.t_write8bits_non_seq, S_0x1cc6e60;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc7ad0_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read32bits_non_seq, S_0x1cc79e0;
    %join;
    %load/v 8, v0x1cc7b90_0, 32;
    %set/v v0x1ccdc40_0, 8, 32;
    %load/v 8, v0x1ccdc40_0, 32;
    %set/v v0x1ccd460_0, 8, 32;
    %movi 8, 3405691477, 32;
    %set/v v0x1ccd3e0_0, 8, 32;
    %fork TD_tb.check_32bits, S_0x1ccd2f0;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 17, 12;
    %set/v v0x1cc6fa0_0, 8, 12;
    %movi 8, 170, 8;
    %set/v v0x1cc7060_0, 8, 8;
    %fork TD_tb.U_AHB_DRIVER.t_write8bits_non_seq, S_0x1cc6e60;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 18, 12;
    %set/v v0x1cc6fa0_0, 8, 12;
    %movi 8, 187, 8;
    %set/v v0x1cc7060_0, 8, 8;
    %fork TD_tb.U_AHB_DRIVER.t_write8bits_non_seq, S_0x1cc6e60;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 19, 12;
    %set/v v0x1cc6fa0_0, 8, 12;
    %movi 8, 204, 8;
    %set/v v0x1cc7060_0, 8, 8;
    %fork TD_tb.U_AHB_DRIVER.t_write8bits_non_seq, S_0x1cc6e60;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc7ad0_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read32bits_non_seq, S_0x1cc79e0;
    %join;
    %load/v 8, v0x1cc7b90_0, 32;
    %set/v v0x1ccdc40_0, 8, 32;
    %load/v 8, v0x1ccdc40_0, 32;
    %set/v v0x1ccd460_0, 8, 32;
    %movi 8, 3434850901, 32;
    %set/v v0x1ccd3e0_0, 8, 32;
    %fork TD_tb.check_32bits, S_0x1ccd2f0;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc7880_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read8bits_non_seq, S_0x1cc7790;
    %join;
    %load/v 8, v0x1cc7940_0, 8;
    %set/v v0x1ccdd40_0, 8, 8;
    %load/v 8, v0x1ccdd40_0, 8;
    %set/v v0x1ccd270_0, 8, 8;
    %movi 8, 85, 8;
    %set/v v0x1ccd1f0_0, 8, 8;
    %fork TD_tb.check_8bits, S_0x1ccd100;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 17, 12;
    %set/v v0x1cc7880_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read8bits_non_seq, S_0x1cc7790;
    %join;
    %load/v 8, v0x1cc7940_0, 8;
    %set/v v0x1ccdd40_0, 8, 8;
    %load/v 8, v0x1ccdd40_0, 8;
    %set/v v0x1ccd270_0, 8, 8;
    %movi 8, 170, 8;
    %set/v v0x1ccd1f0_0, 8, 8;
    %fork TD_tb.check_8bits, S_0x1ccd100;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 18, 12;
    %set/v v0x1cc7880_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read8bits_non_seq, S_0x1cc7790;
    %join;
    %load/v 8, v0x1cc7940_0, 8;
    %set/v v0x1ccdd40_0, 8, 8;
    %load/v 8, v0x1ccdd40_0, 8;
    %set/v v0x1ccd270_0, 8, 8;
    %movi 8, 187, 8;
    %set/v v0x1ccd1f0_0, 8, 8;
    %fork TD_tb.check_8bits, S_0x1ccd100;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 19, 12;
    %set/v v0x1cc7880_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read8bits_non_seq, S_0x1cc7790;
    %join;
    %load/v 8, v0x1cc7940_0, 8;
    %set/v v0x1ccdd40_0, 8, 8;
    %load/v 8, v0x1ccdd40_0, 8;
    %set/v v0x1ccd270_0, 8, 8;
    %movi 8, 204, 8;
    %set/v v0x1ccd1f0_0, 8, 8;
    %fork TD_tb.check_8bits, S_0x1ccd100;
    %join;
    %wait E_0x1cc6f50;
    %delay 3000, 0;
    %movi 8, 16, 12;
    %set/v v0x1cc74e0_0, 8, 12;
    %movi 8, 20, 12;
    %set/v v0x1cc75a0_0, 8, 12;
    %movi 8, 3735928559, 32;
    %set/v v0x1cc76e0_0, 8, 32;
    %fork TD_tb.U_AHB_DRIVER.t_read_then_write_32bits, S_0x1cc73f0;
    %join;
    %load/v 8, v0x1cc7640_0, 32;
    %set/v v0x1ccdc40_0, 8, 32;
    %load/v 8, v0x1ccdc40_0, 32;
    %set/v v0x1ccd460_0, 8, 32;
    %movi 8, 3434850901, 32;
    %set/v v0x1ccd3e0_0, 8, 32;
    %fork TD_tb.check_32bits, S_0x1ccd2f0;
    %join;
    %movi 8, 20, 12;
    %set/v v0x1cc7ad0_0, 8, 12;
    %fork TD_tb.U_AHB_DRIVER.t_read32bits_non_seq, S_0x1cc79e0;
    %join;
    %load/v 8, v0x1cc7b90_0, 32;
    %set/v v0x1ccdc40_0, 8, 32;
    %load/v 8, v0x1ccdc40_0, 32;
    %set/v v0x1ccd460_0, 8, 32;
    %movi 8, 305419896, 32;
    %set/v v0x1ccd3e0_0, 8, 32;
    %fork TD_tb.check_32bits, S_0x1ccd2f0;
    %join;
    %wait E_0x1cc6f50;
    %delay 1000000, 0;
    %vpi_call 3 182 "$display", "-I- Done !";
    %vpi_call 3 183 "$finish";
    %end;
    .thread T_23;
    .scope S_0x1c9c280;
T_24 ;
    %delay 100000000, 0;
    %vpi_call 3 189 "$display", "-E- Error (watchdog) !";
    %vpi_call 3 190 "$finish";
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "sync_ram_wf_x32.v";
    "tb.v";
    "./useful_tasks.v";
    "chip.v";
    "../rtl/verilog/ahb_to_ssram.v";
    "../../common/include/ahb_params.v";
    "sync_ram_wf.v";
    "ahb_driver.v";
    "clock_gen.v";
    "reset_generator.v";
