{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605745470238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605745470238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 02:24:30 2020 " "Processing started: Thu Nov 19 02:24:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605745470238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745470238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mapper -c mapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off mapper -c mapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745470238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605745470448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605745470448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_hub.v 1 1 " "Found 1 design units, including 1 entities, in source file map_hub.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_hub " "Found entity 1: map_hub" {  } { { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_fmv.v 3 3 " "Found 3 design units, including 3 entities, in source file map_fmv.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_fmv " "Found entity 1: map_fmv" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474730 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcm_fifo " "Found entity 2: pcm_fifo" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474730 ""} { "Info" "ISGN_ENTITY_NAME" "3 dac_cs4344 " "Found entity 3: dac_cs4344" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474730 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(178) " "Verilog HDL Module Instantiation warning at top.v(178): ignored dangling comma in List of Port Connections" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 178 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605745474733 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(207) " "Verilog HDL Module Instantiation warning at top.v(207): ignored dangling comma in List of Port Connections" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605745474734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/pi.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi_interface " "Found entity 1: pi_interface" {  } { { "../base/pi.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/map_os.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/map_os.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_sys_smd " "Found entity 1: map_sys_smd" {  } { { "../base/map_os.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_os.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/map_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/map_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_dma " "Found entity 1: map_dma" {  } { { "../base/map_dma.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_dma.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474745 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do base_io.v(158) " "Verilog HDL Declaration warning at base_io.v(158): \"do\" is SystemVerilog-2005 keyword" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 158 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1605745474749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "base_io.v(306) " "Verilog HDL information at base_io.v(306): always construct contains both blocking and non-blocking assignments" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 306 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605745474749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/base_io.v 9 9 " "Found 9 design units, including 9 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/base_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_io " "Found entity 1: base_io" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo " "Found entity 2: fifo" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_edge " "Found entity 3: sync_edge" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_dp8 " "Found entity 4: ram_dp8" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_dp16 " "Found entity 5: ram_dp16" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "6 rst_ctrl " "Found entity 6: rst_ctrl" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "7 mem_16_to_8 " "Found entity 7: mem_16_to_8" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "8 mkey_ctrl " "Found entity 8: mkey_ctrl" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""} { "Info" "ISGN_ENTITY_NAME" "9 bus_ctrl " "Found entity 9: bus_ctrl" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745474750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745474750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605745474785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474788 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_msk sys_cfg.v(5) " "Verilog HDL or VHDL warning at sys_cfg.v(5): object \"rom_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brm_msk sys_cfg.v(6) " "Verilog HDL or VHDL warning at sys_cfg.v(6): object \"brm_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gp_ck top.v(64) " "Verilog HDL or VHDL warning at top.v(64): object \"gp_ck\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gp_i top.v(65) " "Verilog HDL or VHDL warning at top.v(65): object \"gp_i\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_off top.v(66) " "Verilog HDL or VHDL warning at top.v(66): object \"mask_off\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_out top.v(68) " "Verilog HDL or VHDL warning at top.v(68): object \"dbg_out\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sst_act_smd top.v(249) " "Verilog HDL warning at top.v(249): object sst_act_smd used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sst_act_sms top.v(249) " "Verilog HDL warning at top.v(249): object sst_act_sms used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pi_din_sst top.v(250) " "Verilog HDL warning at top.v(250): object pi_din_sst used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 250 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "map_sys_sms top.v(251) " "Verilog HDL warning at top.v(251): object map_sys_sms used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cheats_do top.v(289) " "Verilog HDL warning at top.v(289): object cheats_do used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 289 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cheats_on top.v(291) " "Verilog HDL or VHDL warning at top.v(291): object \"cheats_on\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(93) " "Verilog HDL assignment warning at top.v(93): truncated value with size 32 to match size of target (1)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 18 top.v(119) " "Verilog HDL assignment warning at top.v(119): truncated value with size 22 to match size of target (18)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 18 top.v(127) " "Verilog HDL assignment warning at top.v(127): truncated value with size 22 to match size of target (18)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(142) " "Verilog HDL assignment warning at top.v(142): truncated value with size 32 to match size of target (1)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "277 225 top.v(146) " "Verilog HDL assignment warning at top.v(146): truncated value with size 277 to match size of target (225)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pi_din_sst 0 top.v(250) " "Net \"pi_din_sst\" at top.v(250) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 250 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[230..226\] 0 top.v(251) " "Net \"map_sys_sms\[230..226\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[220..216\] 0 top.v(251) " "Net \"map_sys_sms\[220..216\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[214..208\] 0 top.v(251) " "Net \"map_sys_sms\[214..208\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474789 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[206..200\] 0 top.v(251) " "Net \"map_sys_sms\[206..200\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[191..189\] 0 top.v(251) " "Net \"map_sys_sms\[191..189\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[184..167\] 0 top.v(251) " "Net \"map_sys_sms\[184..167\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[165..147\] 0 top.v(251) " "Net \"map_sys_sms\[165..147\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[142..125\] 0 top.v(251) " "Net \"map_sys_sms\[142..125\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[123..83\] 0 top.v(251) " "Net \"map_sys_sms\[123..83\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[81..41\] 0 top.v(251) " "Net \"map_sys_sms\[81..41\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[39..0\] 0 top.v(251) " "Net \"map_sys_sms\[39..0\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cheats_do 0 top.v(289) " "Net \"cheats_do\" at top.v(289) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 289 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sst_act_smd 0 top.v(249) " "Net \"sst_act_smd\" at top.v(249) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sst_act_sms 0 top.v(249) " "Net \"sst_act_sms\" at top.v(249) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cheats_oe 0 top.v(290) " "Net \"cheats_oe\" at top.v(290) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_v top.v(44) " "Output port \"clk_v\" at top.v(44) has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_ctrl bus_ctrl:bus_ctrl_inst " "Elaborating entity \"bus_ctrl\" for hierarchy \"bus_ctrl:bus_ctrl_inst\"" {  } { { "../base/top.v" "bus_ctrl_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 base_io.v(420) " "Verilog HDL assignment warning at base_io.v(420): truncated value with size 32 to match size of target (1)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474791 "|top|bus_ctrl:bus_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_sys_smd map_sys_smd:sys_inst_smd " "Elaborating entity \"map_sys_smd\" for hierarchy \"map_sys_smd:sys_inst_smd\"" {  } { { "../base/top.v" "sys_inst_smd" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474792 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"map_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_bus map_in.v(3) " "Verilog HDL or VHDL warning at map_in.v(3): object \"pi_bus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_ck mapio.v(6) " "Verilog HDL warning at mapio.v(6): object gp_ck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_dir mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_dir used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_i mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_i used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_o mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_o used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_rst mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_rst used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_sync mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_sync used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_g mapio.v(9) " "Verilog HDL warning at mapio.v(9): object led_g used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart mapio.v(9) " "Verilog HDL warning at mapio.v(9): object cart used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x32_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object x32_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sms_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object sms_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pi_din_map mapio.v(11) " "Verilog HDL warning at mapio.v(11): object pi_din_map used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dbg_out mapio.v(12) " "Verilog HDL warning at mapio.v(12): object dbg_out used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_os.v(51) " "Verilog HDL assignment warning at map_os.v(51): truncated value with size 32 to match size of target (16)" {  } { { "../base/map_os.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_os.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_addr\[0\] 0 mdbus.v(5) " "Net \"cpu_addr\[0\]\" at mdbus.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_dir 0 mapio.v(7) " "Net \"gp_dir\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_i 0 mapio.v(7) " "Net \"gp_i\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_o 0 mapio.v(7) " "Net \"gp_o\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pi_din_map 0 mapio.v(11) " "Net \"pi_din_map\" at mapio.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dbg_out 0 mapio.v(12) " "Net \"dbg_out\" at mapio.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[0\] 0 mapio.v(14) " "Net \"mem_di\[0\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[2..3\] 0 mapio.v(14) " "Net \"mem_di\[2..3\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[0\] 0 mapio.v(15) " "Net \"mem_addr\[0\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474793 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[2..3\] 0 mapio.v(15) " "Net \"mem_addr\[2..3\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[0\] 0 mapio.v(16) " "Net \"mem_oe\[0\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[2..3\] 0 mapio.v(16) " "Net \"mem_oe\[2..3\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[0\] 0 mapio.v(17) " "Net \"mem_we_lo\[0\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[2..3\] 0 mapio.v(17) " "Net \"mem_we_lo\[2..3\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[0\] 0 mapio.v(18) " "Net \"mem_we_hi\[0\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[2..3\] 0 mapio.v(18) " "Net \"mem_we_hi\[2..3\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_ck 0 mapio.v(6) " "Net \"gp_ck\" at mapio.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_rst 0 mapio.v(9) " "Net \"mcu_rst\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_sync 0 mapio.v(9) " "Net \"mcu_sync\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_mode 0 mapio.v(9) " "Net \"mcu_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_g 0 mapio.v(9) " "Net \"led_g\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart 0 mapio.v(9) " "Net \"cart\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x32_mode 0 mapio.v(9) " "Net \"x32_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sms_mode 0 mapio.v(9) " "Net \"sms_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474794 "|top|map_sys_smd:sys_inst_smd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_dma map_dma:dma_inst " "Elaborating entity \"map_dma\" for hierarchy \"map_dma:dma_inst\"" {  } { { "../base/top.v" "dma_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_data mdbus.v(4) " "Verilog HDL or VHDL warning at mdbus.v(4): object \"cpu_data\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_addr mdbus.v(5) " "Verilog HDL or VHDL warning at mdbus.v(5): object \"cpu_addr\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"map_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sys_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_ck mapio.v(6) " "Verilog HDL warning at mapio.v(6): object gp_ck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_dir mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_dir used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_i mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_i used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_o mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_o used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_sdin mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_sdin used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_sclk mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_sclk used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_lrck mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_lrck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_mclk mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_mclk used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_rst mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_rst used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_sync mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_sync used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_g mapio.v(9) " "Verilog HDL warning at mapio.v(9): object led_g used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "map_oe mapio.v(9) " "Verilog HDL warning at mapio.v(9): object map_oe used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474796 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart mapio.v(9) " "Verilog HDL warning at mapio.v(9): object cart used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x32_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object x32_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sms_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object sms_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "map_do mapio.v(10) " "Verilog HDL warning at mapio.v(10): object map_do used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dbg_out mapio.v(12) " "Verilog HDL warning at mapio.v(12): object dbg_out used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gmode sys_cfg.v(43) " "Verilog HDL or VHDL warning at sys_cfg.v(43): object \"ctrl_gmode\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_dir 0 mapio.v(7) " "Net \"gp_dir\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_i 0 mapio.v(7) " "Net \"gp_i\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_o 0 mapio.v(7) " "Net \"gp_o\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_do 0 mapio.v(10) " "Net \"map_do\" at mapio.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dbg_out 0 mapio.v(12) " "Net \"dbg_out\" at mapio.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_ck 0 mapio.v(6) " "Net \"gp_ck\" at mapio.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_sdin 0 mapio.v(8) " "Net \"dac_sdin\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_sclk 0 mapio.v(8) " "Net \"dac_sclk\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_lrck 0 mapio.v(8) " "Net \"dac_lrck\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_mclk 0 mapio.v(8) " "Net \"dac_mclk\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_rst 0 mapio.v(9) " "Net \"mcu_rst\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_sync 0 mapio.v(9) " "Net \"mcu_sync\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_mode 0 mapio.v(9) " "Net \"mcu_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_g 0 mapio.v(9) " "Net \"led_g\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_oe 0 mapio.v(9) " "Net \"map_oe\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart 0 mapio.v(9) " "Net \"cart\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x32_mode 0 mapio.v(9) " "Net \"x32_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sms_mode 0 mapio.v(9) " "Net \"sms_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474797 "|top|map_dma:dma_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_hub map_hub:map_hub_inst " "Elaborating entity \"map_hub\" for hierarchy \"map_hub:map_hub_inst\"" {  } { { "../base/top.v" "map_hub_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_msk sys_cfg.v(5) " "Verilog HDL or VHDL warning at sys_cfg.v(5): object \"rom_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brm_msk sys_cfg.v(6) " "Verilog HDL or VHDL warning at sys_cfg.v(6): object \"brm_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gmode sys_cfg.v(43) " "Verilog HDL or VHDL warning at sys_cfg.v(43): object \"ctrl_gmode\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_bus map_in.v(3) " "Verilog HDL or VHDL warning at map_in.v(3): object \"pi_bus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdbus map_in.v(5) " "Verilog HDL or VHDL warning at map_in.v(5): object \"mdbus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474799 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data map_in.v(6) " "Verilog HDL or VHDL warning at map_in.v(6): object \"mem_data\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474800 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474800 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474800 "|top|map_hub:map_hub_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_fmv map_hub:map_hub_inst\|map_fmv:fmv_inst " "Elaborating entity \"map_fmv\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\"" {  } { { "map_hub.v" "fmv_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sys_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_ck mapio.v(6) " "Verilog HDL warning at mapio.v(6): object gp_ck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_dir mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_dir used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_i mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_i used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_rst mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_rst used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_sync mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_sync used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_g mapio.v(9) " "Verilog HDL warning at mapio.v(9): object led_g used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart mapio.v(9) " "Verilog HDL warning at mapio.v(9): object cart used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x32_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object x32_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sms_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object sms_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pi_din_map mapio.v(11) " "Verilog HDL warning at mapio.v(11): object pi_din_map used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dbg_out mapio.v(12) " "Verilog HDL warning at mapio.v(12): object dbg_out used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605745474801 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gmode sys_cfg.v(43) " "Verilog HDL or VHDL warning at sys_cfg.v(43): object \"ctrl_gmode\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_dst_mem pi_bus.v(20) " "Verilog HDL or VHDL warning at pi_bus.v(20): object \"pi_dst_mem\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474802 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_ce map_fmv.v(35) " "Verilog HDL or VHDL warning at map_fmv.v(35): object \"ram_ce\" assigned a value but never read" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474803 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474804 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474804 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 map_fmv.v(76) " "Verilog HDL assignment warning at map_fmv.v(76): truncated value with size 32 to match size of target (2)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474806 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 map_fmv.v(87) " "Verilog HDL assignment warning at map_fmv.v(87): truncated value with size 32 to match size of target (2)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474806 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_addr\[0\] 0 mdbus.v(5) " "Net \"cpu_addr\[0\]\" at mdbus.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_dir 0 mapio.v(7) " "Net \"gp_dir\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_i 0 mapio.v(7) " "Net \"gp_i\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_o\[4..1\] 0 mapio.v(7) " "Net \"gp_o\[4..1\]\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pi_din_map 0 mapio.v(11) " "Net \"pi_din_map\" at mapio.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dbg_out 0 mapio.v(12) " "Net \"dbg_out\" at mapio.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[0..1\] 0 mapio.v(14) " "Net \"mem_di\[0..1\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[3\] 0 mapio.v(14) " "Net \"mem_di\[3\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[0\]\[22..21\] 0 mapio.v(15) " "Net \"mem_addr\[0\]\[22..21\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[2\]\[22..19\] 0 mapio.v(15) " "Net \"mem_addr\[2\]\[22..19\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[1\] 0 mapio.v(15) " "Net \"mem_addr\[1\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[3\] 0 mapio.v(15) " "Net \"mem_addr\[3\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[1\] 0 mapio.v(16) " "Net \"mem_oe\[1\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[3\] 0 mapio.v(16) " "Net \"mem_oe\[3\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[0..1\] 0 mapio.v(17) " "Net \"mem_we_lo\[0..1\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[3\] 0 mapio.v(17) " "Net \"mem_we_lo\[3\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[0..1\] 0 mapio.v(18) " "Net \"mem_we_hi\[0..1\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[3\] 0 mapio.v(18) " "Net \"mem_we_hi\[3\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_ck 0 mapio.v(6) " "Net \"gp_ck\" at mapio.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474808 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_rst 0 mapio.v(9) " "Net \"mcu_rst\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_sync 0 mapio.v(9) " "Net \"mcu_sync\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_mode 0 mapio.v(9) " "Net \"mcu_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_g 0 mapio.v(9) " "Net \"led_g\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart 0 mapio.v(9) " "Net \"cart\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x32_mode 0 mapio.v(9) " "Net \"x32_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sms_mode 0 mapio.v(9) " "Net \"sms_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474809 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcm_fifo map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst " "Elaborating entity \"pcm_fifo\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\"" {  } { { "map_fmv.v" "fifo_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474819 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_cfg map_in.v(4) " "Verilog HDL or VHDL warning at map_in.v(4): object \"sys_cfg\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdbus map_in.v(5) " "Verilog HDL or VHDL warning at map_in.v(5): object \"mdbus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data map_in.v(6) " "Verilog HDL or VHDL warning at map_in.v(6): object \"mem_data\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_dst_mem pi_bus.v(20) " "Verilog HDL or VHDL warning at pi_bus.v(20): object \"pi_dst_mem\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buff_we map_fmv.v(161) " "Verilog HDL or VHDL warning at map_fmv.v(161): object \"buff_we\" assigned a value but never read" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474820 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 map_fmv.v(185) " "Verilog HDL assignment warning at map_fmv.v(185): truncated value with size 32 to match size of target (13)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474822 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 map_fmv.v(194) " "Verilog HDL assignment warning at map_fmv.v(194): truncated value with size 32 to match size of target (13)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474822 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp16 map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst " "Elaborating entity \"ram_dp16\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\"" {  } { { "map_fmv.v" "ram_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_cs4344 map_hub:map_hub_inst\|map_fmv:fmv_inst\|dac_cs4344:dac_inst " "Elaborating entity \"dac_cs4344\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|dac_cs4344:dac_inst\"" {  } { { "map_fmv.v" "dac_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 map_fmv.v(255) " "Verilog HDL assignment warning at map_fmv.v(255): truncated value with size 32 to match size of target (25)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474831 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 map_fmv.v(271) " "Verilog HDL assignment warning at map_fmv.v(271): truncated value with size 32 to match size of target (25)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474831 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_fmv.v(276) " "Verilog HDL assignment warning at map_fmv.v(276): truncated value with size 32 to match size of target (16)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474831 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_fmv.v(282) " "Verilog HDL assignment warning at map_fmv.v(282): truncated value with size 32 to match size of target (16)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474832 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_fmv.v(292) " "Verilog HDL assignment warning at map_fmv.v(292): truncated value with size 32 to match size of target (16)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474832 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_io base_io:base_io_inst " "Elaborating entity \"base_io\" for hierarchy \"base_io:base_io_inst\"" {  } { { "../base/top.v" "base_io_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_dst_mem pi_bus.v(20) " "Verilog HDL or VHDL warning at pi_bus.v(20): object \"pi_dst_mem\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"map_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_msk sys_cfg.v(5) " "Verilog HDL or VHDL warning at sys_cfg.v(5): object \"rom_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brm_msk sys_cfg.v(6) " "Verilog HDL or VHDL warning at sys_cfg.v(6): object \"brm_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474843 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 base_io.v(71) " "Verilog HDL assignment warning at base_io.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 base_io.v(72) " "Verilog HDL assignment warning at base_io.v(72): truncated value with size 32 to match size of target (16)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 "|top|base_io:base_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_edge base_io:base_io_inst\|sync_edge:sync_inst_we " "Elaborating entity \"sync_edge\" for hierarchy \"base_io:base_io_inst\|sync_edge:sync_inst_we\"" {  } { { "../base/base_io.v" "sync_inst_we" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo base_io:base_io_inst\|fifo:fifo_a " "Elaborating entity \"fifo\" for hierarchy \"base_io:base_io_inst\|fifo:fifo_a\"" {  } { { "../base/base_io.v" "fifo_a" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 base_io.v(179) " "Verilog HDL assignment warning at base_io.v(179): truncated value with size 32 to match size of target (11)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474846 "|top|base_io:base_io_inst|fifo:fifo_a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 base_io.v(180) " "Verilog HDL assignment warning at base_io.v(180): truncated value with size 32 to match size of target (11)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474846 "|top|base_io:base_io_inst|fifo:fifo_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp8 base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram " "Elaborating entity \"ram_dp8\" for hierarchy \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\"" {  } { { "../base/base_io.v" "fifo_ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pi_interface pi_interface:pi_inst " "Elaborating entity \"pi_interface\" for hierarchy \"pi_interface:pi_inst\"" {  } { { "../base/top.v" "pi_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pi.v(66) " "Verilog HDL assignment warning at pi.v(66): truncated value with size 32 to match size of target (3)" {  } { { "../base/pi.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474850 "|top|pi_interface:pi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pi.v(77) " "Verilog HDL assignment warning at pi.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../base/pi.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474850 "|top|pi_interface:pi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_ctrl rst_ctrl:rst_inst " "Elaborating entity \"rst_ctrl\" for hierarchy \"rst_ctrl:rst_inst\"" {  } { { "../base/top.v" "rst_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 base_io.v(284) " "Verilog HDL assignment warning at base_io.v(284): truncated value with size 32 to match size of target (1)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474851 "|top|rst_ctrl:rst_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 base_io.v(285) " "Verilog HDL assignment warning at base_io.v(285): truncated value with size 32 to match size of target (1)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474851 "|top|rst_ctrl:rst_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 base_io.v(317) " "Verilog HDL assignment warning at base_io.v(317): truncated value with size 32 to match size of target (23)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474851 "|top|rst_ctrl:rst_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 base_io.v(321) " "Verilog HDL assignment warning at base_io.v(321): truncated value with size 32 to match size of target (3)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605745474851 "|top|rst_ctrl:rst_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkey_ctrl mkey_ctrl:mkey_inst " "Elaborating entity \"mkey_ctrl\" for hierarchy \"mkey_ctrl:mkey_inst\"" {  } { { "../base/top.v" "mkey_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sys_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_addr\[0\] 0 mdbus.v(5) " "Net \"cpu_addr\[0\]\" at mdbus.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605745474852 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "addr_a fifo_ram 11 16 " "Port \"addr_a\" on the entity instantiation of \"fifo_ram\" is connected to a signal of width 11. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "../base/base_io.v" "fifo_ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1605745474902 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "addr_b fifo_ram 11 16 " "Port \"addr_b\" on the entity instantiation of \"fifo_ram\" is connected to a signal of width 11. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "../base/base_io.v" "fifo_ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1605745474902 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram " "RAM logic \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../base/base_io.v" "ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 225 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605745475152 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram " "RAM logic \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../base/base_io.v" "ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 225 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605745475152 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605745475152 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605745475363 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605745475363 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605745475363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745475395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475395 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605745475395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07h1 " "Found entity 1: altsyncram_07h1" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745475428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745475428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745475456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745475456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745475483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745475483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745475494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605745475494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605745475494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9h1 " "Found entity 1: altsyncram_u9h1" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745475533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745475533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605745475564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745475564 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a16 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a17 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a18 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a19 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a20 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a21 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a22 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a23 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a24 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a25 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a26 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a27 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a28 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a29 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a30 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a31 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a32 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a33 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a34 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a35 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a36 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a37 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a38 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a39 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a40 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a41 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a42 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a43 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a44 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a45 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a46 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a47 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a48 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a49 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a50 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a51 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a52 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a53 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a54 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a55 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a56 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a57 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a58 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a59 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a60 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a61 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a62 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a63 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a64 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a65 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a66 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a67 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a68 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a69 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a70 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a71 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a72 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a73 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a74 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a75 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a76 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a77 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a78 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a79 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a80 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a81 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a82 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a83 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a84 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a85 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a86 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a87 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a88 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2509 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a89 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a90 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a91 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a92 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a93 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a94 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a95 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a96 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a97 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a98 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a99 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a100 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a101 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a102 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a103 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a104 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a105 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a106 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a107 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a108 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a109 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a110 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a111 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a112 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a113 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a114 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a115 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a116 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a117 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a118 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a119 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a120 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a121 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a122 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a123 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a124 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a125 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a126 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a127 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475683 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1605745475683 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1605745475683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605745475738 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[0\] " "bidirectional pin \"xbus\[0\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605745475752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[1\] " "bidirectional pin \"xbus\[1\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605745475752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[2\] " "bidirectional pin \"xbus\[2\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605745475752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[3\] " "bidirectional pin \"xbus\[3\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605745475752 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605745475752 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sms\[0\]~synth " "Node \"sms\[0\]~synth\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475979 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1605745475979 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[0\]~synth " "Node \"gpio\[0\]~synth\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745475979 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605745475979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cart GND " "Pin \"cart\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|cart"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_oe GND " "Pin \"dat_oe\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|dat_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcu_mode VCC " "Pin \"mcu_mode\" is stuck at VCC" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|mcu_mode"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcu_sync GND " "Pin \"mcu_sync\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|mcu_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcu_rst GND " "Pin \"mcu_rst\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|mcu_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_g GND " "Pin \"led_g\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|led_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_v GND " "Pin \"clk_v\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605745475979 "|top|clk_v"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605745475979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605745476048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605745476701 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745476705 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745476705 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745476705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.map.smsg " "Generated suppressed messages file E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745476774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605745476858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605745476858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cas " "No output dependent on input pin \"cas\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745476927 "|top|cas"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vclk " "No output dependent on input pin \"vclk\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745476927 "|top|vclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eclk " "No output dependent on input pin \"eclk\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745476927 "|top|eclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpclk " "No output dependent on input pin \"gpclk\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605745476927 "|top|gpclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605745476927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1469 " "Implemented 1469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605745476927 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605745476927 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605745476927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1186 " "Implemented 1186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605745476927 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605745476927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605745476927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 685 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 685 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605745476956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 02:24:36 2020 " "Processing ended: Thu Nov 19 02:24:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605745476956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605745476956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605745476956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605745476956 ""}
