============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Sat Sep 13 16:34:29 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.239179s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (25.1%)

PHY-1001 : Build lut bridge;  0.041751s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 232 feed throughs used by 195 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.926216s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (30.2%)

RUN-1004 : used memory is 630 MB, reserved memory is 598 MB, peak memory is 691 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.494097s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (34.8%)

PHY-1001 : Build lut bridge;  0.044469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 232 feed throughs used by 195 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.380383s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (44.0%)

RUN-1004 : used memory is 645 MB, reserved memory is 613 MB, peak memory is 708 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.654227s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (2.4%)

PHY-1001 : Build lut bridge;  0.045253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 232 feed throughs used by 195 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.762205s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (14.7%)

RUN-1004 : used memory is 559 MB, reserved memory is 619 MB, peak memory is 708 MB
