// Seed: 1265914525
module module_0 (
    output id_0,
    input id_1
    , id_3,
    output reg id_2
);
  always @(posedge id_1 - 1 or posedge id_3 == id_3) begin
    id_2 <= id_1;
  end
  logic id_5;
endmodule
