verilog work "topmod.v"
# verilog work "regcell.v"
vhdl work "regcell.vhd"
