<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::ADC::CFGR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c.html">ADC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html">CFGR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::ADC::CFGR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>configuration register 1  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:adccdb8d9fc445fc04168c8413a8e16f8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#adccdb8d9fc445fc04168c8413a8e16f8">AWDCH</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 26, 5 &gt;</td></tr>
<tr class="memdesc:adccdb8d9fc445fc04168c8413a8e16f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog watchdog channel selection.  <a href="#adccdb8d9fc445fc04168c8413a8e16f8">More...</a><br /></td></tr>
<tr class="separator:adccdb8d9fc445fc04168c8413a8e16f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9828eff57dc4f929839806598363ddb3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a9828eff57dc4f929839806598363ddb3">AWDEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 23, 1 &gt;</td></tr>
<tr class="memdesc:a9828eff57dc4f929839806598363ddb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog watchdog enable.  <a href="#a9828eff57dc4f929839806598363ddb3">More...</a><br /></td></tr>
<tr class="separator:a9828eff57dc4f929839806598363ddb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b6471838c58f73439e8d2dde91eae1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a09b6471838c58f73439e8d2dde91eae1">AWDSGL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 22, 1 &gt;</td></tr>
<tr class="memdesc:a09b6471838c58f73439e8d2dde91eae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the watchdog on a single channel or on all channels.  <a href="#a09b6471838c58f73439e8d2dde91eae1">More...</a><br /></td></tr>
<tr class="separator:a09b6471838c58f73439e8d2dde91eae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632b0d7a20195e1d9ebb2337a238d3b2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a632b0d7a20195e1d9ebb2337a238d3b2">DISCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 16, 1 &gt;</td></tr>
<tr class="memdesc:a632b0d7a20195e1d9ebb2337a238d3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Discontinuous mode.  <a href="#a632b0d7a20195e1d9ebb2337a238d3b2">More...</a><br /></td></tr>
<tr class="separator:a632b0d7a20195e1d9ebb2337a238d3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5f22f1154758f84e46826248bbaa21"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#adf5f22f1154758f84e46826248bbaa21">AUTOFF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 15, 1 &gt;</td></tr>
<tr class="memdesc:adf5f22f1154758f84e46826248bbaa21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-off mode.  <a href="#adf5f22f1154758f84e46826248bbaa21">More...</a><br /></td></tr>
<tr class="separator:adf5f22f1154758f84e46826248bbaa21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9bfe04fee307cc2a751cec02745652"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a6a9bfe04fee307cc2a751cec02745652">AUTDLY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 14, 1 &gt;</td></tr>
<tr class="memdesc:a6a9bfe04fee307cc2a751cec02745652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-delayed conversion mode.  <a href="#a6a9bfe04fee307cc2a751cec02745652">More...</a><br /></td></tr>
<tr class="separator:a6a9bfe04fee307cc2a751cec02745652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118c108358f5ddd3854b909fe7ec1c79"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a118c108358f5ddd3854b909fe7ec1c79">CONT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 13, 1 &gt;</td></tr>
<tr class="memdesc:a118c108358f5ddd3854b909fe7ec1c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single / continuous conversion mode.  <a href="#a118c108358f5ddd3854b909fe7ec1c79">More...</a><br /></td></tr>
<tr class="separator:a118c108358f5ddd3854b909fe7ec1c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59816f4947702f914450d1ace3396ecf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a59816f4947702f914450d1ace3396ecf">OVRMOD</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 12, 1 &gt;</td></tr>
<tr class="memdesc:a59816f4947702f914450d1ace3396ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun management mode.  <a href="#a59816f4947702f914450d1ace3396ecf">More...</a><br /></td></tr>
<tr class="separator:a59816f4947702f914450d1ace3396ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deb5ef506091528d8c7c4a9e467f626"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a7deb5ef506091528d8c7c4a9e467f626">EXTEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 10, 2 &gt;</td></tr>
<tr class="memdesc:a7deb5ef506091528d8c7c4a9e467f626"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger enable and polarity selection.  <a href="#a7deb5ef506091528d8c7c4a9e467f626">More...</a><br /></td></tr>
<tr class="separator:a7deb5ef506091528d8c7c4a9e467f626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdea16065f6bf1e543ba01e6e9af63e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a3cdea16065f6bf1e543ba01e6e9af63e">EXTSEL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 6, 3 &gt;</td></tr>
<tr class="memdesc:a3cdea16065f6bf1e543ba01e6e9af63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger selection.  <a href="#a3cdea16065f6bf1e543ba01e6e9af63e">More...</a><br /></td></tr>
<tr class="separator:a3cdea16065f6bf1e543ba01e6e9af63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e848b1f03b8c97cf4b6ac03a610396"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#ae7e848b1f03b8c97cf4b6ac03a610396">ALIGN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 5, 1 &gt;</td></tr>
<tr class="memdesc:ae7e848b1f03b8c97cf4b6ac03a610396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data alignment.  <a href="#ae7e848b1f03b8c97cf4b6ac03a610396">More...</a><br /></td></tr>
<tr class="separator:ae7e848b1f03b8c97cf4b6ac03a610396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1920a533ed0ba02d850258477c4dcf5d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a1920a533ed0ba02d850258477c4dcf5d">RES</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 3, 2 &gt;</td></tr>
<tr class="memdesc:a1920a533ed0ba02d850258477c4dcf5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data resolution.  <a href="#a1920a533ed0ba02d850258477c4dcf5d">More...</a><br /></td></tr>
<tr class="separator:a1920a533ed0ba02d850258477c4dcf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c58e2ba2c026e02358538593fa4e4a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a05c58e2ba2c026e02358538593fa4e4a">SCANDIR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a05c58e2ba2c026e02358538593fa4e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scan sequence direction.  <a href="#a05c58e2ba2c026e02358538593fa4e4a">More...</a><br /></td></tr>
<tr class="separator:a05c58e2ba2c026e02358538593fa4e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda70f2335646e1b3a4eeb91381ab831"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#adda70f2335646e1b3a4eeb91381ab831">DMACFG</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 1, 1 &gt;</td></tr>
<tr class="memdesc:adda70f2335646e1b3a4eeb91381ab831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direct memery access configuration.  <a href="#adda70f2335646e1b3a4eeb91381ab831">More...</a><br /></td></tr>
<tr class="separator:adda70f2335646e1b3a4eeb91381ab831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b414796f42f873d5a839efc7b63c324"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a8b414796f42f873d5a839efc7b63c324">DMAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 0, 1 &gt;</td></tr>
<tr class="memdesc:a8b414796f42f873d5a839efc7b63c324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direct memory access enable.  <a href="#a8b414796f42f873d5a839efc7b63c324">More...</a><br /></td></tr>
<tr class="separator:a8b414796f42f873d5a839efc7b63c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>configuration register 1 </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="adccdb8d9fc445fc04168c8413a8e16f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#adccdb8d9fc445fc04168c8413a8e16f8">STM32LIB::reg::ADC::CFGR1::AWDCH</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 26, 5&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog watchdog channel selection. </p>

</div>
</div>
<a class="anchor" id="a9828eff57dc4f929839806598363ddb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a9828eff57dc4f929839806598363ddb3">STM32LIB::reg::ADC::CFGR1::AWDEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog watchdog enable. </p>

</div>
</div>
<a class="anchor" id="a09b6471838c58f73439e8d2dde91eae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a09b6471838c58f73439e8d2dde91eae1">STM32LIB::reg::ADC::CFGR1::AWDSGL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the watchdog on a single channel or on all channels. </p>

</div>
</div>
<a class="anchor" id="a632b0d7a20195e1d9ebb2337a238d3b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a632b0d7a20195e1d9ebb2337a238d3b2">STM32LIB::reg::ADC::CFGR1::DISCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Discontinuous mode. </p>

</div>
</div>
<a class="anchor" id="adf5f22f1154758f84e46826248bbaa21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#adf5f22f1154758f84e46826248bbaa21">STM32LIB::reg::ADC::CFGR1::AUTOFF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-off mode. </p>

</div>
</div>
<a class="anchor" id="a6a9bfe04fee307cc2a751cec02745652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a6a9bfe04fee307cc2a751cec02745652">STM32LIB::reg::ADC::CFGR1::AUTDLY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-delayed conversion mode. </p>

</div>
</div>
<a class="anchor" id="a118c108358f5ddd3854b909fe7ec1c79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a118c108358f5ddd3854b909fe7ec1c79">STM32LIB::reg::ADC::CFGR1::CONT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single / continuous conversion mode. </p>

</div>
</div>
<a class="anchor" id="a59816f4947702f914450d1ace3396ecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a59816f4947702f914450d1ace3396ecf">STM32LIB::reg::ADC::CFGR1::OVRMOD</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun management mode. </p>

</div>
</div>
<a class="anchor" id="a7deb5ef506091528d8c7c4a9e467f626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a7deb5ef506091528d8c7c4a9e467f626">STM32LIB::reg::ADC::CFGR1::EXTEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger enable and polarity selection. </p>

</div>
</div>
<a class="anchor" id="a3cdea16065f6bf1e543ba01e6e9af63e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a3cdea16065f6bf1e543ba01e6e9af63e">STM32LIB::reg::ADC::CFGR1::EXTSEL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 6, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger selection. </p>

</div>
</div>
<a class="anchor" id="ae7e848b1f03b8c97cf4b6ac03a610396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#ae7e848b1f03b8c97cf4b6ac03a610396">STM32LIB::reg::ADC::CFGR1::ALIGN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data alignment. </p>

</div>
</div>
<a class="anchor" id="a1920a533ed0ba02d850258477c4dcf5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a1920a533ed0ba02d850258477c4dcf5d">STM32LIB::reg::ADC::CFGR1::RES</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 3, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data resolution. </p>

</div>
</div>
<a class="anchor" id="a05c58e2ba2c026e02358538593fa4e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a05c58e2ba2c026e02358538593fa4e4a">STM32LIB::reg::ADC::CFGR1::SCANDIR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scan sequence direction. </p>

</div>
</div>
<a class="anchor" id="adda70f2335646e1b3a4eeb91381ab831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#adda70f2335646e1b3a4eeb91381ab831">STM32LIB::reg::ADC::CFGR1::DMACFG</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direct memery access configuration. </p>

</div>
</div>
<a class="anchor" id="a8b414796f42f873d5a839efc7b63c324"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html#a8b414796f42f873d5a839efc7b63c324">STM32LIB::reg::ADC::CFGR1::DMAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4001240C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direct memory access enable. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
