Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/FPGA/anzhuanweizhi/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 143a3260c50f4a4086449cb0096ab5b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot simu_func_synth xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.DDS_ROM_dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.DDS_ROM
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.PhaseAdder
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_func_synth
