{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651813258361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651813258378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 00:00:58 2022 " "Processing started: Fri May 06 00:00:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651813258378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813258378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab61 -c Lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab61 -c Lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813258378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651813262552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651813262553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatex.sv 1 1 " "Found 1 design units, including 1 entities, in source file generatex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generateX " "Found entity 1: generateX" {  } { { "generateX.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/generateX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rock.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_rock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_rock " "Found entity 1: rom_rock" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_car1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_car1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_car1 " "Found entity 1: rom_car1" {  } { { "rom_car1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.sv 1 1 " "Found 1 design units, including 1 entities, in source file car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/finalprojectsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/finalprojectsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc " "Found entity 1: finalprojectsoc" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_irq_mapper " "Found entity 1: finalprojectsoc_irq_mapper" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0 " "Found entity 1: finalprojectsoc_mm_interconnect_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813284994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813284994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_rsp_mux " "Found entity 1: finalprojectsoc_mm_interconnect_0_rsp_mux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285079 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_rsp_demux " "Found entity 1: finalprojectsoc_mm_interconnect_0_rsp_demux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_cmd_mux " "Found entity 1: finalprojectsoc_mm_interconnect_0_cmd_mux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_cmd_demux " "Found entity 1: finalprojectsoc_mm_interconnect_0_cmd_demux" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285167 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285167 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285167 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285167 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalprojectsoc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalprojectsoc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_router_006_default_decode " "Found entity 1: finalprojectsoc_mm_interconnect_0_router_006_default_decode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285264 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_mm_interconnect_0_router_006 " "Found entity 2: finalprojectsoc_mm_interconnect_0_router_006" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalprojectsoc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalprojectsoc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalprojectsoc_mm_interconnect_0_router_002_default_decode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285280 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_mm_interconnect_0_router_002 " "Found entity 2: finalprojectsoc_mm_interconnect_0_router_002" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalprojectsoc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalprojectsoc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalprojectsoc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651813285289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_mm_interconnect_0_router_default_decode " "Found entity 1: finalprojectsoc_mm_interconnect_0_router_default_decode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285300 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_mm_interconnect_0_router " "Found entity 2: finalprojectsoc_mm_interconnect_0_router" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_usb_rst " "Found entity 1: finalprojectsoc_usb_rst" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_usb_gpx " "Found entity 1: finalprojectsoc_usb_gpx" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_timer_0 " "Found entity 1: finalprojectsoc_timer_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sysid_qsys_0 " "Found entity 1: finalprojectsoc_sysid_qsys_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sw_pio " "Found entity 1: finalprojectsoc_sw_pio" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_spi_0 " "Found entity 1: finalprojectsoc_spi_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sdram_pll_dffpipe_l2c " "Found entity 1: finalprojectsoc_sdram_pll_dffpipe_l2c" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285536 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_sdram_pll_stdsync_sv6 " "Found entity 2: finalprojectsoc_sdram_pll_stdsync_sv6" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285536 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalprojectsoc_sdram_pll_altpll_vg92 " "Found entity 3: finalprojectsoc_sdram_pll_altpll_vg92" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285536 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalprojectsoc_sdram_pll " "Found entity 4: finalprojectsoc_sdram_pll" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_sdram_input_efifo_module " "Found entity 1: finalprojectsoc_sdram_input_efifo_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285569 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_sdram " "Found entity 2: finalprojectsoc_sdram" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0 " "Found entity 1: finalprojectsoc_nios2_gen2_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalprojectsoc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalprojectsoc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalprojectsoc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalprojectsoc_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalprojectsoc_nios2_gen2_0_cpu " "Found entity 21: finalprojectsoc_nios2_gen2_0_cpu" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalprojectsoc_nios2_gen2_0_cpu_test_bench" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_leds_pio " "Found entity 1: finalprojectsoc_leds_pio" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_keycode " "Found entity 1: finalprojectsoc_keycode" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalprojectsoc_jtag_uart_0_sim_scfifo_w" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285905 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalprojectsoc_jtag_uart_0_scfifo_w " "Found entity 2: finalprojectsoc_jtag_uart_0_scfifo_w" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285905 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalprojectsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalprojectsoc_jtag_uart_0_sim_scfifo_r" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285905 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalprojectsoc_jtag_uart_0_scfifo_r " "Found entity 4: finalprojectsoc_jtag_uart_0_scfifo_r" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285905 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalprojectsoc_jtag_uart_0 " "Found entity 5: finalprojectsoc_jtag_uart_0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoc_hex_digits_pio " "Found entity 1: finalprojectsoc_hex_digits_pio" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651813285959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(146) " "Verilog HDL information at Color_Mapper.sv(146): always construct contains both blocking and non-blocking assignments" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651813285984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813285997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813285997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects.sv 1 1 " "Found 1 design units, including 1 entities, in source file objects.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects " "Found entity 1: objects" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tree " "Found entity 1: rom_tree" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/LFSR.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_barrel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_barrel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_barrel " "Found entity 1: rom_barrel" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_exp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_exp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_exp " "Found entity 1: rom_exp" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lanes " "Found entity 1: lanes" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lose " "Found entity 1: rom_lose" {  } { { "rom_lose.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_lose.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_win.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_win " "Found entity 1: rom_win" {  } { { "rom_win.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_win.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_hp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_hp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_hp " "Found entity 1: rom_hp" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_star.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_star.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_star " "Found entity 1: rom_star" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stars.sv 1 1 " "Found 1 design units, including 1 entities, in source file stars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stars " "Found entity 1: stars" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spawnstar.sv 1 1 " "Found 1 design units, including 1 entities, in source file spawnstar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spawnStar " "Found entity 1: spawnStar" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_star_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_star_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_star_bar " "Found entity 1: rom_star_bar" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_nos_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_nos_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_nos_bar " "Found entity 1: rom_nos_bar" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_nos.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_nos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_nos " "Found entity 1: rom_nos" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_life.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_life " "Found entity 1: rom_life" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_jet.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_jet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_jet " "Found entity 1: rom_jet" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cone.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_cone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_cone " "Found entity 1: rom_cone" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_oil.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_oil.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_oil " "Found entity 1: rom_oil" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_track.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_track.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_track " "Found entity 1: rom_track" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cop.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_cop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_cop " "Found entity 1: rom_cop" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_shield.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_shield.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_shield " "Found entity 1: rom_shield" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_inv_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_inv_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_inv_bar " "Found entity 1: rom_inv_bar" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_car2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_car2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_car2 " "Found entity 1: rom_car2" {  } { { "rom_car2.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_start " "Found entity 1: rom_start" {  } { { "rom_start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_start.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.sv 1 1 " "Found 1 design units, including 1 entities, in source file start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813286688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813286688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(318) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651813286776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(328) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651813286776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(338) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651813286776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_sdram.v(682) " "Verilog HDL or VHDL warning at finalprojectsoc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651813286779 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalprojectsoc_spi_0.v(402) " "Verilog HDL or VHDL warning at finalprojectsoc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651813286781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651813288156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "finalproject.sv" "hex_driver4" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813288299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc finalprojectsoc:u0 " "Elaborating entity \"finalprojectsoc\" for hierarchy \"finalprojectsoc:u0\"" {  } { { "finalproject.sv" "u0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813288368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_hex_digits_pio finalprojectsoc:u0\|finalprojectsoc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalprojectsoc_hex_digits_pio\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_hex_digits_pio:hex_digits_pio\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "hex_digits_pio" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813288477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_jtag_uart_0 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalprojectsoc_jtag_uart_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "jtag_uart_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813288527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_jtag_uart_0_scfifo_w finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalprojectsoc_jtag_uart_0_scfifo_w\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "the_finalprojectsoc_jtag_uart_0_scfifo_w" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813288582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813289208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813289223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813289224 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813289224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813289400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813289400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813289414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813289513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813289513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813289533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813289623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813289623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813289654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813289801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813289801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813289838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813290000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813290000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813290022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813290169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813290169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_w:the_finalprojectsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813290199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_jtag_uart_0_scfifo_r finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_r:the_finalprojectsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalprojectsoc_jtag_uart_0_scfifo_r\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|finalprojectsoc_jtag_uart_0_scfifo_r:the_finalprojectsoc_jtag_uart_0_scfifo_r\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "the_finalprojectsoc_jtag_uart_0_scfifo_r" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813290328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "finalprojectsoc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813291315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813291373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813291373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813291373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813291373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813291373 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813291373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813292808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalprojectsoc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_keycode finalprojectsoc:u0\|finalprojectsoc_keycode:keycode " "Elaborating entity \"finalprojectsoc_keycode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_keycode:keycode\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "keycode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_leds_pio finalprojectsoc:u0\|finalprojectsoc_leds_pio:leds_pio " "Elaborating entity \"finalprojectsoc_leds_pio\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_leds_pio:leds_pio\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "leds_pio" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0 finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalprojectsoc_nios2_gen2_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "nios2_gen2_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_test_bench finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_test_bench:the_finalprojectsoc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_test_bench:the_finalprojectsoc_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813293994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813293994 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813293994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813294220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813294220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_a_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_register_bank_b_module:finalprojectsoc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813294719 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813294719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813294966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813295678 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813295678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813295859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813295859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_ocimem\|finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalprojectsoc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813295980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813296484 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813296484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalprojectsoc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalprojectsoc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram finalprojectsoc:u0\|finalprojectsoc_sdram:sdram " "Elaborating entity \"finalprojectsoc_sdram\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sdram" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_input_efifo_module finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|finalprojectsoc_sdram_input_efifo_module:the_finalprojectsoc_sdram_input_efifo_module " "Elaborating entity \"finalprojectsoc_sdram_input_efifo_module\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|finalprojectsoc_sdram_input_efifo_module:the_finalprojectsoc_sdram_input_efifo_module\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "the_finalprojectsoc_sdram_input_efifo_module" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll " "Elaborating entity \"finalprojectsoc_sdram_pll\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sdram_pll" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll_stdsync_sv6 finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalprojectsoc_sdram_pll_stdsync_sv6\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "stdsync2" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll_dffpipe_l2c finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2\|finalprojectsoc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalprojectsoc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_stdsync_sv6:stdsync2\|finalprojectsoc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sdram_pll_altpll_vg92 finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalprojectsoc_sdram_pll_altpll_vg92\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "sd1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813296987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_spi_0 finalprojectsoc:u0\|finalprojectsoc_spi_0:spi_0 " "Elaborating entity \"finalprojectsoc_spi_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_spi_0:spi_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "spi_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sw_pio finalprojectsoc:u0\|finalprojectsoc_sw_pio:sw_pio " "Elaborating entity \"finalprojectsoc_sw_pio\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sw_pio:sw_pio\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sw_pio" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_sysid_qsys_0 finalprojectsoc:u0\|finalprojectsoc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalprojectsoc_sysid_qsys_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "sysid_qsys_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_timer_0 finalprojectsoc:u0\|finalprojectsoc_timer_0:timer_0 " "Elaborating entity \"finalprojectsoc_timer_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_timer_0:timer_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "timer_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_usb_gpx finalprojectsoc:u0\|finalprojectsoc_usb_gpx:usb_gpx " "Elaborating entity \"finalprojectsoc_usb_gpx\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_usb_gpx:usb_gpx\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "usb_gpx" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_usb_rst finalprojectsoc:u0\|finalprojectsoc_usb_rst:usb_rst " "Elaborating entity \"finalprojectsoc_usb_rst\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_usb_rst:usb_rst\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "usb_rst" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "mm_interconnect_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813297369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813298761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813298803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813298853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813298901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813298955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813299894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "router" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_default_decode finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router\|finalprojectsoc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router:router\|finalprojectsoc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_002 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_002\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_002_default_decode finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002\|finalprojectsoc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_002:router_002\|finalprojectsoc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_006 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_006\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "router_006" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_router_006_default_decode finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006\|finalprojectsoc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_router_006:router_006\|finalprojectsoc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813300940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813301318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813301364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_cmd_demux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813301414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_cmd_mux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813301516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813301564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813301592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_rsp_demux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 4972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_rsp_mux finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651813302691 "|finalproject|finalprojectsoc:u0|finalprojectsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651813302697 "|finalproject|finalprojectsoc:u0|finalprojectsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651813302697 "|finalproject|finalprojectsoc:u0|finalprojectsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813302920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0.v" 5874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoc_irq_mapper finalprojectsoc:u0\|finalprojectsoc_irq_mapper:irq_mapper " "Elaborating entity \"finalprojectsoc_irq_mapper\" for hierarchy \"finalprojectsoc:u0\|finalprojectsoc_irq_mapper:irq_mapper\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "irq_mapper" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalprojectsoc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "rst_controller" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalprojectsoc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalprojectsoc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "finalprojectsoc/synthesis/finalprojectsoc.v" "rst_controller_001" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga0\"" {  } { { "finalproject.sv" "vga0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303804 "|finalproject|vga_controller:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303804 "|finalproject|vga_controller:vga0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car car:car0 " "Elaborating entity \"car\" for hierarchy \"car:car0\"" {  } { { "finalproject.sv" "car0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(69) " "Verilog HDL assignment warning at car.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303841 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(73) " "Verilog HDL assignment warning at car.sv(73): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303842 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(74) " "Verilog HDL assignment warning at car.sv(74): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303842 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(86) " "Verilog HDL assignment warning at car.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303843 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(90) " "Verilog HDL assignment warning at car.sv(90): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303843 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(91) " "Verilog HDL assignment warning at car.sv(91): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303844 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(96) " "Verilog HDL assignment warning at car.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303844 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(98) " "Verilog HDL assignment warning at car.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303844 "|finalproject|car:car0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 car.sv(144) " "Verilog HDL assignment warning at car.sv(144): truncated value with size 32 to match size of target (11)" {  } { { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303854 "|finalproject|car:car0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects objects:obj0 " "Elaborating entity \"objects\" for hierarchy \"objects:obj0\"" {  } { { "finalproject.sv" "obj0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813303946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(58) " "Verilog HDL assignment warning at objects.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303951 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(59) " "Verilog HDL assignment warning at objects.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303952 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(61) " "Verilog HDL assignment warning at objects.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303952 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(62) " "Verilog HDL assignment warning at objects.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303953 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(63) " "Verilog HDL assignment warning at objects.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303953 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(64) " "Verilog HDL assignment warning at objects.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303953 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(82) " "Verilog HDL assignment warning at objects.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303955 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(84) " "Verilog HDL assignment warning at objects.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303959 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(86) " "Verilog HDL assignment warning at objects.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303960 "|finalproject|objects:obj0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 objects.sv(88) " "Verilog HDL assignment warning at objects.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813303961 "|finalproject|objects:obj0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generateX objects:obj0\|generateX:generateX0 " "Elaborating entity \"generateX\" for hierarchy \"objects:obj0\|generateX:generateX0\"" {  } { { "objects.sv" "generateX0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813304117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR objects:obj0\|generateX:generateX0\|LFSR:LFSR0 " "Elaborating entity \"LFSR\" for hierarchy \"objects:obj0\|generateX:generateX0\|LFSR:LFSR0\"" {  } { { "generateX.sv" "LFSR0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/generateX.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813304142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lanes lanes:lanes0 " "Elaborating entity \"lanes\" for hierarchy \"lanes:lanes0\"" {  } { { "finalproject.sv" "lanes0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813304175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(28) " "Verilog HDL assignment warning at lanes.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304181 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(56) " "Verilog HDL assignment warning at lanes.sv(56): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304182 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(33) " "Verilog HDL assignment warning at lanes.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304184 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(38) " "Verilog HDL assignment warning at lanes.sv(38): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304188 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(43) " "Verilog HDL assignment warning at lanes.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304192 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(48) " "Verilog HDL assignment warning at lanes.sv(48): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304200 "|finalproject|lanes:lanes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lanes.sv(53) " "Verilog HDL assignment warning at lanes.sv(53): truncated value with size 32 to match size of target (11)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813304203 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304503 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304503 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304503 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304503 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304504 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304504 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304504 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304504 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304504 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304505 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[59\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[59\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304505 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304505 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304505 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304505 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304507 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[58\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[58\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304508 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304508 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304509 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304509 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304509 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[57\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[57\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304510 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304511 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304511 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304512 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304512 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304512 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304513 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304513 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304513 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304513 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[56\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[56\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304513 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304514 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304514 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304514 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304514 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304515 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304515 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304515 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304515 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304516 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304516 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[55\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[55\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304516 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304516 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304517 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304517 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304517 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304517 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304517 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304518 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304518 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304518 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304518 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[54\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[54\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304519 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304519 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304519 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304519 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304519 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[53\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[53\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304520 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304522 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304522 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304522 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304522 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[52\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[52\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304523 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304524 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304525 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[51\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[51\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304525 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304525 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304525 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304525 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304525 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[50\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[50\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304526 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[49\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[49\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304527 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304529 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304529 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304529 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304529 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[48\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[48\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304530 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304531 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304531 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304532 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304532 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304532 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304532 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304533 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304533 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[47\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[47\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304533 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304533 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304533 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304534 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[46\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[46\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304535 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304536 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304536 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304536 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304536 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[45\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[45\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304536 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304537 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[44\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[44\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304538 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304539 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304539 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304539 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304539 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304539 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304539 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[43\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[43\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[42\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[42\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[41\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[41\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[40\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[40\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[39\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[39\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[38\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[38\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[37\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[37\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304540 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304552 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304552 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304552 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304552 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304552 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304554 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304554 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304554 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[36\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[36\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304555 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304555 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304555 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304556 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304556 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304556 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304556 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304557 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304557 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304557 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304557 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[35\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[35\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304558 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304558 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304559 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304559 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304559 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304559 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304559 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304559 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304560 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304560 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304561 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[34\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[34\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304561 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304562 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304562 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304562 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304562 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304562 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304563 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304563 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304563 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304564 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304564 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[33\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[33\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304564 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304564 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304565 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304565 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304565 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304566 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304566 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304566 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304566 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304567 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304567 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[32\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[32\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304567 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304567 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304568 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304568 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304569 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304569 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304569 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304569 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304570 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304570 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304570 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[31\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[31\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304571 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304571 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304571 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304571 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304572 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304573 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304573 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304573 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304573 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304574 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304574 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[30\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[30\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304574 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[29\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[29\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[28\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[28\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[27\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[27\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[26\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[26\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[25\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[25\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[24\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[24\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[23\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[23\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[22\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[22\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[21\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[21\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304575 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304595 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304596 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304597 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[20\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[20\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304598 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[19\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[19\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304599 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304600 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[18\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[18\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304601 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304602 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[17\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[17\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304603 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[16\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[16\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304604 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304605 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[15\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[15\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304606 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[14\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[14\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304607 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304608 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[13\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[13\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304609 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304610 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304611 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304612 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[12\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[12\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304613 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304614 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304615 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[11\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[11\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304616 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304617 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[10\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[10\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304618 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304619 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304620 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[9\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[9\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304621 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304622 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[8\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[8\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304623 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304624 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304625 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[7\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[7\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304626 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304627 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[6\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[6\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304628 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304629 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304630 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[5\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[5\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304631 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304632 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304633 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[4\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[4\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304634 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304635 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304636 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[3\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[3\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304637 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304638 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304639 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[2\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[2\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304640 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304641 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304642 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304643 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[1\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[1\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[0\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[1\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[2\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304644 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[3\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[4\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304645 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[5\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[6\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[7\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[8\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304646 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[9\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_idx\[0\]\[10\] lanes.sv(19) " "Inferred latch for \"y_idx\[0\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304647 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304648 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304649 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[59\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[59\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304650 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304651 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304652 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[58\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[58\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304653 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304654 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304655 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[57\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[57\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304656 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304657 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304658 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[56\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[56\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304659 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304660 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304661 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[55\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[55\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304662 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304663 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[54\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[54\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304664 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304665 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304666 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[53\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[53\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304667 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304668 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[52\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[52\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304669 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[51\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[51\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304670 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304671 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304672 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[50\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[50\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304673 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[49\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[49\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304674 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304675 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[48\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[48\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304676 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[47\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[47\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304677 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304678 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[46\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[46\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304679 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304680 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304681 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[45\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[45\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304682 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[44\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[44\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304683 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304684 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[43\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[43\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304685 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304686 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304686 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304686 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[42\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[42\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304687 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304688 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[41\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[41\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304689 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304690 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[40\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[40\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304691 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304692 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[39\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[39\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304693 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[38\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[38\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304694 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304695 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[37\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[37\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304696 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304697 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304698 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304699 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304699 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304699 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[36\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[36\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304700 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304701 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304702 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[35\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[35\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304703 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[34\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[34\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304704 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304705 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[33\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[33\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304706 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[32\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[32\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304707 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304709 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[31\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[31\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304710 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304711 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[30\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[30\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304712 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304713 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304714 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[29\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[29\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304715 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304716 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304717 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[28\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[28\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304718 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304719 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304720 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[27\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[27\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304721 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304722 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[26\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[26\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304723 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304724 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[25\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[25\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304725 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304726 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[24\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[24\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304727 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304728 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304729 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[23\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[23\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304729 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304730 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[22\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[22\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304731 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304732 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[21\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[21\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304733 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304734 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[20\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[20\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304735 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304736 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[19\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[19\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304737 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304738 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[18\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[18\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304739 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304740 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[17\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[17\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304741 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304742 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[16\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[16\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304743 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304744 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[15\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[15\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304745 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304746 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[14\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[14\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304747 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304748 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[13\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[13\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304749 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304750 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[12\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[12\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304751 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304752 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[11\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[11\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304753 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304754 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304755 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[10\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[10\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304756 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304757 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[9\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[9\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304758 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304759 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[8\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[8\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304760 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304761 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[7\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[7\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304762 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304763 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304764 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[6\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[6\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304765 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304766 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304767 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[5\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[5\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304768 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304769 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[4\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[4\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304770 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304771 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[3\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[3\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304772 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304773 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[2\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[2\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304774 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304775 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[1\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[1\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[0\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[0\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[1\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[1\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[2\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[2\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304776 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[3\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[3\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[4\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[4\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[5\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[5\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[6\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[6\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[7\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[7\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[8\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[8\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304777 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[9\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[9\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304778 "|finalproject|lanes:lanes0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stripe_X_Pos\[0\]\[10\] lanes.sv(19) " "Inferred latch for \"Stripe_X_Pos\[0\]\[10\]\" at lanes.sv(19)" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813304778 "|finalproject|lanes:lanes0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stars stars:stars0 " "Elaborating entity \"stars\" for hierarchy \"stars:stars0\"" {  } { { "finalproject.sv" "stars0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813305485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 stars.sv(46) " "Verilog HDL assignment warning at stars.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305487 "|finalproject|stars:stars0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 stars.sv(47) " "Verilog HDL assignment warning at stars.sv(47): truncated value with size 32 to match size of target (11)" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305487 "|finalproject|stars:stars0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spawnStar stars:stars0\|spawnStar:spawnStar0 " "Elaborating entity \"spawnStar\" for hierarchy \"stars:stars0\|spawnStar:spawnStar0\"" {  } { { "stars.sv" "spawnStar0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813305533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(24) " "Verilog HDL assignment warning at spawnStar.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305533 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(31) " "Verilog HDL assignment warning at spawnStar.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305536 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(36) " "Verilog HDL assignment warning at spawnStar.sv(36): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305536 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 spawnStar.sv(37) " "Verilog HDL assignment warning at spawnStar.sv(37): truncated value with size 32 to match size of target (11)" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305536 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "spawnStar.sv(14) " "SystemVerilog warning at spawnStar.sv(14): unique or priority keyword makes case statement complete" {  } { { "spawnStar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/spawnStar.sv" 14 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813305536 "|finalproject|stars:stars0|spawnStar:spawnStar0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:start0 " "Elaborating entity \"start\" for hierarchy \"start:start0\"" {  } { { "finalproject.sv" "start0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813305600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(37) " "Verilog HDL assignment warning at start.sv(37): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305607 "|finalproject|start:start0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(38) " "Verilog HDL assignment warning at start.sv(38): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305608 "|finalproject|start:start0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 start.sv(50) " "Verilog HDL assignment warning at start.sv(50): truncated value with size 32 to match size of target (17)" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813305629 "|finalproject|start:start0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_start start:start0\|rom_start:rom22 " "Elaborating entity \"rom_start\" for hierarchy \"start:start0\|rom_start:rom22\"" {  } { { "start.sv" "rom22" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813306528 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_start.sv(19) " "Verilog HDL warning at rom_start.sv(19): object mem used but never assigned" {  } { { "rom_start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_start.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651813306792 "|finalproject|start:start0|rom_start:rom22"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_start.sv(26) " "SystemVerilog warning at rom_start.sv(26): unique or priority keyword makes case statement complete" {  } { { "rom_start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_start.sv" 26 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813306807 "|finalproject|start:start0|rom_start:rom22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cmap0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cmap0\"" {  } { { "finalproject.sv" "cmap0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813307093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(227) " "Verilog HDL assignment warning at Color_Mapper.sv(227): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307150 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(228) " "Verilog HDL assignment warning at Color_Mapper.sv(228): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307151 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(233) " "Verilog HDL assignment warning at Color_Mapper.sv(233): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307151 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(234) " "Verilog HDL assignment warning at Color_Mapper.sv(234): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307151 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 Color_Mapper.sv(262) " "Verilog HDL assignment warning at Color_Mapper.sv(262): truncated value with size 15 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307152 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 Color_Mapper.sv(263) " "Verilog HDL assignment warning at Color_Mapper.sv(263): truncated value with size 15 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307153 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(285) " "Verilog HDL assignment warning at Color_Mapper.sv(285): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307153 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(286) " "Verilog HDL assignment warning at Color_Mapper.sv(286): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307154 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(294) " "Verilog HDL assignment warning at Color_Mapper.sv(294): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307154 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(295) " "Verilog HDL assignment warning at Color_Mapper.sv(295): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307155 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(296) " "Verilog HDL assignment warning at Color_Mapper.sv(296): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307155 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(459) " "Verilog HDL assignment warning at Color_Mapper.sv(459): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307161 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Color_Mapper.sv(465) " "Verilog HDL assignment warning at Color_Mapper.sv(465): truncated value with size 32 to match size of target (17)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307162 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(472) " "Verilog HDL assignment warning at Color_Mapper.sv(472): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307162 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(478) " "Verilog HDL assignment warning at Color_Mapper.sv(478): truncated value with size 32 to match size of target (9)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307163 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(484) " "Verilog HDL assignment warning at Color_Mapper.sv(484): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307163 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(489) " "Verilog HDL assignment warning at Color_Mapper.sv(489): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307164 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(495) " "Verilog HDL assignment warning at Color_Mapper.sv(495): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307164 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(497) " "Verilog HDL assignment warning at Color_Mapper.sv(497): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307164 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(504) " "Verilog HDL assignment warning at Color_Mapper.sv(504): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307165 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(510) " "Verilog HDL assignment warning at Color_Mapper.sv(510): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307165 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(516) " "Verilog HDL assignment warning at Color_Mapper.sv(516): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307166 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(522) " "Verilog HDL assignment warning at Color_Mapper.sv(522): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307166 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Color_Mapper.sv(527) " "Verilog HDL assignment warning at Color_Mapper.sv(527): truncated value with size 32 to match size of target (16)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307166 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(533) " "Verilog HDL assignment warning at Color_Mapper.sv(533): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307167 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(539) " "Verilog HDL assignment warning at Color_Mapper.sv(539): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307167 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(544) " "Verilog HDL assignment warning at Color_Mapper.sv(544): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307168 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(549) " "Verilog HDL assignment warning at Color_Mapper.sv(549): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307168 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(554) " "Verilog HDL assignment warning at Color_Mapper.sv(554): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307168 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(559) " "Verilog HDL assignment warning at Color_Mapper.sv(559): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307169 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(564) " "Verilog HDL assignment warning at Color_Mapper.sv(564): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307169 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(569) " "Verilog HDL assignment warning at Color_Mapper.sv(569): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307170 "|finalproject|color_mapper:cmap0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(574) " "Verilog HDL assignment warning at Color_Mapper.sv(574): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651813307170 "|finalproject|color_mapper:cmap0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_car1 color_mapper:cmap0\|rom_car1:rom0 " "Elaborating entity \"rom_car1\" for hierarchy \"color_mapper:cmap0\|rom_car1:rom0\"" {  } { { "Color_Mapper.sv" "rom0" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813308444 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_car1.sv(19) " "Verilog HDL warning at rom_car1.sv(19): object mem used but never assigned" {  } { { "rom_car1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car1.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651813308485 "|finalproject|color_mapper:cmap0|rom_car1:rom0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_car1.sv(31) " "SystemVerilog warning at rom_car1.sv(31): unique or priority keyword makes case statement complete" {  } { { "rom_car1.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car1.sv" 31 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813308494 "|finalproject|color_mapper:cmap0|rom_car1:rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_car2 color_mapper:cmap0\|rom_car2:rom1 " "Elaborating entity \"rom_car2\" for hierarchy \"color_mapper:cmap0\|rom_car2:rom1\"" {  } { { "Color_Mapper.sv" "rom1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813308654 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_car2.sv(19) " "Verilog HDL warning at rom_car2.sv(19): object mem used but never assigned" {  } { { "rom_car2.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car2.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651813308699 "|finalproject|color_mapper:cmap0|rom_car2:rom1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_car2.sv(31) " "SystemVerilog warning at rom_car2.sv(31): unique or priority keyword makes case statement complete" {  } { { "rom_car2.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_car2.sv" 31 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813308708 "|finalproject|color_mapper:cmap0|rom_car2:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_rock color_mapper:cmap0\|rom_rock:rom3 " "Elaborating entity \"rom_rock\" for hierarchy \"color_mapper:cmap0\|rom_rock:rom3\"" {  } { { "Color_Mapper.sv" "rom3" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813308887 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_rock.sv(28) " "SystemVerilog warning at rom_rock.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813308898 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_rock.sv(16) " "Net \"mem.data_a\" at rom_rock.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813308901 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_rock.sv(16) " "Net \"mem.waddr_a\" at rom_rock.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813308901 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_rock.sv(16) " "Net \"mem.we_a\" at rom_rock.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_rock.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_rock.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813308901 "|finalproject|color_mapper:cmap0|rom_rock:rom3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_tree color_mapper:cmap0\|rom_tree:rom4 " "Elaborating entity \"rom_tree\" for hierarchy \"color_mapper:cmap0\|rom_tree:rom4\"" {  } { { "Color_Mapper.sv" "rom4" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813308944 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_tree.sv(28) " "SystemVerilog warning at rom_tree.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813309005 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_tree.sv(16) " "Net \"mem.data_a\" at rom_tree.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309018 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_tree.sv(16) " "Net \"mem.waddr_a\" at rom_tree.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309018 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_tree.sv(16) " "Net \"mem.we_a\" at rom_tree.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_tree.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_tree.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309018 "|finalproject|color_mapper:cmap0|rom_tree:rom4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_barrel color_mapper:cmap0\|rom_barrel:rom5 " "Elaborating entity \"rom_barrel\" for hierarchy \"color_mapper:cmap0\|rom_barrel:rom5\"" {  } { { "Color_Mapper.sv" "rom5" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813309066 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_barrel.sv(28) " "SystemVerilog warning at rom_barrel.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813309107 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_barrel.sv(16) " "Net \"mem.data_a\" at rom_barrel.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309117 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_barrel.sv(16) " "Net \"mem.waddr_a\" at rom_barrel.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309117 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_barrel.sv(16) " "Net \"mem.we_a\" at rom_barrel.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_barrel.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_barrel.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309117 "|finalproject|color_mapper:cmap0|rom_barrel:rom5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_exp color_mapper:cmap0\|rom_exp:rom6 " "Elaborating entity \"rom_exp\" for hierarchy \"color_mapper:cmap0\|rom_exp:rom6\"" {  } { { "Color_Mapper.sv" "rom6" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813309172 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_exp.sv(28) " "SystemVerilog warning at rom_exp.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813309246 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_exp.sv(16) " "Net \"mem.data_a\" at rom_exp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309261 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_exp.sv(16) " "Net \"mem.waddr_a\" at rom_exp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309261 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_exp.sv(16) " "Net \"mem.we_a\" at rom_exp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_exp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_exp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813309261 "|finalproject|color_mapper:cmap0|rom_exp:rom6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lose color_mapper:cmap0\|rom_lose:rom7 " "Elaborating entity \"rom_lose\" for hierarchy \"color_mapper:cmap0\|rom_lose:rom7\"" {  } { { "Color_Mapper.sv" "rom7" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813309319 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_lose.sv(19) " "Verilog HDL warning at rom_lose.sv(19): object mem used but never assigned" {  } { { "rom_lose.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_lose.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651813309477 "|finalproject|color_mapper:cmap0|rom_lose:rom7"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_lose.sv(26) " "SystemVerilog warning at rom_lose.sv(26): unique or priority keyword makes case statement complete" {  } { { "rom_lose.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_lose.sv" 26 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813309498 "|finalproject|color_mapper:cmap0|rom_lose:rom7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_win color_mapper:cmap0\|rom_win:rom8 " "Elaborating entity \"rom_win\" for hierarchy \"color_mapper:cmap0\|rom_win:rom8\"" {  } { { "Color_Mapper.sv" "rom8" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813309858 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom_win.sv(18) " "Verilog HDL warning at rom_win.sv(18): object mem used but never assigned" {  } { { "rom_win.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_win.sv" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651813309888 "|finalproject|color_mapper:cmap0|rom_win:rom8"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_win.sv(25) " "SystemVerilog warning at rom_win.sv(25): unique or priority keyword makes case statement complete" {  } { { "rom_win.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_win.sv" 25 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813309894 "|finalproject|color_mapper:cmap0|rom_win:rom8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_hp color_mapper:cmap0\|rom_hp:rom9 " "Elaborating entity \"rom_hp\" for hierarchy \"color_mapper:cmap0\|rom_hp:rom9\"" {  } { { "Color_Mapper.sv" "rom9" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813310014 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_hp.sv(34) " "SystemVerilog warning at rom_hp.sv(34): unique or priority keyword makes case statement complete" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 34 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813310911 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_hp.sv(16) " "Net \"mem.data_a\" at rom_hp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813310966 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_hp.sv(16) " "Net \"mem.waddr_a\" at rom_hp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813310966 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_hp.sv(16) " "Net \"mem.we_a\" at rom_hp.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_hp.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_hp.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813310967 "|finalproject|color_mapper:cmap0|rom_hp:rom9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_star color_mapper:cmap0\|rom_star:rom10 " "Elaborating entity \"rom_star\" for hierarchy \"color_mapper:cmap0\|rom_star:rom10\"" {  } { { "Color_Mapper.sv" "rom10" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311018 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_star.sv(28) " "SystemVerilog warning at rom_star.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311042 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_star.sv(16) " "Net \"mem.data_a\" at rom_star.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311048 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_star.sv(16) " "Net \"mem.waddr_a\" at rom_star.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311048 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_star.sv(16) " "Net \"mem.we_a\" at rom_star.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311049 "|finalproject|color_mapper:cmap0|rom_star:rom10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_star_bar color_mapper:cmap0\|rom_star_bar:rom11 " "Elaborating entity \"rom_star_bar\" for hierarchy \"color_mapper:cmap0\|rom_star_bar:rom11\"" {  } { { "Color_Mapper.sv" "rom11" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311100 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_star_bar.sv(32) " "SystemVerilog warning at rom_star_bar.sv(32): unique or priority keyword makes case statement complete" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 32 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311229 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_star_bar.sv(16) " "Net \"mem.data_a\" at rom_star_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311251 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_star_bar.sv(16) " "Net \"mem.waddr_a\" at rom_star_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311251 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_star_bar.sv(16) " "Net \"mem.we_a\" at rom_star_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_star_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_star_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311252 "|finalproject|color_mapper:cmap0|rom_star_bar:rom11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_nos_bar color_mapper:cmap0\|rom_nos_bar:rom12 " "Elaborating entity \"rom_nos_bar\" for hierarchy \"color_mapper:cmap0\|rom_nos_bar:rom12\"" {  } { { "Color_Mapper.sv" "rom12" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311302 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_nos_bar.sv(30) " "SystemVerilog warning at rom_nos_bar.sv(30): unique or priority keyword makes case statement complete" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 30 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311318 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_nos_bar.sv(16) " "Net \"mem.data_a\" at rom_nos_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311324 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_nos_bar.sv(16) " "Net \"mem.waddr_a\" at rom_nos_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311324 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_nos_bar.sv(16) " "Net \"mem.we_a\" at rom_nos_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311324 "|finalproject|color_mapper:cmap0|rom_nos_bar:rom12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_nos color_mapper:cmap0\|rom_nos:rom13 " "Elaborating entity \"rom_nos\" for hierarchy \"color_mapper:cmap0\|rom_nos:rom13\"" {  } { { "Color_Mapper.sv" "rom13" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311381 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_nos.sv(28) " "SystemVerilog warning at rom_nos.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311409 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_nos.sv(16) " "Net \"mem.data_a\" at rom_nos.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311419 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_nos.sv(16) " "Net \"mem.waddr_a\" at rom_nos.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311419 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_nos.sv(16) " "Net \"mem.we_a\" at rom_nos.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_nos.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_nos.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311419 "|finalproject|color_mapper:cmap0|rom_nos:rom13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_life color_mapper:cmap0\|rom_life:rom14 " "Elaborating entity \"rom_life\" for hierarchy \"color_mapper:cmap0\|rom_life:rom14\"" {  } { { "Color_Mapper.sv" "rom14" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311471 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_life.sv(28) " "SystemVerilog warning at rom_life.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311494 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_life.sv(16) " "Net \"mem.data_a\" at rom_life.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311503 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_life.sv(16) " "Net \"mem.waddr_a\" at rom_life.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311503 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_life.sv(16) " "Net \"mem.we_a\" at rom_life.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_life.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_life.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311503 "|finalproject|color_mapper:cmap0|rom_life:rom14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_jet color_mapper:cmap0\|rom_jet:rom15 " "Elaborating entity \"rom_jet\" for hierarchy \"color_mapper:cmap0\|rom_jet:rom15\"" {  } { { "Color_Mapper.sv" "rom15" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311551 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_jet.sv(28) " "SystemVerilog warning at rom_jet.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311560 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_jet.sv(16) " "Net \"mem.data_a\" at rom_jet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311564 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_jet.sv(16) " "Net \"mem.waddr_a\" at rom_jet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311564 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_jet.sv(16) " "Net \"mem.we_a\" at rom_jet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_jet.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_jet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311564 "|finalproject|color_mapper:cmap0|rom_jet:rom15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cone color_mapper:cmap0\|rom_cone:rom16 " "Elaborating entity \"rom_cone\" for hierarchy \"color_mapper:cmap0\|rom_cone:rom16\"" {  } { { "Color_Mapper.sv" "rom16" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311615 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_cone.sv(28) " "SystemVerilog warning at rom_cone.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311642 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_cone.sv(16) " "Net \"mem.data_a\" at rom_cone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311650 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_cone.sv(16) " "Net \"mem.waddr_a\" at rom_cone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311651 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_cone.sv(16) " "Net \"mem.we_a\" at rom_cone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cone.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311651 "|finalproject|color_mapper:cmap0|rom_cone:rom16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_oil color_mapper:cmap0\|rom_oil:rom17 " "Elaborating entity \"rom_oil\" for hierarchy \"color_mapper:cmap0\|rom_oil:rom17\"" {  } { { "Color_Mapper.sv" "rom17" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311706 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_oil.sv(28) " "SystemVerilog warning at rom_oil.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311729 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_oil.sv(16) " "Net \"mem.data_a\" at rom_oil.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311737 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_oil.sv(16) " "Net \"mem.waddr_a\" at rom_oil.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311737 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_oil.sv(16) " "Net \"mem.we_a\" at rom_oil.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_oil.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_oil.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311738 "|finalproject|color_mapper:cmap0|rom_oil:rom17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_track color_mapper:cmap0\|rom_track:rom18 " "Elaborating entity \"rom_track\" for hierarchy \"color_mapper:cmap0\|rom_track:rom18\"" {  } { { "Color_Mapper.sv" "rom18" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311802 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_track.sv(28) " "SystemVerilog warning at rom_track.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813311819 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_track.sv(16) " "Net \"mem.data_a\" at rom_track.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311821 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_track.sv(16) " "Net \"mem.waddr_a\" at rom_track.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311821 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_track.sv(16) " "Net \"mem.we_a\" at rom_track.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_track.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_track.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813311821 "|finalproject|color_mapper:cmap0|rom_track:rom18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cop color_mapper:cmap0\|rom_cop:rom19 " "Elaborating entity \"rom_cop\" for hierarchy \"color_mapper:cmap0\|rom_cop:rom19\"" {  } { { "Color_Mapper.sv" "rom19" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813311879 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_cop.sv(28) " "SystemVerilog warning at rom_cop.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813312749 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_cop.sv(16) " "Net \"mem.data_a\" at rom_cop.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312805 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_cop.sv(16) " "Net \"mem.waddr_a\" at rom_cop.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312805 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_cop.sv(16) " "Net \"mem.we_a\" at rom_cop.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_cop.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_cop.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312806 "|finalproject|color_mapper:cmap0|rom_cop:rom19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_shield color_mapper:cmap0\|rom_shield:rom20 " "Elaborating entity \"rom_shield\" for hierarchy \"color_mapper:cmap0\|rom_shield:rom20\"" {  } { { "Color_Mapper.sv" "rom20" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813312875 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_shield.sv(28) " "SystemVerilog warning at rom_shield.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813312908 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_shield.sv(16) " "Net \"mem.data_a\" at rom_shield.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312919 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_shield.sv(16) " "Net \"mem.waddr_a\" at rom_shield.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312919 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_shield.sv(16) " "Net \"mem.we_a\" at rom_shield.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_shield.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_shield.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312919 "|finalproject|color_mapper:cmap0|rom_shield:rom20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_inv_bar color_mapper:cmap0\|rom_inv_bar:rom21 " "Elaborating entity \"rom_inv_bar\" for hierarchy \"color_mapper:cmap0\|rom_inv_bar:rom21\"" {  } { { "Color_Mapper.sv" "rom21" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813312976 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "rom_inv_bar.sv(28) " "SystemVerilog warning at rom_inv_bar.sv(28): unique or priority keyword makes case statement complete" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 28 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1651813312994 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom_inv_bar.sv(16) " "Net \"mem.data_a\" at rom_inv_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312999 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom_inv_bar.sv(16) " "Net \"mem.waddr_a\" at rom_inv_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312999 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom_inv_bar.sv(16) " "Net \"mem.we_a\" at rom_inv_bar.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "rom_inv_bar.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/rom_inv_bar.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651813312999 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651813319089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.06.00:02:08 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl " "2022.05.06.00:02:08 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813328491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813338637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813339155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813353635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813353835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813354076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813354369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813354385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813354387 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651813355208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6339449/alt_sld_fab.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813355925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813355925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813356210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813356210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813356254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813356254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813356460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813356460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813356721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813356721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813356721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813356907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813356907 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalprojectsoc:u0\|finalprojectsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651813371952 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651813371952 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2080 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_shield_181745d6.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2080) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_shield_181745d6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651813371981 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1728 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_oil_5f9c5e01.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1728) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_oil_5f9c5e01.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651813372001 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 658 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_track_e6221e2b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (658) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_track_e6221e2b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651813372010 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 608 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_rock_54ed8ac1.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (608) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_rock_54ed8ac1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651813372019 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 480 C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_jet_5f9c5a31.hdl.mif " "Memory depth (512) in the design file differs from memory depth (480) in the Memory Initialization File \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/Lab61.ram0_rom_jet_5f9c5a31.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651813372025 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "start:start0\|rom_start:rom22\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"start:start0\|rom_start:rom22\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 73728 " "Parameter NUMWORDS_A set to 73728" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_start_mif.mif " "Parameter INIT_FILE set to rom_start_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_cone:rom16\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_cone:rom16\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2160 " "Parameter NUMWORDS_A set to 2160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_cone_54e564fb.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_cone_54e564fb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_life:rom14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_life:rom14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1560 " "Parameter NUMWORDS_A set to 1560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_nos:rom13\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_nos:rom13\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2160 " "Parameter NUMWORDS_A set to 2160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_barrel:rom5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_barrel:rom5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1680 " "Parameter NUMWORDS_A set to 1680" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_tree:rom4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_tree:rom4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3648 " "Parameter NUMWORDS_A set to 3648" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_star:rom10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_star:rom10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1520 " "Parameter NUMWORDS_A set to 1520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_star_54ecc831.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_star_54ecc831.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_cop:rom19\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_cop:rom19\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17408 " "Parameter NUMWORDS_A set to 17408" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_exp:rom6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_exp:rom6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_win:rom8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_win:rom8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25350 " "Parameter NUMWORDS_A set to 25350" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_win_mif.mif " "Parameter INIT_FILE set to rom_win_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_lose:rom7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_lose:rom7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76050 " "Parameter NUMWORDS_A set to 76050" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_lose_mif.mif " "Parameter INIT_FILE set to rom_lose_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_inv_bar:rom21\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_inv_bar:rom21\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1200 " "Parameter NUMWORDS_A set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_nos_bar:rom12\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_nos_bar:rom12\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1200 " "Parameter NUMWORDS_A set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_star_bar:rom11\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_star_bar:rom11\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6144 " "Parameter NUMWORDS_A set to 6144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_hp:rom9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_hp:rom9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18432 " "Parameter NUMWORDS_A set to 18432" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif " "Parameter INIT_FILE set to db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_car1:rom0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_car1:rom0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 41600 " "Parameter NUMWORDS_A set to 41600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_car1_mif.mif " "Parameter INIT_FILE set to rom_car1_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap0\|rom_car2:rom1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap0\|rom_car2:rom1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 41600 " "Parameter NUMWORDS_A set to 41600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE rom_car2_mif.mif " "Parameter INIT_FILE set to rom_car2_mif.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651813395023 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651813395023 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult19\"" {  } { { "Color_Mapper.sv" "Mult19" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult18\"" {  } { { "Color_Mapper.sv" "Mult18" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult17\"" {  } { { "Color_Mapper.sv" "Mult17" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult16\"" {  } { { "Color_Mapper.sv" "Mult16" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 549 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult11\"" {  } { { "Color_Mapper.sv" "Mult11" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 522 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult21\"" {  } { { "Color_Mapper.sv" "Mult21" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 574 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult9\"" {  } { { "Color_Mapper.sv" "Mult9" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap0\|Mult4\"" {  } { { "Color_Mapper.sv" "Mult4" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813395041 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651813395041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813395241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"start:start0\|rom_start:rom22\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 73728 " "Parameter \"NUMWORDS_A\" = \"73728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_start_mif.mif " "Parameter \"INIT_FILE\" = \"rom_start_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813395241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813395241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lj41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj41 " "Found entity 1: altsyncram_lj41" {  } { { "db/altsyncram_lj41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_lj41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813395484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813395484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cj9 " "Found entity 1: decode_cj9" {  } { { "db/decode_cj9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_cj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813397038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813397038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_v1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_v1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_v1b " "Found entity 1: mux_v1b" {  } { { "db/mux_v1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_v1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813397197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813397197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813397286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2160 " "Parameter \"NUMWORDS_A\" = \"2160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_cone_54e564fb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_cone_54e564fb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397286 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813397286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c461 " "Found entity 1: altsyncram_c461" {  } { { "db/altsyncram_c461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_c461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813397474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813397474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813397621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_life:rom14\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1560 " "Parameter \"NUMWORDS_A\" = \"1560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_life_54e1e8d7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397621 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813397621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b461 " "Found entity 1: altsyncram_b461" {  } { { "db/altsyncram_b461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_b461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813397785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813397785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813397911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_nos:rom13\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2160 " "Parameter \"NUMWORDS_A\" = \"2160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_nos_5f9ca194.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813397911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813397911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o161 " "Found entity 1: altsyncram_o161" {  } { { "db/altsyncram_o161.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_o161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813398144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813398144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813398377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1680 " "Parameter \"NUMWORDS_A\" = \"1680\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_barrel_31e94c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398377 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813398377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u761 " "Found entity 1: altsyncram_u761" {  } { { "db/altsyncram_u761.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_u761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813398604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813398604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813398784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3648 " "Parameter \"NUMWORDS_A\" = \"3648\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_tree_54ec9b64.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813398785 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813398785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4561.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4561 " "Found entity 1: altsyncram_4561" {  } { { "db/altsyncram_4561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_4561.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813398988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813398988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813399193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1520 " "Parameter \"NUMWORDS_A\" = \"1520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_star_54ecc831.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_star_54ecc831.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399194 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813399194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q461 " "Found entity 1: altsyncram_q461" {  } { { "db/altsyncram_q461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_q461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813399442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813399442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813399689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_cop:rom19\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17408 " "Parameter \"NUMWORDS_A\" = \"17408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_cop_5f9c9667.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813399689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813399689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5261 " "Found entity 1: altsyncram_5261" {  } { { "db/altsyncram_5261.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_5261.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813399888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813399888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4j9 " "Found entity 1: decode_4j9" {  } { { "db/decode_4j9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_4j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813400439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813400439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n1b " "Found entity 1: mux_n1b" {  } { { "db/mux_n1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_n1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813400645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813400645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813400846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_exp_5f9c8ffa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813400847 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813400847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5561.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5561 " "Found entity 1: altsyncram_5561" {  } { { "db/altsyncram_5561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_5561.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813401085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813401085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813401321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_win:rom8\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25350 " "Parameter \"NUMWORDS_A\" = \"25350\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_win_mif.mif " "Parameter \"INIT_FILE\" = \"rom_win_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813401322 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813401322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7c41 " "Found entity 1: altsyncram_7c41" {  } { { "db/altsyncram_7c41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_7c41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813401526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813401526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813402344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813402344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o1b " "Found entity 1: mux_o1b" {  } { { "db/mux_o1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_o1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813402553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813402553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813402698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_lose:rom7\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76050 " "Parameter \"NUMWORDS_A\" = \"76050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_lose_mif.mif " "Parameter \"INIT_FILE\" = \"rom_lose_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813402700 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813402700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf41 " "Found entity 1: altsyncram_hf41" {  } { { "db/altsyncram_hf41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_hf41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813402965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813402965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813405003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813405003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813405276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813405276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813405436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_inv_bar_d2c8ffff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405437 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813405437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_li61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_li61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_li61 " "Found entity 1: altsyncram_li61" {  } { { "db/altsyncram_li61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_li61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813405658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813405658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813405848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_nos_bar:rom12\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_nos_bar_54765ab3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813405848 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813405848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc61 " "Found entity 1: altsyncram_gc61" {  } { { "db/altsyncram_gc61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_gc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813406030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813406030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813406187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_star_bar:rom11\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6144 " "Parameter \"NUMWORDS_A\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_star_bar_7afcdac7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813406188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7m61 " "Found entity 1: altsyncram_7m61" {  } { { "db/altsyncram_7m61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_7m61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813406338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813406338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813406535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_hp:rom9\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18432 " "Parameter \"NUMWORDS_A\" = \"18432\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab61.ram0_rom_hp_ebcb269c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813406535 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813406535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m261.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m261.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m261 " "Found entity 1: altsyncram_m261" {  } { { "db/altsyncram_m261.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_m261.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813406686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813406686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813407092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 41600 " "Parameter \"NUMWORDS_A\" = \"41600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_car1_mif.mif " "Parameter \"INIT_FILE\" = \"rom_car1_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813407093 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813407093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tc41 " "Found entity 1: altsyncram_tc41" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813407261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813407261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8j9 " "Found entity 1: decode_8j9" {  } { { "db/decode_8j9.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/decode_8j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813408062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813408062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r1b " "Found entity 1: mux_r1b" {  } { { "db/mux_r1b.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mux_r1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813408206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813408206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813408304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cmap0\|rom_car2:rom1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 41600 " "Parameter \"NUMWORDS_A\" = \"41600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE rom_car2_mif.mif " "Parameter \"INIT_FILE\" = \"rom_car2_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813408304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813408304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc41 " "Found entity 1: altsyncram_uc41" {  } { { "db/altsyncram_uc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_uc41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813408470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813408470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813409424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult19 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813409425 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813409425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813409833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813410033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813410346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rg " "Found entity 1: add_sub_9rg" {  } { { "db/add_sub_9rg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_9rg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813410505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813410505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813410604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813410700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813410868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813410868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult19\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult19\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 564 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult18 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411095 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813411095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult18\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult18\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 559 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult17\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813411805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult17 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813411805 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 554 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813411805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813413394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413394 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813413394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4qs " "Found entity 1: mult_4qs" {  } { { "db/mult_4qs.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/mult_4qs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813413557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813413557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813413663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813413663 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813413663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813413746 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 466 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813413871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813414500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult9 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813414500 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813414500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813414575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813414680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813414755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813414918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813414918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813415320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813415320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult9\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 516 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap0\|lpm_mult:Mult4 " "Instantiated megafunction \"color_mapper:cmap0\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651813415491 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651813415491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813415800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0qg " "Found entity 1: add_sub_0qg" {  } { { "db/add_sub_0qg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_0qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813415987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813415987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813416095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813416192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651813416363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813416363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap0\|lpm_mult:Mult4\|altshift:external_latency_ffs color_mapper:cmap0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap0\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 489 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813416467 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cmap0\|rom_car1:rom0\|altsyncram:mem_rtl_0\|altsyncram_tc41:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tc41.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_tc41.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 44 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_car1:rom0|altsyncram:mem_rtl_0|altsyncram_tc41:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\|altsyncram_li61:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_inv_bar:rom21\|altsyncram:mem_rtl_0\|altsyncram_li61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_li61.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_li61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 144 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_inv_bar:rom21|altsyncram:mem_rtl_0|altsyncram_li61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\|altsyncram_5561:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_exp:rom6\|altsyncram:mem_rtl_0\|altsyncram_5561:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_5561.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 69 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_exp:rom6|altsyncram:mem_rtl_0|altsyncram_5561:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\|altsyncram_q461:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_star:rom10\|altsyncram:mem_rtl_0\|altsyncram_q461:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_q461.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 89 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_star:rom10|altsyncram:mem_rtl_0|altsyncram_q461:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\|altsyncram_4561:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_tree:rom4\|altsyncram:mem_rtl_0\|altsyncram_4561:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4561.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_4561.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 59 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_tree:rom4|altsyncram:mem_rtl_0|altsyncram_4561:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\|altsyncram_u761:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_barrel:rom5\|altsyncram:mem_rtl_0\|altsyncram_u761:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u761.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_u761.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 64 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_barrel:rom5|altsyncram:mem_rtl_0|altsyncram_u761:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_c461.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 119 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_cone:rom16|altsyncram:mem_rtl_0|altsyncram_c461:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:cmap0\|rom_cone:rom16\|altsyncram:mem_rtl_0\|altsyncram_c461:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c461.tdf" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/db/altsyncram_c461.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 119 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 300 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813416756 "|finalproject|color_mapper:cmap0|rom_cone:rom16|altsyncram:mem_rtl_0|altsyncram_c461:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651813416756 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651813416756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651813418630 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651813419020 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651813419020 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651813419020 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651813419020 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651813419020 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651813419020 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651813419021 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651813419021 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651813419021 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651813419021 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 356 -1 0 } } { "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 352 -1 0 } } { "finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 306 -1 0 } } { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } } { "objects.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/objects.sv" 74 -1 0 } } { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 4 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 243 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 132 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } } { "car.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/car.sv" 42 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_jtag_uart_0.v" 398 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_spi_0.v" 253 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 272 -1 0 } } { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 7 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_timer_0.v" 181 -1 0 } } { "finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651813419142 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651813419143 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[0\] stars:stars0\|Star_X_Pos\[0\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[0\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[0\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[1\] stars:stars0\|Star_X_Pos\[1\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[1\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[1\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[2\] stars:stars0\|Star_X_Pos\[2\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[2\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[2\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[4\] stars:stars0\|Star_X_Pos\[4\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[4\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[4\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Motion\[10\] stars:stars0\|Star_Y_Motion\[10\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Motion\[10\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Motion\[10\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_Y_Motion[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[3\] stars:stars0\|Star_Y_Pos\[3\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[3\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[4\] stars:stars0\|Star_Y_Pos\[4\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[4\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[5\] stars:stars0\|Star_Y_Pos\[5\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[5\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[6\] stars:stars0\|Star_X_Pos\[6\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[6\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[6\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Pos\[9\] stars:stars0\|Star_X_Pos\[9\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Pos\[9\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Pos\[9\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[7\] stars:stars0\|Star_Y_Pos\[7\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[7\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_Y_Pos\[8\] stars:stars0\|Star_Y_Pos\[8\]~_emulated stars:stars0\|Star_Y_Motion\[10\]~1 " "Register \"stars:stars0\|Star_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_Y_Pos\[8\]~_emulated\" and latch \"stars:stars0\|Star_Y_Motion\[10\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[16][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\] lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~5 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[0\]~5\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[17\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[17][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[18\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[18][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[19\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[19][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[12\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[12][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[13\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[14\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[14][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[15\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[0\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\] lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\]~_emulated lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 " "Register \"lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\]\" is converted into an equivalent circuit using register \"lanes:lanes0\|Stripe_Y_Motion\[11\]\[1\]~_emulated\" and latch \"lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1\"" {  } { { "lanes.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/lanes.sv" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|lanes:lanes0|Stripe_Y_Motion[11][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Motion\[1\] stars:stars0\|Star_X_Motion\[1\]~_emulated stars:stars0\|Star_X_Motion\[1\]~1 " "Register \"stars:stars0\|Star_X_Motion\[1\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Motion\[1\]~_emulated\" and latch \"stars:stars0\|Star_X_Motion\[1\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stars:stars0\|Star_X_Motion\[10\] stars:stars0\|Star_X_Motion\[10\]~_emulated stars:stars0\|Star_X_Pos\[0\]~1 " "Register \"stars:stars0\|Star_X_Motion\[10\]\" is converted into an equivalent circuit using register \"stars:stars0\|Star_X_Motion\[10\]~_emulated\" and latch \"stars:stars0\|Star_X_Pos\[0\]~1\"" {  } { { "stars.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/stars.sv" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651813419147 "|finalproject|stars:stars0|Star_X_Motion[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651813419147 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813500730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813500730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813500730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813500730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813500730 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813500730 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651813500730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651813500732 "|finalproject|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651813500732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813502043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "315 " "315 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651813535861 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|carDistX\[0\]~22 " "Logic cell \"color_mapper:cmap0\|carDistX\[0\]~22\"" {  } { { "Color_Mapper.sv" "carDistX\[0\]~22" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|carDistX\[1\]~24 " "Logic cell \"color_mapper:cmap0\|carDistX\[1\]~24\"" {  } { { "Color_Mapper.sv" "carDistX\[1\]~24" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|copDistX\[0\]~22 " "Logic cell \"color_mapper:cmap0\|copDistX\[0\]~22\"" {  } { { "Color_Mapper.sv" "copDistX\[0\]~22" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|copDistX\[1\]~24 " "Logic cell \"color_mapper:cmap0\|copDistX\[1\]~24\"" {  } { { "Color_Mapper.sv" "copDistX\[1\]~24" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|jetDistX\[0\]~20 " "Logic cell \"color_mapper:cmap0\|jetDistX\[0\]~20\"" {  } { { "Color_Mapper.sv" "jetDistX\[0\]~20" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|trackDistX2\[0\]~12 " "Logic cell \"color_mapper:cmap0\|trackDistX2\[0\]~12\"" {  } { { "Color_Mapper.sv" "trackDistX2\[0\]~12" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap0\|trackDistX2\[1\]~14 " "Logic cell \"color_mapper:cmap0\|trackDistX2\[1\]~14\"" {  } { { "Color_Mapper.sv" "trackDistX2\[1\]~14" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813536058 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651813536058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813536871 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651813536871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/output_files/Lab61.map.smsg " "Generated suppressed messages file C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/output_files/Lab61.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813539805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651813552801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651813552801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651813555401 "|finalproject|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651813555401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9961 " "Implemented 9961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651813555402 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651813555402 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651813555402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9509 " "Implemented 9509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651813555402 ""} { "Info" "ICUT_CUT_TM_RAMS" "303 " "Implemented 303 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651813555402 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651813555402 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651813555402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651813555402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651813555947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 00:05:55 2022 " "Processing ended: Fri May 06 00:05:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651813555947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:57 " "Elapsed time: 00:04:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651813555947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651813555947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651813555947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651813559502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651813559521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 00:05:58 2022 " "Processing started: Fri May 06 00:05:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651813559521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651813559521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab61 -c Lab61 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab61 -c Lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651813559521 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651813560205 ""}
{ "Info" "0" "" "Project  = Lab61" {  } {  } 0 0 "Project  = Lab61" 0 0 "Fitter" 0 0 1651813560206 ""}
{ "Info" "0" "" "Revision = Lab61" {  } {  } 0 0 "Revision = Lab61" 0 0 "Fitter" 0 0 1651813560206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651813560843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651813560844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab61 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab61\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651813561077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651813561179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651813561179 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651813561338 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651813561338 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651813561338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651813561943 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651813561965 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651813563194 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651813563194 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 22245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651813563311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 22247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651813563311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 22249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651813563311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 22251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651813563311 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651813563311 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651813563312 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651813563312 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651813563312 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651813563312 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651813563323 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651813564701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651813568678 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651813568693 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651813568693 ""}
{ "Info" "ISTA_SDC_FOUND" "finalprojectsoc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'finalprojectsoc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651813568817 ""}
{ "Info" "ISTA_SDC_FOUND" "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651813568852 ""}
{ "Info" "ISTA_SDC_FOUND" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651813568872 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813569008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651813569008 "|finalproject|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "startKey0 " "Node: startKey0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register objects:obj0\|Obj_X_Pos\[0\]\[8\] startKey0 " "Register objects:obj0\|Obj_X_Pos\[0\]\[8\] is being clocked by startKey0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813569008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651813569008 "|finalproject|startKey0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register startKey0 vga_controller:vga0\|vs " "Register startKey0 is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813569008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651813569008 "|finalproject|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|vs vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|vs is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813569009 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651813569009 "|finalproject|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stars:stars0\|Star_Y_Motion\[10\]~1 KEY\[0\] " "Latch stars:stars0\|Star_Y_Motion\[10\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813569009 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651813569009 "|finalproject|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651813569010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651813569010 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813569232 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813569232 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651813569232 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813569233 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813569233 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813569233 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1651813569233 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651813569234 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651813569234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651813569234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651813569234 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651813569234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570722 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570723 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570723 ""}  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 22220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570724 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570724 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 21647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga0\|vs  " "Automatically promoted node vga_controller:vga0\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Destination node comb~3" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Destination node comb~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~1 " "Destination node comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 22174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570724 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570724 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 3091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570725 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570726 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570726 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 7126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga0\|clkdiv  " "Automatically promoted node vga_controller:vga0\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga0\|clkdiv~0 " "Destination node vga_controller:vga0\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 16940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570727 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 3086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_h  " "Automatically promoted node Reset_h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[10\] " "Destination node color_mapper:cmap0\|carLeft\[10\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[9\] " "Destination node color_mapper:cmap0\|carLeft\[9\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[8\] " "Destination node color_mapper:cmap0\|carLeft\[8\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[7\] " "Destination node color_mapper:cmap0\|carLeft\[7\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[6\] " "Destination node color_mapper:cmap0\|carLeft\[6\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[5\] " "Destination node color_mapper:cmap0\|carLeft\[5\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[4\] " "Destination node color_mapper:cmap0\|carLeft\[4\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[3\] " "Destination node color_mapper:cmap0\|carLeft\[3\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carLeft\[2\] " "Destination node color_mapper:cmap0\|carLeft\[2\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cmap0\|carRight\[6\] " "Destination node color_mapper:cmap0\|carRight\[6\]" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/Color_Mapper.sv" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651813570727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570727 ""}  } { { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 6117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalprojectsoc:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node finalprojectsoc:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node finalprojectsoc:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 10927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570730 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570730 ""}  } { { "finalprojectsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 3113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalprojectsoc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node finalprojectsoc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|active_rnw~3 " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|active_rnw~3" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 11327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|active_cs_n~0 " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|active_cs_n~0" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 11356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|active_cs_n~1 " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|active_cs_n~1" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 11357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|i_refs\[0\] " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|i_refs\[0\]" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|i_refs\[2\] " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|i_refs\[2\]" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|i_refs\[1\] " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|i_refs\[1\]" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570731 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570731 ""}  } { { "finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 6126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~4  " "Automatically promoted node comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|start_on " "Destination node start:start0\|start_on" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|lane_on " "Destination node start:start0\|lane_on" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|startDistY\[9\] " "Destination node start:start0\|startDistY\[9\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|startDistY\[10\] " "Destination node start:start0\|startDistY\[10\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|startDistY\[11\] " "Destination node start:start0\|startDistY\[11\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|startDistY\[8\] " "Destination node start:start0\|startDistY\[8\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|startDistY\[6\] " "Destination node start:start0\|startDistY\[6\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|startDistY\[7\] " "Destination node start:start0\|startDistY\[7\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|stripeDistY\[17\]\[7\] " "Destination node start:start0\|stripeDistY\[17\]\[7\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start:start0\|stripeDistY\[17\]\[6\] " "Destination node start:start0\|stripeDistY\[17\]\[6\]" {  } { { "start.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/start.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651813570733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570733 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 8847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570735 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finalprojectsoc:u0\|finalprojectsoc_nios2_gen2_0:nios2_gen2_0\|finalprojectsoc_nios2_gen2_0_cpu:cpu\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci\|finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalprojectsoc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651813570736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 15394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651813570736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651813570736 ""}  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 4259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651813570736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651813573950 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651813573975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651813573978 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651813574010 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651813574108 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651813574108 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651813574108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651813574110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651813574157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651813576674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651813576699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "17 Embedded multiplier block " "Packed 17 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651813576699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651813576699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651813576699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "51 " "Created 51 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651813576699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651813576699 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"finalprojectsoc:u0\|finalprojectsoc_sdram_pll:sdram_pll\|finalprojectsoc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 150 -1 0 } } { "finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/submodules/finalprojectsoc_sdram_pll.v" 294 0 0 } } { "finalprojectsoc/synthesis/finalprojectsoc.v" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc/synthesis/finalprojectsoc.v" 245 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 182 0 0 } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1651813577204 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651813578597 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651813578597 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651813578601 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651813578629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651813583456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651813587972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651813588191 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651813609855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651813609855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651813613823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651813620253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651813620253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651813621729 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651813621729 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651813621729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651813621733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.24 " "Total time spent on timing analysis during the Fitter is 2.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651813622423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651813622593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651813631025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651813631035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651813641471 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651813646164 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651813648409 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "finalproject.sv" "" { Text "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalproject.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651813648564 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651813648564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/output_files/Lab61.fit.smsg " "Generated suppressed messages file C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/output_files/Lab61.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651813649818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651813657907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 00:07:37 2022 " "Processing ended: Fri May 06 00:07:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651813657907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651813657907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651813657907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651813657907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651813660581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651813660597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 00:07:40 2022 " "Processing started: Fri May 06 00:07:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651813660597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651813660597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab61 -c Lab61 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab61 -c Lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651813660597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651813662207 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651813667158 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651813667405 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc.sopcinfo " "The file, C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/finalprojectsoc.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1651813667682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651813669699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 00:07:49 2022 " "Processing ended: Fri May 06 00:07:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651813669699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651813669699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651813669699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651813669699 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651813670971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651813672607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651813672623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 00:07:51 2022 " "Processing started: Fri May 06 00:07:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651813672623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651813672623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab61 -c Lab61 " "Command: quartus_sta Lab61 -c Lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651813672623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651813672987 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651813675620 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1651813675620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651813676485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651813676485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813676573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813676573 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651813677627 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651813678050 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651813678050 ""}
{ "Info" "ISTA_SDC_FOUND" "finalprojectsoc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'finalprojectsoc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651813678185 ""}
{ "Info" "ISTA_SDC_FOUND" "finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'finalprojectsoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651813678218 ""}
{ "Info" "ISTA_SDC_FOUND" "finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'finalprojectsoc/synthesis/submodules/finalprojectsoc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651813678237 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813678352 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813678352 "|finalproject|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "startKey0 " "Node: startKey0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register objects:obj0\|Obj_X_Pos\[7\]\[8\] startKey0 " "Register objects:obj0\|Obj_X_Pos\[7\]\[8\] is being clocked by startKey0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813678353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813678353 "|finalproject|startKey0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register startKey0 vga_controller:vga0\|vs " "Register startKey0 is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813678353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813678353 "|finalproject|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|vs vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|vs is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813678353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813678353 "|finalproject|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 KEY\[0\] " "Latch lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813678353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813678353 "|finalproject|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651813678355 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651813678355 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813678523 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813678523 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651813678523 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813678524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813678524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813678524 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651813678524 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651813678525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651813678705 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651813678721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.888 " "Worst-case setup slack is 45.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.888               0.000 altera_reserved_tck  " "   45.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813678732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813678741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.408 " "Worst-case recovery slack is 47.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.408               0.000 altera_reserved_tck  " "   47.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813678747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.173 " "Worst-case removal slack is 1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173               0.000 altera_reserved_tck  " "    1.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813678753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.628 " "Worst-case minimum pulse width slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813678757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813678757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.453 ns " "Worst Case Available Settling Time: 197.453 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813678859 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651813678859 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651813678871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651813678967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651813689808 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813690931 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813690931 "|finalproject|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "startKey0 " "Node: startKey0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register objects:obj0\|Obj_X_Pos\[7\]\[8\] startKey0 " "Register objects:obj0\|Obj_X_Pos\[7\]\[8\] is being clocked by startKey0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813690931 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813690931 "|finalproject|startKey0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register startKey0 vga_controller:vga0\|vs " "Register startKey0 is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813690931 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813690931 "|finalproject|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|vs vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|vs is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813690932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813690932 "|finalproject|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 KEY\[0\] " "Latch lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813690932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813690932 "|finalproject|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651813690933 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651813690933 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813690944 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813690944 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651813690944 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813690944 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813690944 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813690944 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651813690944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.240 " "Worst-case setup slack is 46.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.240               0.000 altera_reserved_tck  " "   46.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813690967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813690977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.593 " "Worst-case recovery slack is 47.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.593               0.000 altera_reserved_tck  " "   47.593               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813690985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.071 " "Worst-case removal slack is 1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 altera_reserved_tck  " "    1.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813690991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.653 " "Worst-case minimum pulse width slack is 49.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.653               0.000 altera_reserved_tck  " "   49.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813690995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813690995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.683 ns " "Worst Case Available Settling Time: 197.683 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813691079 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651813691079 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651813691088 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register finalprojectsoc:u0\|finalprojectsoc_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813691858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813691858 "|finalproject|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "startKey0 " "Node: startKey0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register objects:obj0\|Obj_X_Pos\[7\]\[8\] startKey0 " "Register objects:obj0\|Obj_X_Pos\[7\]\[8\] is being clocked by startKey0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813691858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813691858 "|finalproject|startKey0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register startKey0 vga_controller:vga0\|vs " "Register startKey0 is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813691858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813691858 "|finalproject|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|vs vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|vs is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813691858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813691858 "|finalproject|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 KEY\[0\] " "Latch lanes:lanes0\|Stripe_Y_Motion\[16\]\[1\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651813691859 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651813691859 "|finalproject|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651813691859 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651813691859 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813691875 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651813691875 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651813691875 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813691875 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813691875 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651813691875 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651813691875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.484 " "Worst-case setup slack is 48.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.484               0.000 altera_reserved_tck  " "   48.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813691890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813691898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.069 " "Worst-case recovery slack is 49.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.069               0.000 altera_reserved_tck  " "   49.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813691905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 altera_reserved_tck  " "    0.497               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813691913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651813691916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651813691916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.934 ns " "Worst Case Available Settling Time: 198.934 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651813692019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651813692019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651813694598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651813694634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 63 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651813695001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 00:08:15 2022 " "Processing ended: Fri May 06 00:08:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651813695001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651813695001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651813695001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651813695001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651813697113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651813697129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 00:08:16 2022 " "Processing started: Fri May 06 00:08:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651813697129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651813697129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab61 -c Lab61 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab61 -c Lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651813697129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651813699547 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1651813700616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab61.svo C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/simulation/modelsim/ simulation " "Generated file Lab61.svo in folder \"C:/Users/Shane Landon Olson/OneDrive/School/SP22/ECE 385/Final Project/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651813704471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651813706361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 00:08:26 2022 " "Processing ended: Fri May 06 00:08:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651813706361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651813706361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651813706361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651813706361 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 405 s " "Quartus Prime Full Compilation was successful. 0 errors, 405 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651813707437 ""}
