// Seed: 3346080959
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    output wand id_5
);
  always @(-1 or 1) begin : LABEL_0
    if (1) disable id_7;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd97
) (
    output supply1 id_0
    , id_6,
    output uwire id_1,
    input tri id_2
    , id_7,
    output tri id_3,
    input uwire id_4
);
  assign id_3 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_2,
      id_4,
      id_1
  );
  wire id_9, id_10, id_11, id_12, _id_13;
  wire id_14;
  logic [id_13 : id_13  *  -1] id_15 = 1'b0 == 1'b0;
endmodule
