OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.2700  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.1040
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.1040
[INFO GRT-0019] Found 2171 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 106
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 26259

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal      68450         34040          50.27%
M3         Vertical       513375        238518          53.54%
M4         Horizontal     376475        171672          54.40%
M5         Vertical       376475        168486          55.25%
M6         Horizontal     171125         65328          61.82%
M7         Vertical       171125         69552          59.36%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 130443
[INFO GRT-0198] Via related Steiner nodes: 7317
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 164864
[INFO GRT-0112] Final usage 3D: 731777

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2               34040         16503           48.48%             0 /  0 /  0
M3              238518         91131           38.21%             0 /  0 /  0
M4              171672         76471           44.54%             0 /  0 /  0
M5              168486         28514           16.92%             0 /  0 /  0
M6               65328         22615           34.62%             0 /  0 /  0
M7               69552          1951            2.81%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           747596        237185           31.73%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 168627 um
[INFO GRT-0014] Routed nets: 17528

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -1369.08

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -146.45

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -146.45

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23008_/CLK ^
 250.80
_21901_/CLK v
 224.07      0.00      26.73


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23006_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.24                           rst_ni (net)
                  0.26    0.08  100.08 ^ hold4/A (BUFx4_ASAP7_75t_R)
                  9.11   19.42  119.50 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    0.70                           net495 (net)
                  9.11    0.02  119.52 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  9.82   22.65  142.17 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    1.10                           net492 (net)
                  9.82    0.13  142.29 ^ hold5/A (BUFx4_ASAP7_75t_R)
                  9.21   22.44  164.74 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net496 (net)
                  9.21    0.02  164.76 ^ input10/A (BUFx3_ASAP7_75t_R)
                  6.66   15.58  180.34 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    0.69                           net10 (net)
                  6.66    0.04  180.37 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.19   21.44  201.81 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net497 (net)
                  9.19    0.07  201.88 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  8.99   22.08  223.97 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net493 (net)
                  8.99    0.01  223.98 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 18.92   28.03  252.01 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    5.19                           net498 (net)
                 18.96    0.45  252.47 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                  6.16    7.10  259.56 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
     1    0.83                           _00016_ (net)
                  6.16    0.06  259.62 v hold3/A (BUFx4_ASAP7_75t_R)
                 35.09   38.78  298.40 v hold3/Y (BUFx4_ASAP7_75t_R)
    16   15.10                           net494 (net)
                 35.14    0.79  299.19 v _23006_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                299.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16    3.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99   33.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.39    1.36   34.52 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.73   46.13   80.65 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 51.89    1.72   82.37 ^ clkbuf_leaf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 74.38   63.80  146.17 ^ clkbuf_leaf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.41                           clknet_leaf_0_clk_i (net)
                 74.49    1.70  147.88 ^ _14830_/A (AND2x2_ASAP7_75t_R)
                 12.21   31.12  179.00 ^ _14830_/Y (AND2x2_ASAP7_75t_R)
     1    1.21                           cg_we_global.clk_o (net)
                 12.21    0.14  179.14 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 10.63   24.30  203.44 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    1.52                           clknet_0_cg_we_global.clk_o (net)
                 10.64    0.17  203.61 ^ clkbuf_1_0__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.98   29.64  233.25 ^ clkbuf_1_0__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    5.87                           clknet_1_0__leaf_cg_we_global.clk_o (net)
                 19.99    0.16  233.40 ^ _23006_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  233.40   clock reconvergence pessimism
                         57.77  291.17   library removal time
                                291.17   data required time
-----------------------------------------------------------------------------
                                291.17   data required time
                               -299.19   data arrival time
-----------------------------------------------------------------------------
                                  8.01   slack (MET)


Startpoint: _22796_ (negative level-sensitive latch clocked by clk)
Endpoint: _14830_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16  503.16 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 20.08   32.03  535.19 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 20.40    1.36  536.55 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 43.65   46.06  582.61 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 45.74    5.13  587.74 v clkbuf_leaf_18_clk_i/A (BUFx4_ASAP7_75t_R)
                 25.51   47.36  635.11 v clkbuf_leaf_18_clk_i/Y (BUFx4_ASAP7_75t_R)
     6    9.20                           clknet_leaf_18_clk_i (net)
                 25.86    1.65  636.75 v _22796_/CLK (DLLx1_ASAP7_75t_R)
                 15.66   37.23  673.98 ^ _22796_/Q (DLLx1_ASAP7_75t_R)
     1    1.11                           cg_we_global.en_latch (net)
                 15.66    0.12  674.10 ^ _14830_/B (AND2x2_ASAP7_75t_R)
                                674.10   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16  503.16 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 20.08   32.03  535.19 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 20.40    1.36  536.55 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 43.65   46.06  582.61 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 43.84    1.72  584.33 v clkbuf_leaf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 61.05   61.75  646.08 v clkbuf_leaf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.41                           clknet_leaf_0_clk_i (net)
                 61.18    1.69  647.77 v _14830_/A (AND2x2_ASAP7_75t_R)
                          0.00  647.77   clock reconvergence pessimism
                          0.00  647.77   clock gating hold time
                                647.77   data required time
-----------------------------------------------------------------------------
                                647.77   data required time
                               -674.10   data arrival time
-----------------------------------------------------------------------------
                                 26.33   slack (MET)


Startpoint: waddr_a_i[6] (input port clocked by clk)
Endpoint: _17031_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v waddr_a_i[6] (in)
     1    1.00                           waddr_a_i[6] (net)
                  0.17    0.05  100.05 v hold75/A (BUFx4_ASAP7_75t_R)
                 10.47   22.65  122.70 v hold75/Y (BUFx4_ASAP7_75t_R)
     1    1.33                           net566 (net)
                 10.47    0.07  122.77 v input17/A (BUFx12_ASAP7_75t_R)
                 22.11   27.76  150.54 v input17/Y (BUFx12_ASAP7_75t_R)
     9   17.09                           net17 (net)
                 26.87    5.16  155.70 v _13837_/B (AND3x4_ASAP7_75t_R)
                 51.42   48.32  204.02 v _13837_/Y (AND3x4_ASAP7_75t_R)
    33   23.25                           _06659_ (net)
                 51.63    2.05  206.07 v _13864_/B (AND2x2_ASAP7_75t_R)
                  9.28   32.08  238.15 v _13864_/Y (AND2x2_ASAP7_75t_R)
     1    0.83                           gen_sub_units_scm[15].sub_unit_i.gen_cg_word_iter[8].cg_i.en_i (net)
                  9.28    0.05  238.21 v _17031_/D (DLLx1_ASAP7_75t_R)
                                238.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16    3.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99   33.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.39    1.36   34.52 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.73   46.13   80.65 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 53.19    4.73   85.38 ^ clkbuf_leaf_16_clk_i/A (BUFx4_ASAP7_75t_R)
                 57.85   58.84  144.22 ^ clkbuf_leaf_16_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.75                           clknet_leaf_16_clk_i (net)
                 58.16    2.42  146.65 ^ _14397_/A (AND2x2_ASAP7_75t_R)
                 14.50   29.87  176.51 ^ _14397_/Y (AND2x2_ASAP7_75t_R)
     1    1.61                           gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 14.52    0.31  176.82 ^ clkbuf_0_gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 14.30   27.32  204.15 ^ clkbuf_0_gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.18                           clknet_0_gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 14.32    0.31  204.46 ^ clkbuf_2_3__f_gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.47   29.49  233.95 ^ clkbuf_2_3__f_gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     7    4.92                           clknet_2_3__leaf_gen_sub_units_scm[15].sub_unit_i.cg_we_global.clk_o (net)
                 18.55    0.69  234.64 ^ _17031_/CLK (DLLx1_ASAP7_75t_R)
                          0.00  234.64   clock reconvergence pessimism
                          5.93  240.57   library hold time
                                240.57   data required time
-----------------------------------------------------------------------------
                                240.57   data required time
                               -238.21   data arrival time
-----------------------------------------------------------------------------
                                 -2.36   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23004_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.24                           rst_ni (net)
                  0.26    0.08  100.08 ^ hold4/A (BUFx4_ASAP7_75t_R)
                  9.11   19.42  119.50 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    0.70                           net495 (net)
                  9.11    0.02  119.52 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  9.82   22.65  142.17 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    1.10                           net492 (net)
                  9.82    0.13  142.29 ^ hold5/A (BUFx4_ASAP7_75t_R)
                  9.21   22.44  164.74 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net496 (net)
                  9.21    0.02  164.76 ^ input10/A (BUFx3_ASAP7_75t_R)
                  6.66   15.58  180.34 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    0.69                           net10 (net)
                  6.66    0.04  180.37 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.19   21.44  201.81 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net497 (net)
                  9.19    0.07  201.88 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  8.99   22.08  223.97 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net493 (net)
                  8.99    0.01  223.98 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 18.92   28.03  252.01 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    5.19                           net498 (net)
                 18.96    0.45  252.47 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                  6.16    7.10  259.56 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
     1    0.83                           _00016_ (net)
                  6.16    0.06  259.62 v hold3/A (BUFx4_ASAP7_75t_R)
                 35.09   38.78  298.40 v hold3/Y (BUFx4_ASAP7_75t_R)
    16   15.10                           net494 (net)
                 35.24    1.32  299.72 v _23004_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                299.72   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16 1003.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99 1033.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.39    1.36 1034.52 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.73   46.13 1080.65 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 51.89    1.72 1082.37 ^ clkbuf_leaf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 74.38   63.80 1146.17 ^ clkbuf_leaf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.41                           clknet_leaf_0_clk_i (net)
                 74.49    1.70 1147.88 ^ _14830_/A (AND2x2_ASAP7_75t_R)
                 10.73   31.12 1179.00 ^ _14830_/Y (AND2x2_ASAP7_75t_R)
     1    1.21                           cg_we_global.clk_o (net)
                 10.74    0.14 1179.14 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 10.63   23.76 1202.90 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    1.52                           clknet_0_cg_we_global.clk_o (net)
                 10.64    0.16 1203.06 ^ clkbuf_1_1__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.00   27.78 1230.84 ^ clkbuf_1_1__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     7    4.61                           clknet_1_1__leaf_cg_we_global.clk_o (net)
                 18.08    0.70 1231.54 ^ _23004_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1231.54   clock reconvergence pessimism
                         39.55 1271.09   library recovery time
                               1271.09   data required time
-----------------------------------------------------------------------------
                               1271.09   data required time
                               -299.72   data arrival time
-----------------------------------------------------------------------------
                                971.37   slack (MET)


Startpoint: _21368_ (negative level-sensitive latch clocked by clk)
Endpoint: _14713_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16  503.16 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 20.08   32.03  535.19 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 20.40    1.36  536.55 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 43.65   46.06  582.61 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 45.37    4.69  587.31 v clkbuf_leaf_16_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.15   58.05  645.35 v clkbuf_leaf_16_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.73                           clknet_leaf_16_clk_i (net)
                 48.38    1.90  647.26 v _14712_/A (AND2x2_ASAP7_75t_R)
                 10.21   32.92  680.18 v _14712_/Y (AND2x2_ASAP7_75t_R)
     1    0.91                           gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 10.21    0.10  680.28 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 13.25   28.19  708.47 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.08                           clknet_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 13.26    0.07  708.54 v clkbuf_2_2__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 17.86   32.27  740.81 v clkbuf_2_2__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    5.57                           clknet_2_2__leaf_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 17.90    0.42  741.23 v _21368_/CLK (DLLx1_ASAP7_75t_R)
                 14.34   48.19  789.42 v _21368_/Q (DLLx1_ASAP7_75t_R)
     1    1.14                           gen_sub_units_scm[7].sub_unit_i.gen_cg_word_iter[31].cg_i.en_latch (net)
                 14.34    0.12  789.54 v _14713_/C (AND3x1_ASAP7_75t_R)
                                789.54   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16 1003.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99 1033.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.39    1.36 1034.52 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.73   46.13 1080.65 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 53.50    5.18 1085.83 ^ clkbuf_leaf_18_clk_i/A (BUFx4_ASAP7_75t_R)
                 29.03   46.33 1132.16 ^ clkbuf_leaf_18_clk_i/Y (BUFx4_ASAP7_75t_R)
     6    9.19                           clknet_leaf_18_clk_i (net)
                 29.12    0.93 1133.08 ^ _14713_/A (AND3x1_ASAP7_75t_R)
                          0.00 1133.08   clock reconvergence pessimism
                          0.00 1133.08   clock gating setup time
                               1133.08   data required time
-----------------------------------------------------------------------------
                               1133.08   data required time
                               -789.54   data arrival time
-----------------------------------------------------------------------------
                                343.54   slack (MET)


Startpoint: _15215_ (positive level-sensitive latch clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16    3.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99   33.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.15    0.62   33.78 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 49.91   43.33   77.11 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     8   17.57                           clknet_1_1__leaf_clk_i (net)
                 51.77    5.27   82.38 ^ clkbuf_leaf_9_clk_i/A (BUFx4_ASAP7_75t_R)
                 55.84   58.82  141.20 ^ clkbuf_leaf_9_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.41                           clknet_leaf_9_clk_i (net)
                 55.88    0.88  142.08 ^ _14904_/A (AND3x1_ASAP7_75t_R)
                 28.82   42.21  184.29 ^ _14904_/Y (AND3x1_ASAP7_75t_R)
     1    2.55                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o (net)
                 28.87    0.67  184.96 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 12.24   30.95  215.91 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.18                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o (net)
                 12.25    0.19  216.11 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 25.58   32.21  248.32 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    8.04                           clknet_1_0__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o (net)
                 25.84    1.44  249.76 ^ _15215_/CLK (DHLx1_ASAP7_75t_R)
                        430.06  679.82   time given to startpoint
                137.63    0.00  679.82 v _15215_/D (DHLx1_ASAP7_75t_R)
                 10.12   46.45  726.27 v _15215_/Q (DHLx1_ASAP7_75t_R)
     1    0.54                           gen_sub_units_scm[11].sub_unit_i.mem[3][2] (net)
                 10.12    0.03  726.29 v _12748_/B2 (AO32x1_ASAP7_75t_R)
                 13.50   30.37  756.67 v _12748_/Y (AO32x1_ASAP7_75t_R)
     1    0.77                           _05705_ (net)
                 13.50    0.05  756.71 v _12749_/D (OR4x2_ASAP7_75t_R)
                 31.34   55.95  812.67 v _12749_/Y (OR4x2_ASAP7_75t_R)
     1    4.73                           _05706_ (net)
                 31.60    1.61  814.28 v _12750_/D (OR4x2_ASAP7_75t_R)
                 30.40   58.69  872.97 v _12750_/Y (OR4x2_ASAP7_75t_R)
     1    4.54                           _05707_ (net)
                 30.63    1.48  874.45 v _12772_/A2 (AO22x2_ASAP7_75t_R)
                 17.09   34.35  908.80 v _12772_/Y (AO22x2_ASAP7_75t_R)
     1    2.32                           _05729_ (net)
                 17.14    0.50  909.30 v _12773_/C (AO221x2_ASAP7_75t_R)
                 39.59   51.35  960.65 v _12773_/Y (AO221x2_ASAP7_75t_R)
     1    7.45                           _05730_ (net)
                 41.07    4.15  964.80 v _12938_/B (OR4x2_ASAP7_75t_R)
                 24.71   56.84 1021.65 v _12938_/Y (OR4x2_ASAP7_75t_R)
     1    3.32                           net45 (net)
                 24.82    0.92 1022.57 v output45/A (BUFx2_ASAP7_75t_R)
                  7.48   23.82 1046.39 v output45/Y (BUFx2_ASAP7_75t_R)
     1    0.70                           rdata_a_o[2] (net)
                  7.48    0.06 1046.45 v rdata_a_o[2] (out)
                               1046.45   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -1046.45   data arrival time
-----------------------------------------------------------------------------
                               -146.45   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23004_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.24                           rst_ni (net)
                  0.26    0.08  100.08 ^ hold4/A (BUFx4_ASAP7_75t_R)
                  9.11   19.42  119.50 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    0.70                           net495 (net)
                  9.11    0.02  119.52 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  9.82   22.65  142.17 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    1.10                           net492 (net)
                  9.82    0.13  142.29 ^ hold5/A (BUFx4_ASAP7_75t_R)
                  9.21   22.44  164.74 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net496 (net)
                  9.21    0.02  164.76 ^ input10/A (BUFx3_ASAP7_75t_R)
                  6.66   15.58  180.34 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    0.69                           net10 (net)
                  6.66    0.04  180.37 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.19   21.44  201.81 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net497 (net)
                  9.19    0.07  201.88 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  8.99   22.08  223.97 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.66                           net493 (net)
                  8.99    0.01  223.98 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 18.92   28.03  252.01 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    5.19                           net498 (net)
                 18.96    0.45  252.47 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                  6.16    7.10  259.56 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
     1    0.83                           _00016_ (net)
                  6.16    0.06  259.62 v hold3/A (BUFx4_ASAP7_75t_R)
                 35.09   38.78  298.40 v hold3/Y (BUFx4_ASAP7_75t_R)
    16   15.10                           net494 (net)
                 35.24    1.32  299.72 v _23004_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                299.72   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16 1003.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99 1033.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.39    1.36 1034.52 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.73   46.13 1080.65 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 51.89    1.72 1082.37 ^ clkbuf_leaf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 74.38   63.80 1146.17 ^ clkbuf_leaf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.41                           clknet_leaf_0_clk_i (net)
                 74.49    1.70 1147.88 ^ _14830_/A (AND2x2_ASAP7_75t_R)
                 10.73   31.12 1179.00 ^ _14830_/Y (AND2x2_ASAP7_75t_R)
     1    1.21                           cg_we_global.clk_o (net)
                 10.74    0.14 1179.14 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 10.63   23.76 1202.90 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    1.52                           clknet_0_cg_we_global.clk_o (net)
                 10.64    0.16 1203.06 ^ clkbuf_1_1__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.00   27.78 1230.84 ^ clkbuf_1_1__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     7    4.61                           clknet_1_1__leaf_cg_we_global.clk_o (net)
                 18.08    0.70 1231.54 ^ _23004_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1231.54   clock reconvergence pessimism
                         39.55 1271.09   library recovery time
                               1271.09   data required time
-----------------------------------------------------------------------------
                               1271.09   data required time
                               -299.72   data arrival time
-----------------------------------------------------------------------------
                                971.37   slack (MET)


Startpoint: _21368_ (negative level-sensitive latch clocked by clk)
Endpoint: _14713_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16  503.16 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 20.08   32.03  535.19 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 20.40    1.36  536.55 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 43.65   46.06  582.61 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 45.37    4.69  587.31 v clkbuf_leaf_16_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.15   58.05  645.35 v clkbuf_leaf_16_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.73                           clknet_leaf_16_clk_i (net)
                 48.38    1.90  647.26 v _14712_/A (AND2x2_ASAP7_75t_R)
                 10.21   32.92  680.18 v _14712_/Y (AND2x2_ASAP7_75t_R)
     1    0.91                           gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 10.21    0.10  680.28 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 13.25   28.19  708.47 v clkbuf_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.08                           clknet_0_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 13.26    0.07  708.54 v clkbuf_2_2__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 17.86   32.27  740.81 v clkbuf_2_2__f_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    5.57                           clknet_2_2__leaf_gen_sub_units_scm[7].sub_unit_i.cg_we_global.clk_o (net)
                 17.90    0.42  741.23 v _21368_/CLK (DLLx1_ASAP7_75t_R)
                 14.34   48.19  789.42 v _21368_/Q (DLLx1_ASAP7_75t_R)
     1    1.14                           gen_sub_units_scm[7].sub_unit_i.gen_cg_word_iter[31].cg_i.en_latch (net)
                 14.34    0.12  789.54 v _14713_/C (AND3x1_ASAP7_75t_R)
                                789.54   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16 1003.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99 1033.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.39    1.36 1034.52 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 51.73   46.13 1080.65 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    11   18.95                           clknet_1_0__leaf_clk_i (net)
                 53.50    5.18 1085.83 ^ clkbuf_leaf_18_clk_i/A (BUFx4_ASAP7_75t_R)
                 29.03   46.33 1132.16 ^ clkbuf_leaf_18_clk_i/Y (BUFx4_ASAP7_75t_R)
     6    9.19                           clknet_leaf_18_clk_i (net)
                 29.12    0.93 1133.08 ^ _14713_/A (AND3x1_ASAP7_75t_R)
                          0.00 1133.08   clock reconvergence pessimism
                          0.00 1133.08   clock gating setup time
                               1133.08   data required time
-----------------------------------------------------------------------------
                               1133.08   data required time
                               -789.54   data arrival time
-----------------------------------------------------------------------------
                                343.54   slack (MET)


Startpoint: _15215_ (positive level-sensitive latch clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.22                           clk_i (net)
                 10.01    3.16    3.16 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 22.10   29.99   33.15 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    6.60                           clknet_0_clk_i (net)
                 22.15    0.62   33.78 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 49.91   43.33   77.11 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     8   17.57                           clknet_1_1__leaf_clk_i (net)
                 51.77    5.27   82.38 ^ clkbuf_leaf_9_clk_i/A (BUFx4_ASAP7_75t_R)
                 55.84   58.82  141.20 ^ clkbuf_leaf_9_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.41                           clknet_leaf_9_clk_i (net)
                 55.88    0.88  142.08 ^ _14904_/A (AND3x1_ASAP7_75t_R)
                 28.82   42.21  184.29 ^ _14904_/Y (AND3x1_ASAP7_75t_R)
     1    2.55                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o (net)
                 28.87    0.67  184.96 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 12.24   30.95  215.91 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.18                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o (net)
                 12.25    0.19  216.11 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 25.58   32.21  248.32 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    8.04                           clknet_1_0__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[3].cg_i.clk_o (net)
                 25.84    1.44  249.76 ^ _15215_/CLK (DHLx1_ASAP7_75t_R)
                        430.06  679.82   time given to startpoint
                137.63    0.00  679.82 v _15215_/D (DHLx1_ASAP7_75t_R)
                 10.12   46.45  726.27 v _15215_/Q (DHLx1_ASAP7_75t_R)
     1    0.54                           gen_sub_units_scm[11].sub_unit_i.mem[3][2] (net)
                 10.12    0.03  726.29 v _12748_/B2 (AO32x1_ASAP7_75t_R)
                 13.50   30.37  756.67 v _12748_/Y (AO32x1_ASAP7_75t_R)
     1    0.77                           _05705_ (net)
                 13.50    0.05  756.71 v _12749_/D (OR4x2_ASAP7_75t_R)
                 31.34   55.95  812.67 v _12749_/Y (OR4x2_ASAP7_75t_R)
     1    4.73                           _05706_ (net)
                 31.60    1.61  814.28 v _12750_/D (OR4x2_ASAP7_75t_R)
                 30.40   58.69  872.97 v _12750_/Y (OR4x2_ASAP7_75t_R)
     1    4.54                           _05707_ (net)
                 30.63    1.48  874.45 v _12772_/A2 (AO22x2_ASAP7_75t_R)
                 17.09   34.35  908.80 v _12772_/Y (AO22x2_ASAP7_75t_R)
     1    2.32                           _05729_ (net)
                 17.14    0.50  909.30 v _12773_/C (AO221x2_ASAP7_75t_R)
                 39.59   51.35  960.65 v _12773_/Y (AO221x2_ASAP7_75t_R)
     1    7.45                           _05730_ (net)
                 41.07    4.15  964.80 v _12938_/B (OR4x2_ASAP7_75t_R)
                 24.71   56.84 1021.65 v _12938_/Y (OR4x2_ASAP7_75t_R)
     1    3.32                           net45 (net)
                 24.82    0.92 1022.57 v output45/A (BUFx2_ASAP7_75t_R)
                  7.48   23.82 1046.39 v output45/Y (BUFx2_ASAP7_75t_R)
     1    0.70                           rdata_a_o[2] (net)
                  7.48    0.06 1046.45 v rdata_a_o[2] (out)
                               1046.45   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -1046.45   data arrival time
-----------------------------------------------------------------------------
                               -146.45   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_13447_/B1                            320.00  365.37  -45.37 (VIOLATED)
_11147_/B1                            320.00  364.78  -44.78 (VIOLATED)
_10930_/B1                            320.00  363.87  -43.87 (VIOLATED)
_11831_/B1                            320.00  363.56  -43.56 (VIOLATED)
_12524_/B1                            320.00  363.52  -43.52 (VIOLATED)
_07727_/B1                            320.00  363.43  -43.43 (VIOLATED)
_09804_/B1                            320.00  363.07  -43.07 (VIOLATED)
_11965_/B1                            320.00  362.54  -42.54 (VIOLATED)
_12316_/B1                            320.00  362.08  -42.08 (VIOLATED)
_08243_/A2                            320.00  360.63  -40.63 (VIOLATED)
_10123_/B1                            320.00  360.59  -40.59 (VIOLATED)
_09261_/A2                            320.00  359.37  -39.37 (VIOLATED)
_11787_/B1                            320.00  358.56  -38.56 (VIOLATED)
_13344_/A2                            320.00  358.53  -38.53 (VIOLATED)
_11398_/B1                            320.00  358.46  -38.46 (VIOLATED)
_10794_/B1                            320.00  356.26  -36.26 (VIOLATED)
_10602_/B1                            320.00  356.22  -36.22 (VIOLATED)
_10705_/B1                            320.00  356.08  -36.08 (VIOLATED)
_11432_/B1                            320.00  352.15  -32.15 (VIOLATED)
_07212_/B1                            320.00  347.00  -27.00 (VIOLATED)
_09848_/B1                            320.00  346.97  -26.97 (VIOLATED)
_09341_/B1                            320.00  345.84  -25.84 (VIOLATED)
_12759_/B1                            320.00  345.73  -25.73 (VIOLATED)
_12960_/B1                            320.00  345.48  -25.48 (VIOLATED)
_08217_/B1                            320.00  345.30  -25.30 (VIOLATED)
_13300_/B1                            320.00  345.16  -25.16 (VIOLATED)
_11331_/B1                            320.00  345.08  -25.08 (VIOLATED)
_09540_/B1                            320.00  344.72  -24.72 (VIOLATED)
_12741_/B1                            320.00  344.33  -24.33 (VIOLATED)
_10584_/B1                            320.00  342.61  -22.61 (VIOLATED)
_07591_/B1                            320.00  340.76  -20.76 (VIOLATED)
_08153_/A2                            320.00  340.56  -20.56 (VIOLATED)
_10662_/A2                            320.00  340.53  -20.53 (VIOLATED)
_08658_/B1                            320.00  339.34  -19.34 (VIOLATED)
_12821_/B1                            320.00  339.31  -19.31 (VIOLATED)
_09835_/B1                            320.00  336.56  -16.56 (VIOLATED)
_11481_/B1                            320.00  336.33  -16.33 (VIOLATED)
_08272_/A2                            320.00  334.40  -14.40 (VIOLATED)
_09443_/B1                            320.00  324.83   -4.83 (VIOLATED)
_09386_/B1                            320.00  320.00   -0.00 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
-45.369293212890625

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1418

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
33.51394271850586

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7273

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 40

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1046.4502

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-146.4502

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-13.994952

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.38e-03   1.97e-04   1.25e-06   5.58e-03  36.6%
Combinational          3.78e-03   5.90e-03   1.76e-06   9.68e-03  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.16e-03   6.10e-03   3.02e-06   1.53e-02 100.0%
                          60.0%      39.9%       0.0%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 3054 u^2 33% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 1089.128
[INFO FLW-0009] Clock clk slack -146.450
[INFO FLW-0011] Path endpoint count 9810
Elapsed time: 0:34.73[h:]min:sec. CPU time: user 34.27 sys 0.46 (99%). Peak memory: 877540KB.
