module aluTestbench;

    reg [15:0] x;
    reg [15:0] y;
    wire [15:0] a;
	 wire [15:0] b;
	 wire [15:0] c;
	 wire d;
	 wire e;
	 wire [15:0] f;
	 wire [15:0] g;
	 wire [15:0] h;
	 wire [15:0] i;
	 wire [15:0] j;
	 wire [15:0] k;
	 wire [15:0] l;
	 wire [15:0] m;
	 wire [15:0] n;
	 wire [15:0] o;
	 wire [15:0] p;
    
    alu testbench (
        .a(a),
        .b(b),
      .finalcarry(finalcarry)
    );
    
    integer i;
    initial begin
   	 for (i = 0; i < 16; i = i + 1) begin
   		 a=i;
     		 #10;
  	 end
    $finish;
    end

endmodule
