{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@84:106@HdlStmIf", "    end\n  end\nend\n\ngenerate\nif(DATA_PATH_WIDTH == 4)  begin : dp_4_gen\nalways @(posedge up_clk) begin\n  if (up_rreq == 1'b1) begin\n    up_rdata <= mem[up_raddr];\n  end\nend\nend else if(DATA_PATH_WIDTH == 8) begin : dp_8_gen\nalways @(posedge up_clk) begin\n  if (up_rreq == 1'b1) begin\n    up_rdata <= mem[up_raddr[1]] >> (up_raddr[0]*32);\n  end\nend\nend\nendgenerate\n\nalways @(posedge core_clk) begin\n  if (core_ilas_config_valid == 1'b1) begin\n    mem[core_ilas_config_addr] <= core_ilas_config_data;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[89, "if(DATA_PATH_WIDTH == 4)  begin : dp_4_gen\n"], [90, "always @(posedge up_clk) begin\n"], [91, "  if (up_rreq == 1'b1) begin\n"], [92, "    up_rdata <= mem[up_raddr];\n"], [94, "end\n"], [95, "end else if(DATA_PATH_WIDTH == 8) begin : dp_8_gen\n"], [96, "always @(posedge up_clk) begin\n"], [97, "  if (up_rreq == 1'b1) begin\n"], [98, "    up_rdata <= mem[up_raddr[1]] >> (up_raddr[0]*32);\n"], [100, "end\n"], [101, "end\n"]], "Add": [[92, "  generate\n"], [92, "  if(DATA_PATH_WIDTH == 4)  begin : dp_4_gen\n"], [92, "  always @(posedge up_clk) begin\n"], [92, "    if (up_rreq == 1'b1) begin\n"], [92, "      up_rdata <= mem[up_raddr];\n"], [92, "    end\n"], [98, "  end else if(DATA_PATH_WIDTH == 8) begin : dp_8_gen\n"], [98, "  always @(posedge up_clk) begin\n"], [98, "    if (up_rreq == 1'b1) begin\n"], [98, "      up_rdata <= mem[up_raddr[1]] >> (up_raddr[0]*32);\n"], [98, "    end\n"]]}}