// Seed: 3502199729
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2
    , id_5 = id_0,
    input id_3,
    output logic id_4
);
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    input id_2
);
  type_7(
      1'h0 | 1
  ); type_8(
      id_4, 1'b0, id_4, id_4, 1'b0, id_4
  );
  logic id_5;
endmodule
`define pp_5 0
`define pp_6 0
