/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [2:0] _02_;
  reg [9:0] _03_;
  wire [17:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire [36:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_80z;
  wire [2:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [24:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_17z[11] | celloutsig_0_7z[2]);
  assign celloutsig_0_40z = ~celloutsig_0_33z[0];
  assign celloutsig_1_13z = ~celloutsig_1_8z;
  assign celloutsig_0_30z = ~celloutsig_0_15z;
  assign celloutsig_0_3z = ~((in_data[51] | in_data[26]) & in_data[86]);
  assign celloutsig_0_44z = ~((celloutsig_0_28z[13] | celloutsig_0_12z[4]) & celloutsig_0_21z[3]);
  assign celloutsig_0_22z = celloutsig_0_16z | ~(celloutsig_0_12z[3]);
  assign celloutsig_0_25z = celloutsig_0_1z | ~(celloutsig_0_20z);
  assign celloutsig_0_6z = celloutsig_0_3z | celloutsig_0_2z[9];
  assign celloutsig_1_3z = celloutsig_1_1z | in_data[180];
  assign celloutsig_0_11z = celloutsig_0_8z[0] | celloutsig_0_1z;
  assign celloutsig_0_15z = celloutsig_0_5z | celloutsig_0_0z[16];
  assign celloutsig_1_5z = _00_ ^ celloutsig_1_2z[8];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_20z };
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 3'h0;
    else _18_ <= celloutsig_1_2z[13:11];
  assign { _00_, _02_[1:0] } = _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_1_9z[8], celloutsig_1_9z };
  assign celloutsig_0_41z = { celloutsig_0_9z[1:0], celloutsig_0_34z } >= celloutsig_0_13z[4:2];
  assign celloutsig_0_49z = { _01_[3], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_20z } >= { celloutsig_0_10z[8], celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[189:187], celloutsig_1_0z } >= { in_data[173:171], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z[13:9], celloutsig_0_1z, celloutsig_0_1z } > in_data[31:25];
  assign celloutsig_1_17z = { celloutsig_1_12z, _00_, _02_[1:0], celloutsig_1_7z } > { celloutsig_1_9z[6:1], celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_13z[11:1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z } > { celloutsig_0_10z[6:2], celloutsig_0_13z };
  assign celloutsig_1_11z = { _03_[4:2], celloutsig_1_2z } <= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_48z = celloutsig_0_39z[4] & ~(celloutsig_0_38z[0]);
  assign celloutsig_1_12z = _00_ & ~(celloutsig_1_1z);
  assign celloutsig_0_80z = celloutsig_0_23z[4:0] % { 1'h1, celloutsig_0_66z[3:0] };
  assign celloutsig_0_13z = celloutsig_0_5z ? { celloutsig_0_7z[1], celloutsig_0_2z } : { celloutsig_0_4z[11:9], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_7z = - { _00_, _02_[1:0] };
  assign celloutsig_0_12z = - in_data[56:49];
  assign celloutsig_0_24z = - celloutsig_0_18z[13:2];
  assign celloutsig_0_32z = - { celloutsig_0_12z[6:4], celloutsig_0_30z, celloutsig_0_9z };
  assign celloutsig_0_33z = - celloutsig_0_28z[8:6];
  assign celloutsig_0_17z = ~ { in_data[11:0], celloutsig_0_1z };
  assign celloutsig_0_27z = ~ in_data[83:79];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_10z } | { in_data[25:11], celloutsig_0_1z };
  assign celloutsig_1_6z = | celloutsig_1_2z[9:4];
  assign celloutsig_1_14z = | { celloutsig_1_12z, _03_, celloutsig_1_5z };
  assign celloutsig_0_20z = | celloutsig_0_10z[11:2];
  assign celloutsig_0_1z = celloutsig_0_0z[14] & in_data[57];
  assign celloutsig_1_19z = ^ { celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_16z = ^ { celloutsig_0_0z[5:4], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_7z[3:2], celloutsig_0_5z } << celloutsig_0_2z[10:8];
  assign celloutsig_0_28z = { celloutsig_0_24z[11:2], celloutsig_0_27z } << { celloutsig_0_10z[7:6], celloutsig_0_4z[11:1], 1'h1, celloutsig_0_5z };
  assign celloutsig_0_39z = { celloutsig_0_0z[14:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_6z } <<< { celloutsig_0_2z[6:1], celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_0z };
  assign celloutsig_0_79z = { celloutsig_0_18z[7:5], celloutsig_0_25z, celloutsig_0_31z } <<< { celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_49z };
  assign celloutsig_1_0z = in_data[130:126] <<< in_data[132:128];
  assign celloutsig_0_9z = celloutsig_0_0z[8:3] <<< { celloutsig_0_4z[6:3], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_0z[12:8] <<< celloutsig_0_9z[4:0];
  assign celloutsig_0_0z = in_data[27:10] - in_data[50:33];
  assign celloutsig_0_38z = celloutsig_0_18z[8:5] - celloutsig_0_0z[14:11];
  assign celloutsig_1_2z = { celloutsig_1_0z[4:3], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ in_data[140:127];
  assign celloutsig_0_10z = in_data[47:36] ~^ in_data[49:38];
  assign celloutsig_0_2z = celloutsig_0_0z[15:4] ~^ in_data[47:36];
  assign celloutsig_0_36z = celloutsig_0_17z[8:4] ^ celloutsig_0_21z;
  assign celloutsig_0_45z = { _01_[5:0], celloutsig_0_36z } ^ { celloutsig_0_36z[3:0], celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_41z };
  assign celloutsig_0_66z = { celloutsig_0_45z[8:6], celloutsig_0_20z, celloutsig_0_44z } ^ celloutsig_0_45z[9:5];
  assign celloutsig_0_7z = { in_data[91:90], celloutsig_0_6z, celloutsig_0_3z } ^ { celloutsig_0_4z[11:9], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z } ^ { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = { _03_[5:4], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, _00_, _02_[1:0], celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_9z } ^ { celloutsig_1_5z, celloutsig_1_2z, _03_ };
  assign celloutsig_0_23z = { celloutsig_0_4z[8:4], celloutsig_0_14z, celloutsig_0_6z } ^ in_data[81:75];
  assign celloutsig_0_31z = ~((celloutsig_0_30z & in_data[4]) | celloutsig_0_4z[8]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_5z & celloutsig_1_3z));
  assign celloutsig_0_34z = ~((celloutsig_0_1z & celloutsig_0_32z[8]) | (in_data[0] & celloutsig_0_17z[9]));
  assign celloutsig_0_4z[11:1] = in_data[59:49] ~^ celloutsig_0_2z[11:1];
  assign _02_[2] = _00_;
  assign celloutsig_0_4z[0] = 1'h1;
  assign { out_data[152:128], out_data[96], out_data[36:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
