=====
SETUP
-0.230
22.548
22.317
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.565
cpu_1/cpu_alu/unsigned_sub_26_s
11.565
11.615
cpu_1/cpu_alu/unsigned_sub_27_s
11.615
11.916
cpu_1/n2028_s16
12.634
12.896
cpu_1/n2028_s18
13.244
13.506
cpu_1/n2028_s9
13.644
13.906
cpu_1/n2028_s4
14.064
14.326
cpu_1/n2028_s3
14.864
15.126
text/n3600_s8
16.726
16.991
text/n3600_s3
17.691
17.981
text/n3600_s2
19.386
19.649
text/n3624_s0
20.309
20.571
text/charMemory[26]_0_s0
22.548
=====
SETUP
-0.230
22.548
22.317
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.565
cpu_1/cpu_alu/unsigned_sub_26_s
11.565
11.615
cpu_1/cpu_alu/unsigned_sub_27_s
11.615
11.916
cpu_1/n2028_s16
12.634
12.896
cpu_1/n2028_s18
13.244
13.506
cpu_1/n2028_s9
13.644
13.906
cpu_1/n2028_s4
14.064
14.326
cpu_1/n2028_s3
14.864
15.126
text/n3600_s8
16.726
16.991
text/n3600_s3
17.691
17.981
text/n3600_s2
19.386
19.649
text/n3624_s0
20.309
20.571
text/charMemory[26]_4_s0
22.548
=====
SETUP
-0.228
22.543
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3776_s2
19.320
19.582
text/n3832_s0
20.453
20.915
text/charMemory[0]_6_s0
22.543
=====
SETUP
-0.217
22.549
22.332
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.816
cpu_1/n2030_s16
12.533
13.049
cpu_1/n2030_s11
13.706
13.969
cpu_1/n2030_s5
14.870
15.331
bu/data_read_24_s19
16.741
17.268
bu/data_read_24_s12
17.273
17.734
bu/data_read_24_s5
18.464
18.990
mem/n355_s4
18.993
19.519
mem/data_out_31_s5
20.874
21.136
mem/data_out_25_s0
22.549
=====
SETUP
-0.212
22.546
22.334
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.816
cpu_1/n2030_s16
12.533
13.049
cpu_1/n2030_s11
13.706
13.969
cpu_1/n2030_s5
14.870
15.331
bu/data_read_24_s19
16.741
17.268
bu/data_read_24_s12
17.273
17.734
bu/data_read_24_s5
18.464
18.990
mem/n355_s4
18.993
19.519
mem/data_out_31_s5
20.874
21.136
mem/data_out_12_s0
22.546
=====
SETUP
-0.209
22.546
22.337
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.816
cpu_1/n2030_s16
12.533
13.049
cpu_1/n2030_s11
13.706
13.969
cpu_1/n2030_s5
14.870
15.331
bu/data_read_24_s19
16.741
17.268
bu/data_read_24_s12
17.273
17.734
bu/data_read_24_s5
18.464
18.990
mem/n355_s4
18.993
19.519
mem/data_out_31_s5
20.874
21.136
mem/data_out_10_s0
22.546
=====
SETUP
-0.202
22.526
22.324
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.816
cpu_1/n2030_s16
12.533
13.049
cpu_1/n2030_s11
13.706
13.969
cpu_1/n2030_s5
14.870
15.331
bu/data_read_24_s19
16.741
17.268
bu/data_read_24_s12
17.273
17.734
bu/data_read_24_s5
18.464
18.990
mem/n355_s4
18.993
19.519
mem/state_0_s5
21.724
21.989
mem/state_0_s0
22.526
=====
SETUP
-0.190
22.536
22.346
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.565
cpu_1/cpu_alu/unsigned_sub_26_s
11.565
11.615
cpu_1/cpu_alu/unsigned_sub_27_s
11.615
11.916
cpu_1/n2028_s16
12.634
12.896
cpu_1/n2028_s18
13.244
13.506
cpu_1/n2028_s9
13.644
13.906
cpu_1/n2028_s4
14.064
14.326
cpu_1/n2028_s3
14.864
15.126
text/n3600_s8
16.726
16.991
text/n3600_s3
17.691
17.981
text/n3600_s2
19.386
19.649
text/n3616_s0
20.316
20.731
text/charMemory[27]_0_s0
22.536
=====
SETUP
-0.190
22.536
22.346
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.565
cpu_1/cpu_alu/unsigned_sub_26_s
11.565
11.615
cpu_1/cpu_alu/unsigned_sub_27_s
11.615
11.916
cpu_1/n2028_s16
12.634
12.896
cpu_1/n2028_s18
13.244
13.506
cpu_1/n2028_s9
13.644
13.906
cpu_1/n2028_s4
14.064
14.326
cpu_1/n2028_s3
14.864
15.126
text/n3600_s8
16.726
16.991
text/n3600_s3
17.691
17.981
text/n3600_s2
19.386
19.649
text/n3616_s0
20.316
20.731
text/charMemory[27]_6_s0
22.536
=====
SETUP
-0.185
22.500
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3648_s59
18.815
19.341
text/n3672_s0
20.480
20.941
text/charMemory[20]_1_s0
22.500
=====
SETUP
-0.185
22.500
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3648_s59
18.815
19.341
text/n3672_s0
20.480
20.941
text/charMemory[20]_6_s0
22.500
=====
SETUP
-0.182
22.477
22.296
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3648_s59
18.815
19.341
text/n3664_s0
20.887
21.413
text/charMemory[21]_5_s0
22.477
=====
SETUP
-0.179
22.475
22.296
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3712_s3
19.088
19.605
text/n3752_s0
20.707
21.233
text/charMemory[10]_0_s0
22.475
=====
SETUP
-0.179
22.475
22.296
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3712_s3
19.088
19.605
text/n3752_s0
20.707
21.233
text/charMemory[10]_1_s0
22.475
=====
SETUP
-0.159
22.476
22.317
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3776_s2
19.320
19.582
text/n3800_s0
20.805
21.266
text/charMemory[4]_0_s0
22.476
=====
SETUP
-0.159
22.476
22.317
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3776_s2
19.320
19.582
text/n3800_s0
20.805
21.266
text/charMemory[4]_7_s0
22.476
=====
SETUP
-0.147
22.467
22.320
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3648_s59
18.815
19.341
text/n5074_s0
20.512
21.028
text/charMemory[50]_0_s0
22.467
=====
SETUP
-0.141
22.451
22.310
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.858
cpu_1/ALUInA_28_s3
6.640
7.101
cpu_1/ALUInA_28_s0
8.420
8.881
cpu_1/cpu_alu/n60_s4
9.639
10.165
cpu_1/cpu_alu/n58_s7
10.515
10.778
cpu_1/data_addr_Z_9_s19
11.684
12.200
cpu_1/data_addr_Z_9_s31
13.032
13.559
cpu_1/n2053_s5
14.084
14.545
cpu_1/n2053_s3
14.702
15.219
text/n3616_s3
17.719
18.216
text/n3616_s4
18.221
18.682
text/n5058_s0
20.749
21.011
text/charMemory[51]_1_s0
22.451
=====
SETUP
-0.133
22.458
22.325
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n5250_s2
18.815
19.312
text/n5266_s0
20.545
21.066
text/charMemory[38]_0_s0
22.458
=====
SETUP
-0.133
22.458
22.325
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n5250_s2
18.815
19.312
text/n5266_s0
20.545
21.066
text/charMemory[38]_1_s0
22.458
=====
SETUP
-0.133
22.458
22.325
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n5250_s2
18.815
19.312
text/n5266_s0
20.545
21.066
text/charMemory[38]_4_s0
22.458
=====
SETUP
-0.133
22.458
22.325
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n5250_s2
18.815
19.312
text/n5266_s0
20.545
21.066
text/charMemory[38]_6_s0
22.458
=====
SETUP
-0.130
22.476
22.346
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n3776_s2
19.320
19.582
text/n3800_s0
20.805
21.266
text/charMemory[4]_3_s0
22.476
=====
SETUP
-0.122
22.661
22.540
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.618
3.000
cpu_1/control_bypass_ex/n19_s0
3.747
4.310
cpu_1/control_bypass_ex/n20_s0
4.310
4.360
cpu_1/control_bypass_ex/n21_s0
4.360
4.410
cpu_1/ALUInA_8_s1
5.593
5.883
cpu_1/ALUInA_1_s2
6.477
6.740
cpu_1/ALUInA_1_s3
7.397
7.812
cpu_1/ALUInA_1_s0
8.580
8.870
cpu_1/cpu_alu/unsigned_sub_1_s
9.809
10.365
cpu_1/cpu_alu/unsigned_sub_2_s
10.365
10.415
cpu_1/cpu_alu/unsigned_sub_3_s
10.415
10.465
cpu_1/cpu_alu/unsigned_sub_4_s
10.465
10.515
cpu_1/cpu_alu/unsigned_sub_5_s
10.515
10.565
cpu_1/cpu_alu/unsigned_sub_6_s
10.565
10.615
cpu_1/cpu_alu/unsigned_sub_7_s
10.615
10.665
cpu_1/cpu_alu/unsigned_sub_8_s
10.665
10.715
cpu_1/cpu_alu/unsigned_sub_9_s
10.715
10.765
cpu_1/cpu_alu/unsigned_sub_10_s
10.765
10.815
cpu_1/cpu_alu/unsigned_sub_11_s
10.815
10.865
cpu_1/cpu_alu/unsigned_sub_12_s
10.865
10.915
cpu_1/cpu_alu/unsigned_sub_13_s
10.915
10.965
cpu_1/cpu_alu/unsigned_sub_14_s
10.965
11.015
cpu_1/cpu_alu/unsigned_sub_15_s
11.015
11.065
cpu_1/cpu_alu/unsigned_sub_16_s
11.065
11.115
cpu_1/cpu_alu/unsigned_sub_17_s
11.115
11.165
cpu_1/cpu_alu/unsigned_sub_18_s
11.165
11.215
cpu_1/cpu_alu/unsigned_sub_19_s
11.215
11.265
cpu_1/cpu_alu/unsigned_sub_20_s
11.265
11.315
cpu_1/cpu_alu/unsigned_sub_21_s
11.315
11.365
cpu_1/cpu_alu/unsigned_sub_22_s
11.365
11.415
cpu_1/cpu_alu/unsigned_sub_23_s
11.415
11.465
cpu_1/cpu_alu/unsigned_sub_24_s
11.465
11.515
cpu_1/cpu_alu/unsigned_sub_25_s
11.515
11.816
cpu_1/n2030_s16
12.533
13.049
cpu_1/n2030_s11
13.706
13.969
cpu_1/n2030_s5
14.870
15.331
bu/data_read_24_s19
16.741
17.268
bu/data_read_24_s12
17.273
17.734
bu/data_read_24_s5
18.464
18.990
mem/n355_s4
18.993
19.519
mem/data_mem_0_s21
21.520
21.981
mem/data_mem_0_data_mem_0_0_0_s
22.661
=====
SETUP
-0.118
22.403
22.285
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.602
2.985
cpu_1/control_bypass_ex/n30_s0
3.562
4.125
cpu_1/control_bypass_ex/n31_s0
4.125
4.175
cpu_1/control_bypass_ex/n32_s0
4.175
4.225
cpu_1/control_bypass_ex/n33_s0
4.225
4.275
cpu_1/control_bypass_ex/n34_s0
4.275
4.325
cpu_1/n2117_s9
5.475
5.765
cpu_1/n2124_s3
6.772
7.233
cpu_1/ALUInB_0_s2
7.563
8.025
cpu_1/cpu_alu/n59_s5
10.203
10.730
cpu_1/cpu_alu/n59_s7
10.890
11.411
cpu_1/data_addr_Z_6_s29
12.061
12.587
cpu_1/n2040_s13
12.597
13.113
cpu_1/n2032_s15
13.273
13.735
cpu_1/n2032_s9
13.892
14.353
cpu_1/n2032_s4
14.701
15.198
bu/data_read_24_s10
16.123
16.650
text/n3600_s5
17.915
18.376
text/n5250_s2
18.815
19.312
text/n5362_s0
20.702
21.163
text/charMemory[32]_0_s0
22.403
=====
HOLD
0.209
1.618
1.410
clk_ibuf
0.000
0.675
scr/pixelCounter_2_s1
1.375
1.520
text/fontBuffer_fontBuffer_0_0_s
1.618
=====
HOLD
0.219
1.628
1.410
clk_ibuf
0.000
0.675
scr/pixelCounter_0_s1
1.379
1.523
text/fontBuffer_fontBuffer_0_0_s
1.628
=====
HOLD
0.275
1.693
1.418
clk_ibuf
0.000
0.675
scr/i2c_api_inst/processStarted_s13
1.393
1.534
scr/i2c_api_inst/n20_s4
1.540
1.693
scr/i2c_api_inst/processStarted_s13
1.693
=====
HOLD
0.275
1.693
1.418
clk_ibuf
0.000
0.675
scr/i2c_api_inst/next_state_0_s2
1.393
1.534
scr/i2c_api_inst/n88_s2
1.540
1.693
scr/i2c_api_inst/next_state_0_s2
1.693
=====
HOLD
0.275
1.689
1.414
clk_ibuf
0.000
0.675
scr/i2c_api_inst/instruction_0_s2
1.389
1.530
scr/i2c_api_inst/n74_s2
1.536
1.689
scr/i2c_api_inst/instruction_0_s2
1.689
=====
HOLD
0.275
1.691
1.416
clk_ibuf
0.000
0.675
scr/i2c_inst/bitToSend_1_s1
1.391
1.532
scr/i2c_inst/n169_s1
1.538
1.691
scr/i2c_inst/bitToSend_1_s1
1.691
=====
HOLD
0.275
1.691
1.416
clk_ibuf
0.000
0.675
scr/i2c_inst/bitToSend_2_s1
1.391
1.532
scr/i2c_inst/n168_s1
1.538
1.691
scr/i2c_inst/bitToSend_2_s1
1.691
=====
HOLD
0.275
1.693
1.418
clk_ibuf
0.000
0.675
scr/next_state_1_s3
1.393
1.534
scr/n360_s13
1.540
1.693
scr/next_state_1_s3
1.693
=====
HOLD
0.275
1.697
1.422
clk_ibuf
0.000
0.675
scr/en_api_s5
1.397
1.538
scr/n330_s16
1.544
1.697
scr/en_api_s5
1.697
=====
HOLD
0.275
1.671
1.396
clk_ibuf
0.000
0.675
cpu_1/IFID_instrColdStart_s3
1.371
1.512
cpu_1/n734_s4
1.518
1.671
cpu_1/IFID_instrColdStart_s3
1.671
=====
HOLD
0.275
1.684
1.409
clk_ibuf
0.000
0.675
txCounter_3_s2
1.384
1.525
n645_s9
1.531
1.684
txCounter_3_s2
1.684
=====
HOLD
0.275
1.679
1.404
clk_ibuf
0.000
0.675
txCounter_5_s2
1.379
1.520
n641_s9
1.526
1.679
txCounter_5_s2
1.679
=====
HOLD
0.275
1.684
1.409
clk_ibuf
0.000
0.675
txCounter_6_s2
1.384
1.525
n639_s9
1.531
1.684
txCounter_6_s2
1.684
=====
HOLD
0.275
1.694
1.419
clk_ibuf
0.000
0.675
txCounter_8_s2
1.394
1.535
n635_s9
1.541
1.694
txCounter_8_s2
1.694
=====
HOLD
0.275
1.689
1.414
clk_ibuf
0.000
0.675
txCounter_13_s2
1.389
1.530
n625_s9
1.536
1.689
txCounter_13_s2
1.689
=====
HOLD
0.275
1.685
1.410
clk_ibuf
0.000
0.675
txCounter_18_s2
1.385
1.526
n615_s9
1.532
1.685
txCounter_18_s2
1.685
=====
HOLD
0.275
1.679
1.404
clk_ibuf
0.000
0.675
txCounter_19_s2
1.379
1.520
n613_s9
1.526
1.679
txCounter_19_s2
1.679
=====
HOLD
0.275
1.689
1.414
clk_ibuf
0.000
0.675
txCounter_22_s2
1.389
1.530
n607_s9
1.536
1.689
txCounter_22_s2
1.689
=====
HOLD
0.278
1.695
1.417
clk_ibuf
0.000
0.675
scr/i2c_inst/isSending_s4
1.392
1.533
scr/i2c_inst/n306_s14
1.542
1.695
scr/i2c_inst/isSending_s4
1.695
=====
HOLD
0.278
1.705
1.427
clk_ibuf
0.000
0.675
scr/i2c_inst/clockDivider_1_s1
1.402
1.543
scr/i2c_inst/n312_s13
1.552
1.705
scr/i2c_inst/clockDivider_1_s1
1.705
=====
HOLD
0.278
1.704
1.426
clk_ibuf
0.000
0.675
scr/i2c_inst/clockDivider_6_s1
1.401
1.542
scr/i2c_inst/n307_s17
1.551
1.704
scr/i2c_inst/clockDivider_6_s1
1.704
=====
HOLD
0.278
1.694
1.416
clk_ibuf
0.000
0.675
scr/processStarted_s13
1.391
1.532
scr/n194_s5
1.541
1.694
scr/processStarted_s13
1.694
=====
HOLD
0.278
1.692
1.414
clk_ibuf
0.000
0.675
scr/txCounter_0_s1
1.389
1.530
scr/n273_s3
1.539
1.692
scr/txCounter_0_s1
1.692
=====
HOLD
0.281
1.698
1.417
clk_ibuf
0.000
0.675
scr/i2c_inst/state_0_s1
1.392
1.533
scr/i2c_inst/n317_s13
1.545
1.698
scr/i2c_inst/state_0_s1
1.698
=====
HOLD
0.281
1.708
1.427
clk_ibuf
0.000
0.675
scr/i2c_inst/clockDivider_2_s1
1.402
1.543
scr/i2c_inst/n311_s14
1.555
1.708
scr/i2c_inst/clockDivider_2_s1
1.708
