#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Sep  4 12:42:24 2015
# Process ID: 28435
# Log file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI.vdi
# Journal file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source trigger_logic_AXI.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[0].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[1].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[2].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[3].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[4].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[5].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[6].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[7].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[8].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[9].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/dsp48_magnitude_comparator_12bit_synth_1/dsp48_magnitude_comparator_12bit.dcp' for cell 'backend_logic/prescaler_delay_buffer/time_comparator'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/dsp48_magnitude_comparator_12bit_synth_1/dsp48_magnitude_comparator_12bit.dcp' for cell 'backend_logic/pulser_delay_buffer/time_comparator'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/fifo_generator_0_1bit_synth_1/fifo_generator_0_1bit.dcp' for cell 'backend_logic/prescaler_delay_buffer/fifo'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/fifo_generator_0_1bit_synth_1/fifo_generator_0_1bit.dcp' for cell 'backend_logic/pulser_delay_buffer/fifo'
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register backend_logic/prescaler_delay_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and backend_logic/prescaler_delay_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register backend_logic/pulser_delay_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and backend_logic/pulser_delay_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/fifo_generator_0_1bit/fifo_generator_0_1bit/fifo_generator_0_1bit.xdc] for cell 'backend_logic/prescaler_delay_buffer/fifo/U0'
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/fifo_generator_0_1bit/fifo_generator_0_1bit/fifo_generator_0_1bit.xdc] for cell 'backend_logic/prescaler_delay_buffer/fifo/U0'
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/fifo_generator_0_1bit/fifo_generator_0_1bit/fifo_generator_0_1bit.xdc] for cell 'backend_logic/pulser_delay_buffer/fifo/U0'
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/sources_1/ip/fifo_generator_0_1bit/fifo_generator_0_1bit/fifo_generator_0_1bit.xdc] for cell 'backend_logic/pulser_delay_buffer/fifo/U0'
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
WARNING: [Vivado 12-584] No ports matched 'SYSCLK_IN[1]'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK_IN[1]'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'glbl_rst'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'glbl_rst'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_0'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_0'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_1'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_1'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_2'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_2'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_3'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_3'. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/dsp48_magnitude_comparator_12bit_synth_1/dsp48_magnitude_comparator_12bit.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/dsp48_magnitude_comparator_12bit_synth_1/dsp48_magnitude_comparator_12bit.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/fifo_generator_0_1bit_synth_1/fifo_generator_0_1bit.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/fifo_generator_0_1bit_synth_1/fifo_generator_0_1bit.dcp'
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  OBUFDS => OBUFDS: 9 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.285 ; gain = 331.152 ; free physical = 5260 ; free virtual = 29826
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1358.316 ; gain = 11.027 ; free physical = 5255 ; free virtual = 29821
