INFO-FLOW: Workspace /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution opened at Fri Jun 24 10:49:16 CEST 2022
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xc7z045ffg900-2 
INFO: [HLS 200-1510] Running: set_part xc7z045ffg900-2 
Execute       create_platform xc7z045ffg900-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
Command       create_platform done; 1.87 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.07 sec.
Execute     create_clock -period 100.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100.000000MHz -name default 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_interface -m_axi_min_bitwidth 32 
INFO: [HLS 200-1510] Running: config_interface -m_axi_min_bitwidth 32 
Execute     config_interface -m_axi_max_bitwidth 32 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_bitwidth 32 
Execute     config_export -format xo -ipname matmul 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname matmul 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] Analyzing design file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp as C++
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp -foptimization-record-file=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.cpp.clang.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top matmul -name=matmul 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/clang.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.61 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/.systemc_flag -fix-errors /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/all.directive.json -fix-errors /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.81 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.63 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.95 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.99 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.52 sec.
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp -I/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.clang.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.66 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.92 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.11 seconds; current allocated memory: 215.316 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/krnl_matrixmul.g.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.63 sec.
Execute         run_link_or_opt -opt -out /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matmul -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matmul -reflow-float-conversion -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.27 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.28 sec.
Execute         run_link_or_opt -out /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matmul 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matmul -mllvm -hls-db-dir -mllvm /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=32 -mllvm -hls-maxi-max-data-size-in-bits=32 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -reflow-enable-maxi-addr-32bits -x ir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium > /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.25 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating maxi variable 'out_r' with compact=none mode in 16-bits (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in2' with compact=none mode in 16-bits (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in1' with compact=none mode in 16-bits (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:16:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
Execute         get_top
Execute           get_top 
Execute         get_files -fullpath
Execute           get_files -fullpath 
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34:9)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:45:9)
INFO: [HLS 214-115] Multiple burst writes of length 2048 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:90:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'matmul' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/../../../kernel.xml -> /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.19 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.61 seconds; current allocated memory: 224.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.375 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.0.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 230.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.1.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 232.973 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.g.1.bc to /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.1.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'readA' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34) in function 'matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:45) in function 'matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'nopart2' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72) in function 'matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:90) in function 'matmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'nopart2' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72) in function 'matmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'nopart3' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:76) in function 'matmul' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'temp_sum.V' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:29) automatically.
Command           transform done; 0.94 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 263.246 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.2.bc -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'nopart1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68:22) in function 'matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'C.V' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82:57)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51:21)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40:21)
Command           transform done; 1.4 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 300.746 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.67 sec.
Command       elaborate done; 14.4 sec.
Execute       ap_eval exec zip -j /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
Execute         ap_set_top_model matmul 
Execute         get_model_list matmul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model matmul 
Execute         preproc_iomode -model matmul_Pipeline_writeC 
Execute         preproc_iomode -model matmul_Pipeline_nopart1_nopart2 
Execute         preproc_iomode -model matmul_Pipeline_readB 
Execute         preproc_iomode -model matmul_Pipeline_readA 
Execute         get_model_list matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC matmul
INFO-FLOW: Configuring Module : matmul_Pipeline_readA ...
Execute         set_default_model matmul_Pipeline_readA 
Execute         apply_spec_resource_limit matmul_Pipeline_readA 
INFO-FLOW: Configuring Module : matmul_Pipeline_readB ...
Execute         set_default_model matmul_Pipeline_readB 
Execute         apply_spec_resource_limit matmul_Pipeline_readB 
INFO-FLOW: Configuring Module : matmul_Pipeline_nopart1_nopart2 ...
Execute         set_default_model matmul_Pipeline_nopart1_nopart2 
Execute         apply_spec_resource_limit matmul_Pipeline_nopart1_nopart2 
INFO-FLOW: Configuring Module : matmul_Pipeline_writeC ...
Execute         set_default_model matmul_Pipeline_writeC 
Execute         apply_spec_resource_limit matmul_Pipeline_writeC 
INFO-FLOW: Configuring Module : matmul ...
Execute         set_default_model matmul 
Execute         apply_spec_resource_limit matmul 
INFO-FLOW: Model list for preprocess: matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC matmul
INFO-FLOW: Preprocessing Module: matmul_Pipeline_readA ...
Execute         set_default_model matmul_Pipeline_readA 
Execute         cdfg_preprocess -model matmul_Pipeline_readA 
Execute         rtl_gen_preprocess matmul_Pipeline_readA 
INFO-FLOW: Preprocessing Module: matmul_Pipeline_readB ...
Execute         set_default_model matmul_Pipeline_readB 
Execute         cdfg_preprocess -model matmul_Pipeline_readB 
Execute         rtl_gen_preprocess matmul_Pipeline_readB 
INFO-FLOW: Preprocessing Module: matmul_Pipeline_nopart1_nopart2 ...
Execute         set_default_model matmul_Pipeline_nopart1_nopart2 
Execute         cdfg_preprocess -model matmul_Pipeline_nopart1_nopart2 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess matmul_Pipeline_nopart1_nopart2 
INFO-FLOW: Preprocessing Module: matmul_Pipeline_writeC ...
Execute         set_default_model matmul_Pipeline_writeC 
Execute         cdfg_preprocess -model matmul_Pipeline_writeC 
Execute         rtl_gen_preprocess matmul_Pipeline_writeC 
INFO-FLOW: Preprocessing Module: matmul ...
Execute         set_default_model matmul 
Execute         cdfg_preprocess -model matmul 
Execute         rtl_gen_preprocess matmul 
INFO-FLOW: Model list for synthesis: matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul_Pipeline_readA 
Execute         schedule -model matmul_Pipeline_readA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readA' (loop 'readA'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) and bus read operation ('gmem0_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readA' (loop 'readA'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) and bus read operation ('gmem0_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readA' (loop 'readA'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) and bus read operation ('gmem0_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readA' (loop 'readA'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) and bus read operation ('gmem0_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readA' (loop 'readA'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) and bus read operation ('gmem0_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readA' (loop 'readA'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) and bus read operation ('gmem0_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 303.645 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_readA.
Execute         set_default_model matmul_Pipeline_readA 
Execute         bind -model matmul_Pipeline_readA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 303.645 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_readA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul_Pipeline_readB 
Execute         schedule -model matmul_Pipeline_readB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'B_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'readB'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readB' (loop 'readB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) and bus read operation ('gmem1_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readB' (loop 'readB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) and bus read operation ('gmem1_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readB' (loop 'readB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) and bus read operation ('gmem1_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readB' (loop 'readB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) and bus read operation ('gmem1_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readB' (loop 'readB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) and bus read operation ('gmem1_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_readB' (loop 'readB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) and bus read operation ('gmem1_addr_read', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51) on port 'gmem1' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 304.266 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_readB.
Execute         set_default_model matmul_Pipeline_readB 
Execute         bind -model matmul_Pipeline_readB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 304.266 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_readB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_nopart1_nopart2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul_Pipeline_nopart1_nopart2 
Execute         schedule -model matmul_Pipeline_nopart1_nopart2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln885_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'B_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'nopart1_nopart2'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'load' operation ('B_V_load_16') on array 'B_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B_V'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'load' operation ('B_V_load_33') on array 'B_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B_V'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'load' operation ('B_V_load_50') on array 'B_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B_V'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_7_write_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[7]' on array 'C_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C_V'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_37_write_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[37]' on array 'C_V' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C_V'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_53_write_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[53]' on array 'C_V' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C_V'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_Pipeline_nopart1_nopart2' (loop 'nopart1_nopart2'): Unable to schedule 'store' operation ('C_V_addr_61_write_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[61]' on array 'C_V' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 36, loop 'nopart1_nopart2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.51 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.56 sec.
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_nopart1_nopart2.
Execute         set_default_model matmul_Pipeline_nopart1_nopart2 
Execute         bind -model matmul_Pipeline_nopart1_nopart2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.92 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_nopart1_nopart2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul_Pipeline_writeC 
Execute         schedule -model matmul_Pipeline_writeC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_writeC' (loop 'writeC'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) and bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_writeC' (loop 'writeC'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) and bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_writeC' (loop 'writeC'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) and bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_writeC' (loop 'writeC'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) and bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_writeC' (loop 'writeC'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) and bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_writeC' (loop 'writeC'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) and bus write operation ('gmem0_addr_write_ln96', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96) on port 'gmem0' (/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.92 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_writeC.
Execute         set_default_model matmul_Pipeline_writeC 
Execute         bind -model matmul_Pipeline_writeC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_writeC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul 
Execute         schedule -model matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.
Execute         set_default_model matmul 
Execute         bind -model matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 315.355 MB.
Execute         syn_report -verbosereport -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.bind.adb -f 
INFO-FLOW: Finish binding matmul.
Execute         get_model_list matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess matmul_Pipeline_readA 
Execute         rtl_gen_preprocess matmul_Pipeline_readB 
Execute         rtl_gen_preprocess matmul_Pipeline_nopart1_nopart2 
Execute         rtl_gen_preprocess matmul_Pipeline_writeC 
Execute         rtl_gen_preprocess matmul 
INFO-FLOW: Model list for RTL generation: matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matmul_Pipeline_readA -top_prefix matmul_ -sub_prefix matmul_ -mg_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_readA' pipeline 'readA' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readA/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 315.355 MB.
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul_Pipeline_readA -style xilinx -f -lang vhdl -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/vhdl/matmul_matmul_Pipeline_readA 
Execute         gen_rtl matmul_Pipeline_readA -style xilinx -f -lang vlog -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/verilog/matmul_matmul_Pipeline_readA 
Execute         syn_report -csynth -model matmul_Pipeline_readA -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_readA_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model matmul_Pipeline_readA -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_readA_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model matmul_Pipeline_readA -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model matmul_Pipeline_readA -f -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.adb 
Execute         db_write -model matmul_Pipeline_readA -bindview -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul_Pipeline_readA -p /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matmul_Pipeline_readB -top_prefix matmul_ -sub_prefix matmul_ -mg_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_readB' pipeline 'readB' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_readB/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 317.102 MB.
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul_Pipeline_readB -style xilinx -f -lang vhdl -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/vhdl/matmul_matmul_Pipeline_readB 
Execute         gen_rtl matmul_Pipeline_readB -style xilinx -f -lang vlog -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/verilog/matmul_matmul_Pipeline_readB 
Execute         syn_report -csynth -model matmul_Pipeline_readB -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_readB_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model matmul_Pipeline_readB -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_readB_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matmul_Pipeline_readB -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model matmul_Pipeline_readB -f -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.adb 
Execute         db_write -model matmul_Pipeline_readB -bindview -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul_Pipeline_readB -p /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_nopart1_nopart2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matmul_Pipeline_nopart1_nopart2 -top_prefix matmul_ -sub_prefix matmul_ -mg_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_nopart1_nopart2' pipeline 'nopart1_nopart2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_nopart1_nopart2'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 325.535 MB.
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul_Pipeline_nopart1_nopart2 -style xilinx -f -lang vhdl -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/vhdl/matmul_matmul_Pipeline_nopart1_nopart2 
Execute         gen_rtl matmul_Pipeline_nopart1_nopart2 -style xilinx -f -lang vlog -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/verilog/matmul_matmul_Pipeline_nopart1_nopart2 
Execute         syn_report -csynth -model matmul_Pipeline_nopart1_nopart2 -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_nopart1_nopart2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         syn_report -rtlxml -model matmul_Pipeline_nopart1_nopart2 -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_nopart1_nopart2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model matmul_Pipeline_nopart1_nopart2 -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.99 sec.
Execute         db_write -model matmul_Pipeline_nopart1_nopart2 -f -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.adb 
Command         db_write done; 0.35 sec.
Execute         db_write -model matmul_Pipeline_nopart1_nopart2 -bindview -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul_Pipeline_nopart1_nopart2 -p /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matmul_Pipeline_writeC -top_prefix matmul_ -sub_prefix matmul_ -mg_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_writeC' pipeline 'writeC' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_Pipeline_writeC/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.58 seconds; current allocated memory: 344.664 MB.
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul_Pipeline_writeC -style xilinx -f -lang vhdl -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/vhdl/matmul_matmul_Pipeline_writeC 
Execute         gen_rtl matmul_Pipeline_writeC -style xilinx -f -lang vlog -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/verilog/matmul_matmul_Pipeline_writeC 
Execute         syn_report -csynth -model matmul_Pipeline_writeC -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_writeC_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model matmul_Pipeline_writeC -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_Pipeline_writeC_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matmul_Pipeline_writeC -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model matmul_Pipeline_writeC -f -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.adb 
Execute         db_write -model matmul_Pipeline_writeC -bindview -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul_Pipeline_writeC -p /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matmul -top_prefix  -sub_prefix matmul_ -mg_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 347.309 MB.
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul -istop -style xilinx -f -lang vhdl -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/vhdl/matmul 
Execute         gen_rtl matmul -istop -style xilinx -f -lang vlog -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/verilog/matmul 
Execute         syn_report -csynth -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/matmul_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -model matmul -f -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.adb 
Execute         db_write -model matmul -bindview -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul -p /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul 
Execute         export_constraint_db -f -tool general -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.constraint.tcl 
Execute         syn_report -designview -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.design.xml 
Command         syn_report done; 0.81 sec.
Execute         syn_report -csynthDesign -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model matmul -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks matmul 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain matmul 
INFO-FLOW: Model list for RTL component generation: matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC matmul
INFO-FLOW: Handling components in module [matmul_Pipeline_readA] ... 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.compgen.tcl 
INFO-FLOW: Found component matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_Pipeline_readB] ... 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.compgen.tcl 
INFO-FLOW: Found component matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_Pipeline_nopart1_nopart2] ... 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.compgen.tcl 
INFO-FLOW: Found component matmul_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_Pipeline_writeC] ... 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.compgen.tcl 
INFO-FLOW: Found component matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul] ... 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.tcl 
INFO-FLOW: Found component matmul_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model matmul_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component matmul_B_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model matmul_B_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component matmul_C_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model matmul_C_V_RAM_AUTO_1R1W
INFO-FLOW: Found component matmul_control_s_axi.
INFO-FLOW: Append model matmul_control_s_axi
INFO-FLOW: Found component matmul_gmem0_m_axi.
INFO-FLOW: Append model matmul_gmem0_m_axi
INFO-FLOW: Found component matmul_gmem1_m_axi.
INFO-FLOW: Append model matmul_gmem1_m_axi
INFO-FLOW: Append model matmul_Pipeline_readA
INFO-FLOW: Append model matmul_Pipeline_readB
INFO-FLOW: Append model matmul_Pipeline_nopart1_nopart2
INFO-FLOW: Append model matmul_Pipeline_writeC
INFO-FLOW: Append model matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matmul_flow_control_loop_pipe_sequential_init matmul_flow_control_loop_pipe_sequential_init matmul_mac_muladd_16s_16s_16ns_16_4_1 matmul_flow_control_loop_pipe_sequential_init matmul_flow_control_loop_pipe_sequential_init matmul_A_V_RAM_AUTO_1R1W matmul_B_V_RAM_1WNR_AUTO_1R1W matmul_C_V_RAM_AUTO_1R1W matmul_control_s_axi matmul_gmem0_m_axi matmul_gmem1_m_axi matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC matmul
INFO-FLOW: Generating /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matmul_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matmul_B_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model matmul_C_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matmul_control_s_axi
INFO-FLOW: To file: write model matmul_gmem0_m_axi
INFO-FLOW: To file: write model matmul_gmem1_m_axi
INFO-FLOW: To file: write model matmul_Pipeline_readA
INFO-FLOW: To file: write model matmul_Pipeline_readB
INFO-FLOW: To file: write model matmul_Pipeline_nopart1_nopart2
INFO-FLOW: To file: write model matmul_Pipeline_writeC
INFO-FLOW: To file: write model matmul
INFO-FLOW: Generating /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/vhdl' dstVlogDir='/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/vlog' tclDir='/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db' modelList='matmul_flow_control_loop_pipe_sequential_init
matmul_flow_control_loop_pipe_sequential_init
matmul_mac_muladd_16s_16s_16ns_16_4_1
matmul_flow_control_loop_pipe_sequential_init
matmul_flow_control_loop_pipe_sequential_init
matmul_A_V_RAM_AUTO_1R1W
matmul_B_V_RAM_1WNR_AUTO_1R1W
matmul_C_V_RAM_AUTO_1R1W
matmul_control_s_axi
matmul_gmem0_m_axi
matmul_gmem1_m_axi
matmul_Pipeline_readA
matmul_Pipeline_readB
matmul_Pipeline_nopart1_nopart2
matmul_Pipeline_writeC
matmul
' expOnly='0'
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.compgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.compgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.compgen.tcl 
Execute           ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.compgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'matmul_A_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'matmul_B_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'matmul_C_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Command         ap_source done; 0.31 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 353.211 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matmul_flow_control_loop_pipe_sequential_init
matmul_flow_control_loop_pipe_sequential_init
matmul_mac_muladd_16s_16s_16ns_16_4_1
matmul_flow_control_loop_pipe_sequential_init
matmul_flow_control_loop_pipe_sequential_init
matmul_A_V_RAM_AUTO_1R1W
matmul_B_V_RAM_1WNR_AUTO_1R1W
matmul_C_V_RAM_AUTO_1R1W
matmul_control_s_axi
matmul_gmem0_m_axi
matmul_gmem1_m_axi
matmul_Pipeline_readA
matmul_Pipeline_readB
matmul_Pipeline_nopart1_nopart2
matmul_Pipeline_writeC
matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -output 
Execute         ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.constraint.tcl 
Execute         sc_get_clocks matmul 
Execute         source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE matmul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE matmul LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE matmul LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0}' bind_report_dict='TOP matmul DATA {matmul {DEPTH 1 CHILDREN {matmul_Pipeline_readA matmul_Pipeline_readB matmul_Pipeline_nopart1_nopart2 matmul_Pipeline_writeC} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_V_U SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:26 VARIABLE A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME B_V_U SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:27 VARIABLE B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_V_U SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:28 VARIABLE C_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 64 BRAM 20 URAM 0}} matmul_Pipeline_readA {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_148_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34 VARIABLE add_ln34 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_194_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:38 VARIABLE add_ln38 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_232_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:40 VARIABLE add_ln40 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_279_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:34 VARIABLE j_6 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_Pipeline_readB {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_148_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:45 VARIABLE add_ln45 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_194_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:49 VARIABLE add_ln49 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_232_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:51 VARIABLE add_ln51 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_279_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:45 VARIABLE j_4 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_Pipeline_nopart1_nopart2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_1539_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68 VARIABLE add_ln68_1 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1551_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68 VARIABLE add_ln68 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U7 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U7 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_0 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U8 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_1 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U8 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_1 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U9 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_2 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U9 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_2 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U10 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_3 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U10 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_3 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U11 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_4 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U11 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_4 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U12 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_5 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U12 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_5 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U13 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_6 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U13 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_6 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U14 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_7 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U14 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_7 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U15 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_8 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U15 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_8 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U16 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_9 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U16 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_9 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U17 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_10 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U17 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_10 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U18 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_11 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U18 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_11 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U19 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_12 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U19 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_12 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U20 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_13 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U20 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_13 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U21 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_14 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U21 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_14 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U22 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_15 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U22 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_15 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U23 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_16 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U23 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_16 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U24 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_17 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U24 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_17 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U25 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_18 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U25 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_18 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U26 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_19 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U26 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_19 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U27 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_20 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U27 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_20 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U28 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_21 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U28 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_21 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U29 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_22 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U29 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_22 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U30 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_23 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U30 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_23 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U31 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_24 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U31 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_24 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U32 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_25 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U32 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_25 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U33 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_26 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U33 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_26 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U34 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_27 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U34 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_27 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U35 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_28 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U35 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_28 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_29 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_29 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_30 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_30 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U38 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_31 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U38 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_31 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U39 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_32 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U39 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_32 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U40 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_33 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U40 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_33 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U41 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_34 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U41 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_34 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U42 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_35 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U42 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_35 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U43 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_36 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U43 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_36 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U44 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_37 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U44 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_37 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U45 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_38 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U45 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_38 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U46 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_39 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U46 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_39 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U47 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_40 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U47 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_40 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U48 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_41 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U48 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_41 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U49 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_42 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U49 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_42 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U50 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_43 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U50 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_43 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U51 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_44 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U51 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_44 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U52 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_45 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U52 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_45 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U53 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_46 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U53 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_46 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U54 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_47 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U54 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_47 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U55 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_48 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U55 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_48 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U56 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_49 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U56 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_49 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U57 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_50 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U57 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_50 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U58 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_51 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U58 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_51 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U59 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_52 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U59 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_52 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U60 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_53 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U60 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_53 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U61 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_54 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U61 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_54 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U62 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_55 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U62 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_55 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U63 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_56 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U63 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_56 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U64 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_57 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U64 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_57 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U65 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_58 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U65 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_58 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U66 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_59 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U66 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_59 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U67 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_60 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U67 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_60 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U68 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_61 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U68 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_61 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U69 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_62 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U69 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_62 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U70 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE mul_ln885_63 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U70 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE temp_sum_V_63 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_1640_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72 VARIABLE add_ln72 LOOP nopart1_nopart2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} matmul_Pipeline_writeC {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_327_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:90 VARIABLE add_ln90 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_349_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:94 VARIABLE add_ln94 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_387_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:96 VARIABLE add_ln96 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_404_p2 SOURCE /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:90 VARIABLE j_2 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.2 seconds; current allocated memory: 362.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
Execute         syn_report -model matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 18.05 sec.
Command     csynth_design done; 32.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.9 seconds. CPU system time: 1.64 seconds. Elapsed time: 32.49 seconds; current allocated memory: -788.648 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog -ipname matmul
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_solution -flow_target 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=matmul xml_exists=0
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matmul
Execute       get_solution -flow_target 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/kernel.internal.xml top=matmul
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Updating /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {-I /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src} name matmul vlnv xilinx.com:hls:matmul:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection none
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=16 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='matmul_flow_control_loop_pipe_sequential_init
matmul_flow_control_loop_pipe_sequential_init
matmul_mac_muladd_16s_16s_16ns_16_4_1
matmul_flow_control_loop_pipe_sequential_init
matmul_flow_control_loop_pipe_sequential_init
matmul_A_V_RAM_AUTO_1R1W
matmul_B_V_RAM_1WNR_AUTO_1R1W
matmul_C_V_RAM_AUTO_1R1W
matmul_control_s_axi
matmul_gmem0_m_axi
matmul_gmem1_m_axi
matmul_Pipeline_readA
matmul_Pipeline_readB
matmul_Pipeline_nopart1_nopart2
matmul_Pipeline_writeC
matmul
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -output 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readA.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_readB.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_nopart1_nopart2.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul_Pipeline_writeC.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.constraint.tcl 
Execute       sc_get_clocks matmul 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matmul
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/driver
Execute       get_config_export -format 
Execute       get_config_export -output 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/impl/export.xo
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.compgen.dataonly.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=matmul
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.rtl_wrap.cfg.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.constraint.tcl 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/matmul.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul/matmul/matmul/solution/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s matmul/solution/impl/export.xo 
INFO: [HLS 200-802] Generated output file matmul/solution/impl/export.xo
Command     export_design done; 26.57 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 25.46 seconds. CPU system time: 1.64 seconds. Elapsed time: 26.57 seconds; current allocated memory: 5.562 MB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
