

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_105_2'
================================================================
* Date:           Thu Feb 27 14:44:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.003 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_2  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      212|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        4|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       86|    -|
|Register             |        -|     -|      255|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      255|      302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_13s_13s_13_1_1_U21  |mul_13s_13s_13_1_1  |        0|   1|  0|   4|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   4|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_160_p2     |         +|   0|  0|  71|          64|           2|
    |add_ln106_1_fu_151_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln106_2_fu_155_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln106_fu_142_p2     |         +|   0|  0|  20|          13|          13|
    |ap_condition_141        |       and|   0|  0|   2|           1|           1|
    |ap_condition_273        |       and|   0|  0|   2|           1|           1|
    |ap_condition_76         |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_176_p2      |      icmp|   0|  0|  71|          64|          64|
    |reuse_select_fu_181_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 212|         172|         118|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |reuse_addr_reg_fu_48              |   9|          2|   64|        128|
    |reuse_reg_fu_52                   |   9|          2|    8|         16|
    |y_fu_56                           |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|  142|        285|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln106_2_reg_261               |  13|   0|   13|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln106_reg_245                 |  13|   0|   13|          0|
    |reuse_addr_reg_fu_48              |  64|   0|   64|          0|
    |reuse_reg_fu_52                   |   8|   0|    8|          0|
    |reuse_select_reg_266              |   8|   0|    8|          0|
    |tmp_2_reg_241                     |   1|   0|    1|          0|
    |y_2_reg_236                       |  64|   0|   64|          0|
    |y_fu_56                           |  64|   0|   64|          0|
    |zext_ln106_reg_251                |  13|   0|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 255|   0|  306|         51|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_105_2|  return value|
|y_1_cast        |   in|   32|     ap_none|                           y_1_cast|        scalar|
|empty           |   in|   13|     ap_none|                              empty|        scalar|
|x               |   in|   13|     ap_none|                                  x|        scalar|
|pixel_address0  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce0       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_q0        |   in|    8|   ap_memory|                              pixel|         array|
|pixel_address1  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_we1       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_d1        |  out|    8|   ap_memory|                              pixel|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

