[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677494 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677494 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677494 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12574968 heartbeat IPC: 1.124 cumulative IPC: 1.124 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 25082878 heartbeat IPC: 0.7995 cumulative IPC: 0.9343 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38430498 heartbeat IPC: 0.7492 cumulative IPC: 0.8632 (Simulation time: 00 hr 03 min 42 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43805632 cumulative IPC: 0.9131 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43805632 cumulative IPC: 0.9131 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9131 instructions: 40000000 cycles: 43805632
CPU 0 Branch Prediction Accuracy: 96.03% MPKI: 11.07 Average ROB Occupancy at Mispredict: 36.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.524
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457630 HIT:     419906 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457630 HIT:     419906 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685324 HIT:     467503 MISS:     217821 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359626 HIT:     291892 MISS:      67734 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96913 HIT:       6384 MISS:      90529 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142884 HIT:     142576 MISS:        308 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85901 HIT:      26651 MISS:      59250 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 169.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6343947 HIT:    6259308 MISS:      84639 MSHR_MERGE:      27507
cpu0->cpu0_L1I LOAD         ACCESS:    6343947 HIT:    6259308 MISS:      84639 MSHR_MERGE:      27507
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.83 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13171565 HIT:   12157333 MISS:    1014232 MSHR_MERGE:     528917
cpu0->cpu0_L1D LOAD         ACCESS:    8085158 HIT:    7554710 MISS:     530448 MSHR_MERGE:     227950
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992776 HIT:    4596474 MISS:     396302 MSHR_MERGE:     299386
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93631 HIT:       6149 MISS:      87482 MSHR_MERGE:       1581
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5449797 HIT:    5338031 MISS:     111766 MSHR_MERGE:      50595
cpu0->cpu0_ITLB LOAD         ACCESS:    5449797 HIT:    5338031 MISS:     111766 MSHR_MERGE:      50595
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.887 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12475807 HIT:   11756637 MISS:     719170 MSHR_MERGE:     322711
cpu0->cpu0_DTLB LOAD         ACCESS:   12475807 HIT:   11756637 MISS:     719170 MSHR_MERGE:     322711
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.6 cycles
cpu0->LLC TOTAL        ACCESS:     335525 HIT:      58742 MISS:     276783 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67734 HIT:      18808 MISS:      48926 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90529 HIT:      14268 MISS:      76261 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118012 HIT:      11353 MISS:     106659 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59250 HIT:      14313 MISS:      44937 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1305
  ROW_BUFFER_MISS:     168798
  AVG DBUS CONGESTED CYCLE: 13.21
Channel 0 WQ ROW_BUFFER_HIT:      16033
  ROW_BUFFER_MISS:      92061
  FULL:          0
Channel 0 REFRESHES ISSUED:       3650
