module MainCode (

	input CLK_50MHz,			//50MHz clock input
									//input CLK_100Hz, <--you can use this for your module ModeSim validation
									//input CLK_1Hz,	 <--you can use this for your module ModeSim validation
	input rst_n,				//An active-low sginal to reset the module
	input StartStop,			//A control signal to start (active) and stop (pause) the module
	input ModeSel,				//A control signal to swich between the two modes (10s stopwatch and 2 mins timer)				
	
	output [6:0] HexMSBH,	//The 7-Seg display Signal for higer-digit in MSB
	output [6:0] HexMSBL,	//The 7-Seg display Signal for lower-digit in MSB
	output [6:0] HexLSBH,	//The 7-Seg display Signal for higer-digit in LSB
	output [6:0] HexLSBL,	//The 7-Seg display Signal for lower-digit in LSB
	output DOT					//The falshing decimal signal at the lower-digit MSB				

);

endmodule