

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:09:08 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1580541|  1580541|  1580541|  1580541|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  1580540|  1580540|     60790|          -|          -|    26|    no    |
        | + Col_Loop          |    60788|    60788|      2338|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     2336|     2336|        73|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |       69|       69|        23|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       20|       20|         8|          6|          1|     3|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 15 6 
6 --> 7 
7 --> 8 
8 --> 14 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 6 
14 --> 5 
15 --> 16 
16 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv_1/conv_1.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv_1/conv_1.cpp:8]   --->   Operation 24 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 26 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %6, label %Row_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 29 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 30 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 31 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 32 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv_1/conv_1.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 34 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:11]   --->   Operation 35 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv_1/conv_1.cpp:11]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 38 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 39 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 40 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:14]   --->   Operation 41 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_7 to i16" [conv_1/conv_1.cpp:14]   --->   Operation 42 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 43 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv_1/conv_1.cpp:41]   --->   Operation 44 'specregionend' 'empty_12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 45 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 46 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 47 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv_1/conv_1.cpp:14]   --->   Operation 49 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:14]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 52 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 53 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 55 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln14, %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 56 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 58 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:18]   --->   Operation 59 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 60 'specregionend' 'empty_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 61 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 62 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 63 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 64 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 65 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 67 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 70 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 71 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_9 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 72 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 73 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 74 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i10 %tmp_8 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %tmp_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_2, %zext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 79 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 80 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:21]   --->   Operation 81 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 82 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 83 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 10.0>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop ]"   --->   Operation 84 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv_1/conv_1.cpp:21]   --->   Operation 85 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 86 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 87 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln26_4, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 88 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 89 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i10 %zext_ln35_1, %tmp_13_cast" [conv_1/conv_1.cpp:26]   --->   Operation 90 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %add_ln26_3 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 92 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, %zext_ln21" [conv_1/conv_1.cpp:26]   --->   Operation 93 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i12 %zext_ln26_6, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 95 'add' 'add_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_4 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 96 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_4 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 97 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 98 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.67ns)   --->   "%sub_ln26_2 = sub i13 %p_shl3_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 99 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i13 %sub_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 100 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 101 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.67ns)   --->   "%add_ln26_5 = add i13 1, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 102 'add' 'add_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i13 %add_ln26_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 104 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 105 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 106 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 106 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 107 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 108 [1/1] (1.67ns)   --->   "%add_ln26_6 = add i13 2, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 108 'add' 'add_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 109 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 110 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 112 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 113 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 113 'fmul' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 114 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_3_2, %W_Col_Loop ]" [conv_1/conv_1.cpp:26]   --->   Operation 116 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 117 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv_1/conv_1.cpp:21]   --->   Operation 118 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop" [conv_1/conv_1.cpp:21]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 120 'fmul' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 121 'fadd' 'w_sum_3' <Predicate = (!icmp_ln21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 122 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 123 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 124 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 124 'fadd' 'w_sum_3' <Predicate = (!icmp_ln21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 125 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 126 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 127 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 127 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 128 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 129 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 129 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 130 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 131 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 132 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:23]   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 135 'specregionend' 'empty_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:21]   --->   Operation 136 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 137 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:18]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 25.8>
ST_15 : Operation 139 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 139 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_15 : Operation 140 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 140 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 33.5>
ST_16 : Operation 141 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 141 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 142 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 143 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 144 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 145 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 146 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 147 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 148 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv_1/conv_1.cpp:34]   --->   Operation 149 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 150 'select' 'w_sum_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (3.25ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 152 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000]
br_ln8               (br               ) [ 01111111111111111]
r_0                  (phi              ) [ 00101111111111111]
phi_mul              (phi              ) [ 00111111111111111]
add_ln8              (add              ) [ 01111111111111111]
icmp_ln8             (icmp             ) [ 00111111111111111]
empty                (speclooptripcount) [ 00000000000000000]
r                    (add              ) [ 01111111111111111]
br_ln8               (br               ) [ 00000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000]
tmp_1                (specregionbegin  ) [ 00011111111111111]
br_ln11              (br               ) [ 00111111111111111]
ret_ln42             (ret              ) [ 00000000000000000]
c_0                  (phi              ) [ 00010111111111100]
icmp_ln11            (icmp             ) [ 00111111111111111]
empty_4              (speclooptripcount) [ 00000000000000000]
c                    (add              ) [ 00111111111111111]
br_ln11              (br               ) [ 00000000000000000]
specloopname_ln12    (specloopname     ) [ 00000000000000000]
tmp_2                (specregionbegin  ) [ 00001111111111111]
zext_ln35            (zext             ) [ 00000000000000000]
add_ln35             (add              ) [ 00000000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000000]
zext_ln14            (zext             ) [ 00001111111111111]
br_ln14              (br               ) [ 00111111111111111]
empty_12             (specregionend    ) [ 00000000000000000]
br_ln8               (br               ) [ 01111111111111111]
f_0                  (phi              ) [ 00001000000000000]
icmp_ln14            (icmp             ) [ 00111111111111111]
empty_5              (speclooptripcount) [ 00000000000000000]
f                    (add              ) [ 00111111111111111]
br_ln14              (br               ) [ 00000000000000000]
specloopname_ln15    (specloopname     ) [ 00000000000000000]
tmp_3                (specregionbegin  ) [ 00000111111111111]
zext_ln26            (zext             ) [ 00000111111111100]
zext_ln35_1          (zext             ) [ 00000111111111100]
zext_ln35_2          (zext             ) [ 00000000000000000]
add_ln35_1           (add              ) [ 00000000000000000]
zext_ln35_3          (zext             ) [ 00000000000000000]
conv_out_addr        (getelementptr    ) [ 00000111111111111]
br_ln18              (br               ) [ 00111111111111111]
empty_11             (specregionend    ) [ 00000000000000000]
br_ln11              (br               ) [ 00111111111111111]
wr_0                 (phi              ) [ 00000100000000000]
w_sum_0              (phi              ) [ 00000111111111011]
zext_ln18            (zext             ) [ 00000000000000000]
icmp_ln18            (icmp             ) [ 00111111111111111]
empty_6              (speclooptripcount) [ 00000000000000000]
wr                   (add              ) [ 00111111111111111]
br_ln18              (br               ) [ 00000000000000000]
specloopname_ln19    (specloopname     ) [ 00000000000000000]
tmp_4                (specregionbegin  ) [ 00000011111111100]
tmp_9                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_1          (zext             ) [ 00000000000000000]
sub_ln26             (sub              ) [ 00000011111111000]
add_ln26             (add              ) [ 00000000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_2          (zext             ) [ 00000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000]
zext_ln26_3          (zext             ) [ 00000000000000000]
sub_ln26_1           (sub              ) [ 00000000000000000]
sext_ln26            (sext             ) [ 00000011111111000]
br_ln21              (br               ) [ 00111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 00000000000000010]
wc_0                 (phi              ) [ 00000011100000000]
icmp_ln21            (icmp             ) [ 00111111111111111]
zext_ln21            (zext             ) [ 00000000000000000]
zext_ln26_4          (zext             ) [ 00000000000000000]
add_ln26_2           (add              ) [ 00000000000000000]
tmp_13_cast          (bitconcatenate   ) [ 00000000000000000]
add_ln26_3           (add              ) [ 00000000000000000]
zext_ln26_5          (zext             ) [ 00000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 00000001000000000]
add_ln26_1           (add              ) [ 00000000000000000]
zext_ln26_6          (zext             ) [ 00000000000000000]
add_ln26_4           (add              ) [ 00000000000000000]
sext_ln26_1          (sext             ) [ 00000000000000000]
trunc_ln26           (trunc            ) [ 00000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 00000000000000000]
sub_ln26_2           (sub              ) [ 00000001000000000]
zext_ln26_7          (zext             ) [ 00000000000000000]
conv_input_addr      (getelementptr    ) [ 00000001000000000]
add_ln26_5           (add              ) [ 00000000000000000]
zext_ln26_8          (zext             ) [ 00000000000000000]
conv_input_addr_1    (getelementptr    ) [ 00000001000000000]
add_ln26_6           (add              ) [ 00000000000000000]
zext_ln26_9          (zext             ) [ 00000000000000000]
conv_input_addr_2    (getelementptr    ) [ 00000000100000000]
conv_1_weights_0_loa (load             ) [ 00000000100000000]
conv_input_load      (load             ) [ 00000000100000000]
conv_input_load_1    (load             ) [ 00000000110000000]
w_sum_1              (phi              ) [ 00111111110000111]
empty_7              (speclooptripcount) [ 00000000000000000]
wc                   (add              ) [ 00111111011111111]
br_ln21              (br               ) [ 00000000000000000]
tmp_s                (fmul             ) [ 00000000010000000]
conv_input_load_2    (load             ) [ 00000000011000000]
w_sum_3              (fadd             ) [ 00000000001100000]
tmp_1_1              (fmul             ) [ 00000000001100000]
tmp_1_2              (fmul             ) [ 00000011000111000]
w_sum_3_1            (fadd             ) [ 00000011000011000]
specloopname_ln22    (specloopname     ) [ 00000000000000000]
tmp_5                (specregionbegin  ) [ 00000000000000000]
specpipeline_ln23    (specpipeline     ) [ 00000000000000000]
w_sum_3_2            (fadd             ) [ 00111111111111111]
empty_8              (specregionend    ) [ 00000000000000000]
br_ln21              (br               ) [ 00111111111111111]
empty_9              (specregionend    ) [ 00000000000000000]
br_ln18              (br               ) [ 00111111111111111]
conv_1_bias_load     (load             ) [ 00000000000000001]
w_sum                (fadd             ) [ 00000000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000000]
tmp                  (partselect       ) [ 00000000000000000]
trunc_ln34           (trunc            ) [ 00000000000000000]
icmp_ln34            (icmp             ) [ 00000000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000000]
or_ln34              (or               ) [ 00000000000000000]
tmp_6                (fcmp             ) [ 00000000000000000]
and_ln34             (and              ) [ 00000000000000000]
w_sum_2              (select           ) [ 00000000000000000]
store_ln35           (store            ) [ 00000000000000000]
empty_10             (specregionend    ) [ 00000000000000000]
br_ln14              (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="conv_out_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_1_bias_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="1"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv_1_weights_0_add_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv_input_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="13" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_input_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="13" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
<pin id="154" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/6 conv_input_load_1/6 conv_input_load_2/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_input_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln35_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="3"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/16 "/>
</bind>
</comp>

<comp id="169" class="1005" name="r_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="r_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="phi_mul_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="1"/>
<pin id="183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_mul_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="c_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="c_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="f_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="f_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="wr_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="wr_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="227" class="1005" name="w_sum_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="w_sum_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="wc_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="wc_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="2" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="w_sum_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="w_sum_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="3"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/8 w_sum_3_1/10 w_sum_3_2/12 w_sum/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/8 tmp_1_2/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="284" class="1005" name="reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln11_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="c_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln35_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln35_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_7_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln14_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln14_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="f_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln26_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln35_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln35_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln35_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="1"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln35_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln18_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln18_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="wr_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln26_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln26_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln26_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="3"/>
<pin id="423" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln26_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln26_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln26_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="7" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln26_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln21_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln21_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln26_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln26_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="1"/>
<pin id="477" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_13_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln26_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="2"/>
<pin id="489" dir="0" index="1" bw="10" slack="0"/>
<pin id="490" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln26_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln26_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="3"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln26_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln26_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="0" index="1" bw="11" slack="1"/>
<pin id="510" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln26_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln26_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_shl3_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="0" index="1" bw="11" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln26_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="0" index="1" bw="12" slack="0"/>
<pin id="531" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln26_7_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="13" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln26_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="13" slack="0"/>
<pin id="542" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln26_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln26_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="13" slack="1"/>
<pin id="553" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln26_9_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="wc_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="2"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="bitcast_ln34_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="0" index="3" bw="6" slack="0"/>
<pin id="575" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln34_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/16 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln34_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/16 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln34_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="23" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/16 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln34_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="and_ln34_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/16 "/>
</bind>
</comp>

<comp id="608" class="1004" name="w_sum_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/16 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln8_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="625" class="1005" name="r_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="633" class="1005" name="c_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="638" class="1005" name="zext_ln14_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="1"/>
<pin id="640" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="646" class="1005" name="f_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="651" class="1005" name="zext_ln26_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln35_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="2"/>
<pin id="658" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="conv_out_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="15" slack="3"/>
<pin id="663" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln18_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="670" class="1005" name="wr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="675" class="1005" name="sub_ln26_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="1"/>
<pin id="677" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="680" class="1005" name="sext_ln26_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="1"/>
<pin id="682" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="685" class="1005" name="conv_1_bias_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="1"/>
<pin id="687" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="icmp_ln21_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="694" class="1005" name="conv_1_weights_0_add_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="1"/>
<pin id="696" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="699" class="1005" name="sub_ln26_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="13" slack="1"/>
<pin id="701" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="conv_input_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="1"/>
<pin id="706" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="conv_input_addr_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="1"/>
<pin id="711" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="conv_input_addr_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="1"/>
<pin id="716" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="conv_1_weights_0_loa_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="724" class="1005" name="conv_input_load_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="wc_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="1"/>
<pin id="731" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_1_2_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="2"/>
<pin id="736" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="w_sum_3_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="conv_1_bias_load_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="118" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="125" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="132" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="261"><net_src comp="227" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="255" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="227" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="112" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="270" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="139" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="145" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="145" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="293"><net_src comp="270" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="298"><net_src comp="263" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="304"><net_src comp="185" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="173" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="173" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="197" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="197" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="197" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="181" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="209" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="209" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="209" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="209" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="209" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="389"><net_src comp="220" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="220" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="220" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="220" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="386" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="386" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="169" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="14" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="420" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="434" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="243" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="243" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="243" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="14" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="479" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="501"><net_src comp="193" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="466" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="70" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="512" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="528" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="554"><net_src comp="74" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="564"><net_src comp="239" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="60" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="263" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="88" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="92" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="583"><net_src comp="566" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="570" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="94" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="580" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="584" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="278" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="263" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="54" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="620"><net_src comp="300" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="628"><net_src comp="312" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="636"><net_src comp="324" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="641"><net_src comp="348" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="649"><net_src comp="358" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="654"><net_src comp="364" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="659"><net_src comp="368" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="664"><net_src comp="98" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="669"><net_src comp="390" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="396" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="678"><net_src comp="414" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="683"><net_src comp="456" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="688"><net_src comp="105" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="693"><net_src comp="460" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="118" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="702"><net_src comp="528" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="707"><net_src comp="125" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="712"><net_src comp="132" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="717"><net_src comp="156" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="722"><net_src comp="139" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="727"><net_src comp="145" pin="7"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="732"><net_src comp="560" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="737"><net_src comp="270" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="742"><net_src comp="263" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="747"><net_src comp="112" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {16 }
 - Input state : 
	Port: conv_1 : conv_input | {6 7 8 }
	Port: conv_1 : conv_1_weights_0 | {6 7 }
	Port: conv_1 : conv_1_bias | {5 15 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_7 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_9 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		add_ln26 : 2
		tmp_8 : 3
		zext_ln26_2 : 4
		tmp_10 : 3
		zext_ln26_3 : 4
		sub_ln26_1 : 5
		sext_ln26 : 6
		conv_1_bias_load : 1
	State 6
		icmp_ln21 : 1
		zext_ln21 : 1
		zext_ln26_4 : 1
		add_ln26_2 : 2
		tmp_13_cast : 3
		add_ln26_3 : 4
		zext_ln26_5 : 5
		conv_1_weights_0_add : 6
		add_ln26_1 : 2
		zext_ln26_6 : 3
		add_ln26_4 : 4
		sext_ln26_1 : 5
		trunc_ln26 : 5
		p_shl3_cast : 6
		sub_ln26_2 : 7
		zext_ln26_7 : 8
		conv_input_addr : 9
		add_ln26_5 : 8
		zext_ln26_8 : 9
		conv_input_addr_1 : 10
		conv_1_weights_0_loa : 7
		conv_input_load : 10
		conv_input_load_1 : 11
	State 7
		zext_ln26_9 : 1
		conv_input_addr_2 : 2
		tmp_s : 1
		conv_input_load_2 : 3
	State 8
		w_sum_3 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		empty_8 : 1
	State 14
	State 15
		w_sum : 1
	State 16
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_6 : 1
		and_ln34 : 4
		w_sum_2 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_263     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_270     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_6_fu_278    |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln8_fu_300   |    0    |    0    |    14   |
|          |      r_fu_312      |    0    |    0    |    15   |
|          |      c_fu_324      |    0    |    0    |    15   |
|          |   add_ln35_fu_334  |    0    |    0    |    14   |
|          |      f_fu_358      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_376 |    0    |    0    |    21   |
|          |      wr_fu_396     |    0    |    0    |    10   |
|    add   |   add_ln26_fu_420  |    0    |    0    |    15   |
|          |  add_ln26_2_fu_474 |    0    |    0    |    15   |
|          |  add_ln26_3_fu_487 |    0    |    0    |    14   |
|          |  add_ln26_1_fu_497 |    0    |    0    |    15   |
|          |  add_ln26_4_fu_507 |    0    |    0    |    13   |
|          |  add_ln26_5_fu_539 |    0    |    0    |    17   |
|          |  add_ln26_6_fu_550 |    0    |    0    |    17   |
|          |      wc_fu_560     |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_306  |    0    |    0    |    11   |
|          |  icmp_ln11_fu_318  |    0    |    0    |    11   |
|          |  icmp_ln14_fu_352  |    0    |    0    |    11   |
|   icmp   |  icmp_ln18_fu_390  |    0    |    0    |    8    |
|          |  icmp_ln21_fu_460  |    0    |    0    |    8    |
|          |  icmp_ln34_fu_584  |    0    |    0    |    11   |
|          | icmp_ln34_1_fu_590 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln26_fu_414  |    0    |    0    |    13   |
|    sub   |  sub_ln26_1_fu_450 |    0    |    0    |    14   |
|          |  sub_ln26_2_fu_528 |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|  select  |   w_sum_2_fu_608   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln34_fu_596   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln34_fu_602  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln35_fu_330  |    0    |    0    |    0    |
|          |  zext_ln14_fu_348  |    0    |    0    |    0    |
|          |  zext_ln26_fu_364  |    0    |    0    |    0    |
|          | zext_ln35_1_fu_368 |    0    |    0    |    0    |
|          | zext_ln35_2_fu_372 |    0    |    0    |    0    |
|          | zext_ln35_3_fu_381 |    0    |    0    |    0    |
|          |  zext_ln18_fu_386  |    0    |    0    |    0    |
|          | zext_ln26_1_fu_410 |    0    |    0    |    0    |
|   zext   | zext_ln26_2_fu_434 |    0    |    0    |    0    |
|          | zext_ln26_3_fu_446 |    0    |    0    |    0    |
|          |  zext_ln21_fu_466  |    0    |    0    |    0    |
|          | zext_ln26_4_fu_470 |    0    |    0    |    0    |
|          | zext_ln26_5_fu_492 |    0    |    0    |    0    |
|          | zext_ln26_6_fu_503 |    0    |    0    |    0    |
|          | zext_ln26_7_fu_534 |    0    |    0    |    0    |
|          | zext_ln26_8_fu_545 |    0    |    0    |    0    |
|          | zext_ln26_9_fu_555 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_7_fu_340    |    0    |    0    |    0    |
|          |    tmp_9_fu_402    |    0    |    0    |    0    |
|bitconcatenate|    tmp_8_fu_426    |    0    |    0    |    0    |
|          |    tmp_10_fu_438   |    0    |    0    |    0    |
|          | tmp_13_cast_fu_479 |    0    |    0    |    0    |
|          | p_shl3_cast_fu_520 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln26_fu_456  |    0    |    0    |    0    |
|          | sext_ln26_1_fu_512 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_516 |    0    |    0    |    0    |
|          |  trunc_ln34_fu_580 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_570     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   371   |   1322  |
|----------|--------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln8_reg_617      |   10   |
|         c_0_reg_193        |    5   |
|          c_reg_633         |    5   |
|  conv_1_bias_addr_reg_685  |    5   |
|  conv_1_bias_load_reg_744  |   32   |
|conv_1_weights_0_add_reg_694|    9   |
|conv_1_weights_0_loa_reg_719|   32   |
|  conv_input_addr_1_reg_709 |   12   |
|  conv_input_addr_2_reg_714 |   12   |
|   conv_input_addr_reg_704  |   12   |
|  conv_input_load_1_reg_724 |   32   |
|    conv_out_addr_reg_661   |   15   |
|         f_0_reg_205        |    6   |
|          f_reg_646         |    6   |
|      icmp_ln18_reg_666     |    1   |
|      icmp_ln21_reg_690     |    1   |
|       phi_mul_reg_181      |   10   |
|         r_0_reg_169        |    5   |
|          r_reg_625         |    5   |
|           reg_284          |   32   |
|           reg_290          |   32   |
|           reg_295          |   32   |
|      sext_ln26_reg_680     |   12   |
|     sub_ln26_2_reg_699     |   13   |
|      sub_ln26_reg_675      |    5   |
|       tmp_1_2_reg_734      |   32   |
|       w_sum_0_reg_227      |   32   |
|       w_sum_1_reg_251      |   32   |
|      w_sum_3_2_reg_739     |   32   |
|        wc_0_reg_239        |    2   |
|         wc_reg_729         |    2   |
|        wr_0_reg_216        |    2   |
|         wr_reg_670         |    2   |
|      zext_ln14_reg_638     |   16   |
|      zext_ln26_reg_651     |   64   |
|     zext_ln35_1_reg_656    |   10   |
+----------------------------+--------+
|            Total           |   567  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_145 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_145 |  p2  |   2  |   0  |    0   ||    9    |
|    r_0_reg_169    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_181  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_193    |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_227  |  p0  |   2  |  32  |   64   ||    9    |
|    wc_0_reg_239   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_263    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_263    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_270    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_270    |  p1  |   3  |  32  |   96   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   664  || 23.4088 ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1322  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   171  |
|  Register |    -   |    -   |    -   |   567  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   23   |   938  |  1493  |
+-----------+--------+--------+--------+--------+--------+
