-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_argmax_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fc0_to_argmax0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    fc0_to_argmax0_empty_n : IN STD_LOGIC;
    fc0_to_argmax0_read : OUT STD_LOGIC;
    fc0_to_argmax0_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    fc0_to_argmax0_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    argmax0_to_output_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    argmax0_to_output_full_n : IN STD_LOGIC;
    argmax0_to_output_write : OUT STD_LOGIC;
    argmax0_to_output_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    argmax0_to_output_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of layers_test_argmax_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal argmax0_to_output_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_idle : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_ready : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_fc0_to_argmax0_read : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_idle : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_ready : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out_ap_vld : STD_LOGIC;
    signal grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call3 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_argmax_10_Pipeline_VITIS_LOOP_72_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fc0_to_argmax0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        fc0_to_argmax0_empty_n : IN STD_LOGIC;
        fc0_to_argmax0_read : OUT STD_LOGIC;
        fc0_to_argmax0_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        fc0_to_argmax0_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld : OUT STD_LOGIC;
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld : OUT STD_LOGIC );
    end component;


    component layers_test_argmax_10_Pipeline_VITIS_LOOP_79_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_load : IN STD_LOGIC_VECTOR (7 downto 0);
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_load : IN STD_LOGIC_VECTOR (7 downto 0);
        max_idx_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_idx_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55 : component layers_test_argmax_10_Pipeline_VITIS_LOOP_72_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start,
        ap_done => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done,
        ap_idle => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_idle,
        ap_ready => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_ready,
        fc0_to_argmax0_dout => fc0_to_argmax0_dout,
        fc0_to_argmax0_empty_n => fc0_to_argmax0_empty_n,
        fc0_to_argmax0_read => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_fc0_to_argmax0_read,
        fc0_to_argmax0_num_data_valid => ap_const_lv8_0,
        fc0_to_argmax0_fifo_cap => ap_const_lv8_0,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld);

    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81 : component layers_test_argmax_10_Pipeline_VITIS_LOOP_79_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start,
        ap_done => grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done,
        ap_idle => grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_idle,
        ap_ready => grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_ready,
        max => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7,
        void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_load => void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9,
        max_idx_out => grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out,
        max_idx_out_ap_vld => grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((argmax0_to_output_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1_ignore_call3))) then 
                    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_ready = ap_const_logic_1)) then 
                    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_ready = ap_const_logic_1)) then 
                    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld = ap_const_logic_1))) then
                void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, argmax0_to_output_full_n, ap_CS_fsm_state5, grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done, grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((argmax0_to_output_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done)
    begin
        if ((grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done)
    begin
        if ((grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(argmax0_to_output_full_n)
    begin
        if ((argmax0_to_output_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call3_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call3 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, argmax0_to_output_full_n, ap_CS_fsm_state5)
    begin
        if (((argmax0_to_output_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    argmax0_to_output_blk_n_assign_proc : process(argmax0_to_output_full_n, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            argmax0_to_output_blk_n <= argmax0_to_output_full_n;
        else 
            argmax0_to_output_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    argmax0_to_output_din <= grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_max_idx_out;

    argmax0_to_output_write_assign_proc : process(argmax0_to_output_full_n, ap_CS_fsm_state5)
    begin
        if (((argmax0_to_output_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            argmax0_to_output_write <= ap_const_logic_1;
        else 
            argmax0_to_output_write <= ap_const_logic_0;
        end if; 
    end process;

    fc0_to_argmax0_read <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_fc0_to_argmax0_read;
    grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start <= grp_argmax_10_Pipeline_VITIS_LOOP_72_1_fu_55_ap_start_reg;
    grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start <= grp_argmax_10_Pipeline_VITIS_LOOP_79_2_fu_81_ap_start_reg;

    internal_ap_ready_assign_proc : process(argmax0_to_output_full_n, ap_CS_fsm_state5)
    begin
        if (((argmax0_to_output_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
