Fitter report for de10_nano
Wed Mar 05 16:28:36 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Mar 05 16:28:36 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; de10_nano                                   ;
; Top-level Entity Name           ; de10_nano_top                               ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 9,058 / 41,910 ( 22 % )                     ;
; Total registers                 ; 15433                                       ;
; Total pins                      ; 265 / 314 ( 84 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 505,938 / 5,662,720 ( 9 % )                 ;
; Total RAM Blocks                ; 67 / 553 ( 12 % )                           ;
; Total DSP Blocks                ; 1 / 112 ( < 1 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.9%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   3.0%      ;
;     Processor 5            ;   2.4%      ;
;     Processor 6            ;   2.3%      ;
;     Processor 7            ;   2.3%      ;
;     Processor 8            ;   2.3%      ;
;     Processor 9            ;   2.2%      ;
;     Processor 10           ;   2.2%      ;
;     Processor 11           ;   2.2%      ;
;     Processor 12           ;   2.2%      ;
;     Processor 13           ;   2.2%      ;
;     Processor 14           ;   2.2%      ;
;     Processor 15           ;   2.1%      ;
;     Processor 16           ;   2.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                  ; Action           ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                      ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user1_clk[0]~CLKENA0                                                                                                                                                                                                                                                  ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]~CLKENA0                                                                                                                                                                                                                                                 ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                       ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; hps_memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; fpga_clk1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                             ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                     ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                             ; Created          ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged           ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; LFSR:lfsr0|temp[0]~136                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; LFSR:lfsr0|temp~135                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~11                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~6                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~1                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~3                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~2                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~0                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~0                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~53                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~62                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~66                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~68                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~15                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~122                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~125                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~126                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~127                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~129                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~132                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~142                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~36                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~37                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~38                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~75                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~188                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~189                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~213                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~331                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~332                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~333                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~358                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~359                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~360                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~361                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~362                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~363                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~387                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~388                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~389                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~414                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~415                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~439                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~440                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~441                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~442                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~248                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~4                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[2]~3                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~4                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[3]~6                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[4]~8                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[5]~9                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[5]~11                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[5]~12                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add0~26                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|Add1~50                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter~6                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0]~13                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|Add0~6                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter~2                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|op_1~14                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|Add6~22                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg~5                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|Add0~46                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|Add6~46                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg~22                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|max_count[1]~12                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode_dynamic|Add1~33                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode_dynamic|Add5~57                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode_dynamic|Add7~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode_dynamic|Add7~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|f2_v_sync_start_reg[0]~4                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|h_frame_complete_point_reg[0]~0                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|h_total_check_reg[0]~5                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|h_total_minus_one_reg[0]~8                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|enable_threshold_reg~1                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Add4~2                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Add10~17                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Equal9~0                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Equal9~2                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Equal9~4                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector102~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector102~0_OTERM59                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector106~2                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector109~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector109~0_RTM019                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num_tmp~1                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]_OTERM7                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]_OTERM9                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]_OTERM11                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]_OTERM13                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]_OTERM15                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[5]_OTERM17                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[7]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[7]_OTERM1                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[7]_OTERM3                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[7]_OTERM5                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[0]                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[0]_OTERM41                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[1]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[1]_OTERM43                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[1]_OTERM61                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[1]_OTERM63                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[2]                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[2]_OTERM45                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[3]                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[3]_OTERM47                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[4]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[5]                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[5]_OTERM49                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[5]_OTERM53                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[5]_OTERM55                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[5]_OTERM57                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_valid_fifo_cmd                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_valid_fifo_cmd_OTERM51                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_valid_fifo_cmd~0                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_IDLE_RTM018                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_IDLE_RTM018                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~6                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~114                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~6                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~1                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~2                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~34                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~38                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~22                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~29                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~62                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~58                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~62                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~1                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~0                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~34                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~38                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~22                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~29                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~6                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~2                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~6                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~1                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~2                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~34                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~38                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~22                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~29                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg~0                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~10                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~10                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]_OTERM39                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]_OTERM33                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]_OTERM29                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]_OTERM31                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]_OTERM37                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]_OTERM35                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~25                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~25                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~2                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[0]~0                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~2                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator|Add0~2                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator|address_register~29                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter|Add2~0                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter|Add2~1                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter|Add3~1                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter|Add3~2                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|Mult0~8                                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[1]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[2]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[3]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[4]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[5]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[6]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[7]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[8]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[9]                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[10]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[11]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[12]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[13]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[14]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[15]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[16]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[17]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[18]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[19]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[20]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[21]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[22]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[23]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[24]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[25]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]~_Duplicate_1                                                                                                                                                                                                                                              ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a0                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a1                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a2                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a3                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a4                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a5                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a6                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a7                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a8                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a9                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a10                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a11                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a12                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a13                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a14                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a15                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a16                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a17                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a18                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a19                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a20                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a21                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a22                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a23                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a24                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a25                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a26                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a27                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a28                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a29                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a30                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ram_block1a31                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a8                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a9                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a10                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a11                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a12                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a13                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a14                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a15                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a16                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a17                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a18                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a19                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a20                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a21                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a22                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a23                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a24                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a25                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a26                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a27                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a28                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a29                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a30                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a31                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a32                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a33                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a34                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a35                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a36                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a37                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a38                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a39                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a40                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a41                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a42                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a43                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a44                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a45                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a46                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a47                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a48                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a49                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a50                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a51                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a52                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a53                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a54                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a55                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a56                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a57                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a58                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a59                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a60                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a61                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a62                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a63                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[64]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a64                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[65]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a65                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[66]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a66                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[67]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a67                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[68]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a68                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[69]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a69                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[70]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a70                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[71]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a71                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[72]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a72                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[73]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a73                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[74]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a74                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[75]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a75                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[76]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a76                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[77]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a77                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[78]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a78                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[79]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a79                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[80]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a80                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[81]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a81                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[82]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a82                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[83]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a83                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[84]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a84                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[85]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a85                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[86]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a86                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[87]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a87                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[88]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a88                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[89]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a89                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[90]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a90                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[91]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a91                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[92]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a92                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[93]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a93                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[94]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a94                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[95]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a95                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[96]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a96                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[97]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a97                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[98]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a98                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[99]                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a99                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[100]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a100                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[101]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a101                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[102]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a102                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[103]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a103                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[104]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a104                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[105]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a105                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[106]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a106                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[107]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a107                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[108]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a108                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[109]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a109                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[110]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a110                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[111]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a111                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[112]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a112                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[113]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a113                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[114]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a114                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[115]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a115                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[116]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a116                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[117]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a117                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[118]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a118                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[119]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a119                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[120]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a120                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[121]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a121                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[122]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a122                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[123]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a123                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[124]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a124                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[125]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a125                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[126]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a126                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[127]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a127                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[128]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a128                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[129]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a129                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[130]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a130                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[131]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a131                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[132]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a132                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[133]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a133                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[134]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a134                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[135]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a135                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[136]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a136                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[137]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a137                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[138]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a138                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[139]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a139                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[140]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a140                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[141]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a141                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[142]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a142                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[143]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a143                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[144]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a144                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[145]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a145                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[146]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a146                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[147]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a147                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[148]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a148                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[149]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a149                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[150]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a150                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[151]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a151                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[152]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a152                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[153]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a153                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[154]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a154                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[155]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a155                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[156]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a156                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[157]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a157                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[158]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a158                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[159]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a159                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[160]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a160                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[161]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a161                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[162]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a162                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[163]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a163                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[164]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a164                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[165]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a165                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[166]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a166                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[167]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a167                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[168]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a168                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[169]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a169                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[170]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a170                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[171]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a171                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[172]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a172                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[173]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a173                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[174]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a174                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[175]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a175                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[176]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a176                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[177]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a177                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[178]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a178                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[179]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a179                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[180]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a180                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[181]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a181                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[182]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a182                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[183]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a183                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[184]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a184                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[185]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a185                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[186]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a186                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[187]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a187                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[188]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a188                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[189]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a189                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[190]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a190                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[191]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a191                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[192]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a192                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[193]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a193                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[194]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a194                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[195]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a195                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[196]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a196                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[197]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a197                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[198]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a198                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[199]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a199                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[200]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a200                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[201]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a201                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[202]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a202                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[203]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a203                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[204]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a204                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[205]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a205                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[206]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a206                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[207]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a207                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[208]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a208                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[209]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a209                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[210]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a210                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[211]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a211                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[212]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a212                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[213]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a213                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[214]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a214                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[215]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a215                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[216]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a216                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[217]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a217                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[218]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a218                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[219]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a219                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[220]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a220                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[221]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a221                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[222]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a222                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[223]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a223                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[224]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a224                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[225]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a225                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[226]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a226                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[227]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a227                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[228]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a228                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[229]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a229                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[230]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a230                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[231]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a231                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[232]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a232                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[233]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a233                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[234]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a234                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[235]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a235                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[236]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a236                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[237]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a237                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[238]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a238                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[239]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a239                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[240]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a240                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[241]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a241                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[242]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a242                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[243]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a243                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[244]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a244                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[245]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a245                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[246]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a246                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[247]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a247                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[248]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a248                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[249]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a249                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[250]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a250                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[251]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a251                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[252]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a252                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[253]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a253                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[254]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a254                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[255]                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a255                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[17]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[17]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[19]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[19]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~DUPLICATE                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE    ;                          ;                       ;
; soc_system:soc_inst|altchip_id:altchip_id_0|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe1                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altchip_id:altchip_id_0|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe1~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|altchip_id:altchip_id_0|data_valid_reg                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altchip_id:altchip_id_0|data_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|altchip_id:altchip_id_0|end_op_reg                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altchip_id:altchip_id_0|end_op_reg~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|altchip_id:altchip_id_0|end_stage_pos_reg                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altchip_id:altchip_id_0|end_stage_pos_reg~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|altchip_id:altchip_id_0|lpm_shiftreg:shift_reg|dffs[30]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altchip_id:altchip_id_0|lpm_shiftreg:shift_reg|dffs[30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|altera_avalon_mm_bridge:custom_ip_bridge|use_reg                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_avalon_mm_bridge:custom_ip_bridge|use_reg~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|altera_avalon_mm_bridge:hdmi_mm_bridge|cmd_address[7]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_avalon_mm_bridge:hdmi_mm_bridge|cmd_address[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_address[12]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_address[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_byteenable[0]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_byteenable[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_writedata[0]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[4]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[4]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[8]                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[8]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_encode:resp_encoder|av_st_dout_data[11]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_encode:resp_encoder|av_st_dout_data[11]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|write_data_in[18]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|write_data_in[18]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|write_in                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|write_in~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[5]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][11]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][11]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][13]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][13]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][14]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][14]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][15]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][15]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_reg[0][3]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_reg[0][3]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_reg[0][7]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_reg[0][7]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_reg[1][13]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_reg[1][13]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_encode:cmd_cvo_scheduler_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_encode:cmd_cvo_scheduler_encoder|gen_pipelined_ready.dout_ready_reg~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_f1_v_end_nxt_changed_reg                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_f1_v_end_nxt_changed_reg~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch_sel[1]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch_sel[1]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch_sel[6]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch_sel[6]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch_sel[12]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch_sel[12]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][6]                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][12]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][12]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][13]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][13]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0_sel[0]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0_sel[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f1[0][1]                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f1[0][1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][1]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][5]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][5]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][11]                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][11]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|lines[4]                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|lines[4]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|lines[12]                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|lines[12]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|status_update_int_reg                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|status_update_int_reg~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end[8]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end[8]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[0]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[2]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[11]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[11]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[12]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[12]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[14]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_f1_v_end_nxt[14]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_sync_start[10]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_sync_start[10]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_sync_start[13]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_sync_start[13]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_sync_start[14]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_sync_start[14]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[0]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[3]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[13]                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[13]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[14]                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_h_total_minus_one[14]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_v_total_minus_one[7]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_v_total_minus_one[7]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[2]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|field_prediction                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|field_prediction~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|sync_lost                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|sync_lost~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][3]                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][3]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][4]                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][4]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][13]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][13]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][15]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|v_count_lanes_pipeline[1][15]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_control_slave_decoder|arguments_reg[0][0]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_control_slave_decoder|arguments_reg[0][0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[1]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|state.INIT__STOPPED                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|state.INIT__STOPPED~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]~DUPLICATE                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET_SOP                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET_SOP~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[11]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[11]~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|early_eop_pad_flag                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|early_eop_pad_flag~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[2]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[2]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[3]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[3]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[5]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[5]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[11]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[11]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[13]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[13]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[15]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[15]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[4]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|enable_reg[1]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|enable_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[17]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[17]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[19]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[19]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|a_fefifo_daf:fifo_state|b_non_empty                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|a_fefifo_daf:fifo_state|b_non_empty~DUPLICATE                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state|b_full                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state|b_full~DUPLICATE                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][9]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][9]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][18]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][18]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][24]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][24]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][29]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][29]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[3]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[3]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[4]                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[4]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_loading_clear                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_loading_clear~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[7]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[7]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[8]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[8]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[9]                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[9]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[10]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[10]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[11]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[11]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[14]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[14]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[16]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[16]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[0]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[3]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[0]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[4]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[4]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_valid_fifo_cmd                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_valid_fifo_cmd~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_burst_size[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_burst_size[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[12]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[12]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[18]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[18]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[19]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[19]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[20]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[20]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[24]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[24]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[29]                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[29]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[0]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[1]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[9]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[9]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_FLUSH                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_FLUSH~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][16]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][16]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[22]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[22]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][0]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][3]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][3]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][4]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][4]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][9]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][9]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][11]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[5][11]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][5]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][5]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][27]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][27]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][30]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][30]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][31]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[6][31]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[8][19]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[8][19]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[8][20]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|RD_CTRL.rd_ctrl_regs[8][20]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[8]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[8]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[14]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[14]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[4]                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[4]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[8]                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[8]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[12]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[12]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[15]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[15]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[24]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[24]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[2]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[12]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[12]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[13]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[13]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[17]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[17]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[22]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[22]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[23]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[23]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[24]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[24]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[27]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[27]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[31]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[31]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_END                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_END~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][1]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[24]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[24]~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[0]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.CONTROL_PACKET                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.CONTROL_PACKET~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_PACKET                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_PACKET~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[4]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[4]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|edge_capture[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|edge_capture[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~DUPLICATE                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~DUPLICATE                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|out_valid~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[12]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[0]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[2]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[24]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[24]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[27]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|data_out[27]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem[0][88]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[8]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[12]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[16]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ctrl_register_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ctrl_register_s1_agent_rsp_fifo|mem[0][88]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_a_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_b_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_b_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lfsr_reset_value_reg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lfsr_reset_value_reg_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:random_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:random_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:lw_mm_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:lw_mm_bridge_m0_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:arduino_gpio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:arduino_gpio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ctrl_register_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ctrl_register_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cvo_reset_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cvo_reset_pio_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_0_a_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_0_a_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:lfsr_reset_value_reg_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:lfsr_reset_value_reg_s1_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:lfsr_reset_value_reg_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:lfsr_reset_value_reg_s1_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:locked_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:locked_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pll_reset_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pll_reset_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:random_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:random_s1_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|has_pending_responses                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_cvo_hdmi_control_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_cvo_hdmi_control_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hdmi_mm_bridge_m0_limiter|has_pending_responses                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hdmi_mm_bridge_m0_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][138]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][138]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][142]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][142]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][143]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][143]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][128]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][128]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][130]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][130]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][131]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][134]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][134]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][137]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][137]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][141]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][141]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][320]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][320]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[262]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[262]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[272]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[272]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[281]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[281]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:alt_vip_cl_vfb_hdmi_mem_master_rd_agent|hold_waitrequest                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:alt_vip_cl_vfb_hdmi_mem_master_rd_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                          ;
+---------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------------+
; Name                                  ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                         ; Ignored Value          ; Ignored Source                                            ;
+---------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------------+
; Synchronizer Identification           ; alt_vip_common_sync                         ;              ; data_out_sync0[1]                                                                                  ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                          ; on                     ; Compiler or HDL Assignment                                ;
; I/O Standard                          ; de10_nano_top                               ;              ; hps_qspi_CLK                                                                                       ; 3.3-V LVTTL            ; QSF Assignment                                            ;
; I/O Standard                          ; de10_nano_top                               ;              ; hps_qspi_IO0                                                                                       ; 3.3-V LVTTL            ; QSF Assignment                                            ;
; I/O Standard                          ; de10_nano_top                               ;              ; hps_qspi_IO1                                                                                       ; 3.3-V LVTTL            ; QSF Assignment                                            ;
; I/O Standard                          ; de10_nano_top                               ;              ; hps_qspi_IO2                                                                                       ; 3.3-V LVTTL            ; QSF Assignment                                            ;
; I/O Standard                          ; de10_nano_top                               ;              ; hps_qspi_IO3                                                                                       ; 3.3-V LVTTL            ; QSF Assignment                                            ;
; I/O Standard                          ; de10_nano_top                               ;              ; hps_qspi_SS0                                                                                       ; 3.3-V LVTTL            ; QSF Assignment                                            ;
; Unforce Merging of PLL Output Counter ; de10_nano_top                               ;              ; *soc_system_pll_stream*|altera_pll:altera_pll_i*|*                                                 ; ON                     ; soc_system/synthesis/submodules/soc_system_pll_stream.qip ;
; PLL Compensation Mode                 ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment                                            ;
; Global Signal                         ; de10_nano_top                               ;              ; soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment                                            ;
; Current Strength                      ; de10_nano_top                               ;              ; hps_qspi_CLK                                                                                       ; 4MA                    ; QSF Assignment                                            ;
; Current Strength                      ; de10_nano_top                               ;              ; hps_qspi_IO0                                                                                       ; 4MA                    ; QSF Assignment                                            ;
; Current Strength                      ; de10_nano_top                               ;              ; hps_qspi_IO1                                                                                       ; 4MA                    ; QSF Assignment                                            ;
; Current Strength                      ; de10_nano_top                               ;              ; hps_qspi_IO2                                                                                       ; 4MA                    ; QSF Assignment                                            ;
; Current Strength                      ; de10_nano_top                               ;              ; hps_qspi_IO3                                                                                       ; 4MA                    ; QSF Assignment                                            ;
; Current Strength                      ; de10_nano_top                               ;              ; hps_qspi_SS0                                                                                       ; 4MA                    ; QSF Assignment                                            ;
+---------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 32509 ) ; 0.00 % ( 0 / 32509 )       ; 0.00 % ( 0 / 32509 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 32509 ) ; 0.00 % ( 0 / 32509 )       ; 0.00 % ( 0 / 32509 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                     ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                        ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                 ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 31327 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 292 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 826 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 64 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/output_files/de10_nano.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9,058 / 41,910        ; 22 %  ;
; ALMs needed [=A-B+C]                                        ; 9,058                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11,158 / 41,910       ; 27 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,911                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,882                 ;       ;
;         [c] ALMs used for registers                         ; 2,365                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,145 / 41,910        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 36                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,431 / 4,191         ; 34 %  ;
;     -- Logic LABs                                           ; 1,431                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 15,499                ;       ;
;     -- 7 input functions                                    ; 243                   ;       ;
;     -- 6 input functions                                    ; 2,250                 ;       ;
;     -- 5 input functions                                    ; 2,257                 ;       ;
;     -- 4 input functions                                    ; 2,609                 ;       ;
;     -- <=3 input functions                                  ; 8,140                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,292                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 15,207                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 14,551 / 83,820       ; 17 %  ;
;         -- Secondary logic registers                        ; 656 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 14,781                ;       ;
;         -- Routing optimization registers                   ; 426                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 265 / 314             ; 84 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 4 / 4 ( 100 % )       ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 2 / 2 ( 100 % )       ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 2 / 2 ( 100 % )       ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 67 / 553              ; 12 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 505,938 / 5,662,720   ; 9 %   ;
; Total block memory implementation bits                      ; 686,080 / 5,662,720   ; 12 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 1 / 112               ; < 1 % ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 8                     ;       ;
;     -- Global clocks                                        ; 7 / 16                ; 44 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 8.5% / 8.5% / 8.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 30.4% / 31.2% / 36.8% ;       ;
; Maximum fan-out                                             ; 5798                  ;       ;
; Highest non-global fan-out                                  ; 3757                  ;       ;
; Total fan-out                                               ; 120217                ;       ;
; Average fan-out                                             ; 3.49                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                           ;
+-------------------------------------------------------------+------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8948 / 41910 ( 21 % )  ; 111 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 8948                   ; 111                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11038 / 41910 ( 26 % ) ; 122 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4870                   ; 41                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3819                   ; 64                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2349                   ; 17                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2135 / 41910 ( 5 % )   ; 11 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                      ; 0                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 36                     ; 0                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1416 / 4191 ( 34 % )   ; 19 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )                      ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1416                   ; 19                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 15321                  ; 178                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 239                    ; 4                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 2202                   ; 48                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 2233                   ; 24                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 2583                   ; 26                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 8064                   ; 76                    ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2285                   ; 7                     ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 14437 / 83820 ( 17 % ) ; 114 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 647 / 83820 ( < 1 % )  ; 9 / 83820 ( < 1 % )   ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 14667                  ; 114                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 417                    ; 9                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 184                    ; 0                     ; 71                                    ; 10                             ;
; I/O registers                                               ; 50                     ; 0                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 505938                 ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 686080                 ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 67 / 553 ( 12 % )      ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 1 / 112 ( < 1 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                       ; 6 / 116 ( 5 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Chip ID block                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                         ; 2 / 4 ( 50 % )                 ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                         ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                         ; 1 / 2 ( 50 % )                 ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Connections                                                 ;                        ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 17627                  ; 217                   ; 76                                    ; 765                            ;
;     -- Registered Input Connections                         ; 15446                  ; 133                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 901                    ; 912                   ; 101                                   ; 16771                          ;
;     -- Registered Output Connections                        ; 141                    ; 907                   ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 118953                 ; 2060                  ; 5203                                  ; 17619                          ;
;     -- Registered Connections                               ; 61041                  ; 1683                  ; 100                                   ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; External Connections                                        ;                        ;                       ;                                       ;                                ;
;     -- Top                                                  ; 178                    ; 949                   ; 49                                    ; 17352                          ;
;     -- sld_hub:auto_hub                                     ; 949                    ; 4                     ; 0                                     ; 176                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 49                     ; 0                     ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 17352                  ; 176                   ; 0                                     ; 8                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 127                    ; 147                   ; 12                                    ; 773                            ;
;     -- Output Ports                                         ; 103                    ; 164                   ; 44                                    ; 707                            ;
;     -- Bidir Ports                                          ; 159                    ; 0                     ; 64                                    ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 105                   ; 0                                     ; 0                              ;
;                                                             ;                        ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 18                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 34                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 115                   ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 120                   ; 0                                     ; 17                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 111                   ; 0                                     ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+---------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; adc_sdo              ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_clk1_50         ; V11   ; 3B       ; 32           ; 0            ; 0            ; 5800                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_clk2_50         ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_clk3_50         ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[0]    ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[1]    ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[2]    ; W21   ; 5B       ; 89           ; 23           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_dipsw_pio[3]    ; W20   ; 5B       ; 89           ; 23           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_key_pio[0]      ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; fpga_key_pio[1]      ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hdmi_tx_int          ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_emac1_RXD0       ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_emac1_RXD1       ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_emac1_RXD2       ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_emac1_RXD3       ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_emac1_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_emac1_RX_CTL     ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_memory_oct_rzqin ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; hps_spim1_MISO       ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_uart0_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_usb1_CLK         ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_usb1_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_usb1_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                      ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; adc_convst             ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_sck                ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_sdi                ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_pio[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_clk            ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[0]           ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[10]          ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[11]          ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[12]          ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[13]          ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[14]          ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[15]          ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[16]          ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[17]          ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[18]          ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[19]          ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[1]           ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[20]          ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[21]          ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[22]          ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[23]          ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[2]           ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[3]           ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[4]           ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[5]           ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[6]           ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[7]           ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[8]           ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_d[9]           ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_de             ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_hs             ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hdmi_tx_vs             ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_MDC          ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_TXD0         ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_TXD1         ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_TXD2         ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_TXD3         ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_TX_CLK       ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_emac1_TX_CTL       ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_memory_mem_a[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_a[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ba[0]   ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ba[1]   ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ba[2]   ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_cas_n   ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ck      ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ck_n    ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_cke     ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_cs_n    ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[0]   ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[1]   ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[2]   ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_dm[3]   ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_odt     ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_ras_n   ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_reset_n ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_memory_mem_we_n    ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_sdio_CLK           ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_spim1_CLK          ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_spim1_MOSI         ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_spim1_SS0          ; C16   ; 7A       ; 74           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_uart0_TX           ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_usb1_STP           ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                               ; --                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                      ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arduino_io[0]           ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; arduino_io[10]          ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; arduino_io[11]          ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; arduino_io[12]          ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; arduino_io[13]          ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; arduino_io[14]          ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac1_out_data[0] (inverted)                                                                                                                                                                                                                                            ;
; arduino_io[15]          ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac1_out_clk[0] (inverted)                                                                                                                                                                                                                                             ;
; arduino_io[1]           ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; arduino_io[2]           ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[0] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_io[3]           ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[1] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_io[4]           ; U14   ; 4A       ; 52           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[2] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_io[5]           ; U13   ; 4A       ; 52           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[3] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_io[6]           ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[4]~DUPLICATE (inverted)                                                                                                                                                                                                                                                                               ;
; arduino_io[7]           ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[5] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_io[8]           ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[6] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_io[9]           ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[7] (inverted)                                                                                                                                                                                                                                                                                         ;
; arduino_reset_n         ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; gpio_0[0]               ; V12   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[0] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[10]              ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[10] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[11]              ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[11] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[12]              ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[12]~DUPLICATE (inverted)                                                                                                                                                                                                                                                                                      ;
; gpio_0[13]              ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[13] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[14]              ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[14] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[15]              ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[15] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[16]              ; D12   ; 8A       ; 40           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[16] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[17]              ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[17] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[18]              ; C12   ; 8A       ; 40           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[0] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[19]              ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[1] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[1]               ; E8    ; 8A       ; 38           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[1] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[20]              ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[2] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[21]              ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[3] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[22]              ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[4] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[23]              ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[5] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[24]              ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[6] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[25]              ; W11   ; 3B       ; 32           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[7] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[26]              ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[8] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[27]              ; W14   ; 4A       ; 60           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[9] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[28]              ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[10] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[29]              ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[11] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[2]               ; W12   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[2] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[30]              ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[12] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[31]              ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[13] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[32]              ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[14] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[33]              ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[15] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[34]              ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[16] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[35]              ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[17] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_0[3]               ; D11   ; 8A       ; 32           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[3] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[4]               ; D8    ; 8A       ; 38           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[4] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[5]               ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[5] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[6]               ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[6] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[7]               ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[7] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[8]               ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[8] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_0[9]               ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[9] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[0]               ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[0] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[10]              ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[10] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[11]              ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[11] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[12]              ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[12] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[13]              ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[13] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[14]              ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[14] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[15]              ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[15] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[16]              ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[16] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[17]              ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[17] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[18]              ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[0] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[19]              ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[1] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[1]               ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[1] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[20]              ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[2] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[21]              ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[3] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[22]              ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[4] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[23]              ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[5] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[24]              ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[6] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[25]              ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[7] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[26]              ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[8] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[27]              ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[9] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[28]              ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[10] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[29]              ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[11] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[2]               ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[2] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[30]              ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[12] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[31]              ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[13] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[32]              ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[14] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[33]              ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[15] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[34]              ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[16] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[35]              ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[17] (inverted)                                                                                                                                                                                                                                                                                                ;
; gpio_1[3]               ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[3] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[4]               ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[4] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[5]               ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[5] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[6]               ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[6] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[7]               ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[7] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[8]               ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[8] (inverted)                                                                                                                                                                                                                                                                                                 ;
; gpio_1[9]               ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[9] (inverted)                                                                                                                                                                                                                                                                                                 ;
; hdmi_i2c_scl            ; U10   ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_clk[0] (inverted)                                                                                                                                                                                                                                             ;
; hdmi_i2c_sda            ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_data[0] (inverted)                                                                                                                                                                                                                                            ;
; hdmi_i2s                ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; hdmi_lrclk              ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; hdmi_mclk               ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; hdmi_sclk               ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                       ;
; hps_emac1_MDIO          ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_gpio_GPIO09         ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; hps_gpio_GPIO35         ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; hps_gpio_GPIO40         ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; hps_gpio_GPIO53         ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; hps_gpio_GPIO54         ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; hps_gpio_GPIO61         ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; hps_i2c0_SCL            ; C18   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; hps_i2c0_SDA            ; A19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; hps_i2c1_SCL            ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; hps_i2c1_SDA            ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; hps_memory_mem_dq[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_memory_mem_dq[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_memory_mem_dq[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_memory_mem_dq[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_memory_mem_dq[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_memory_mem_dq[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_memory_mem_dq[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_memory_mem_dq[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_memory_mem_dq[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_memory_mem_dq[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_memory_mem_dq[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_memory_mem_dq[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_memory_mem_dq[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_memory_mem_dq[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_memory_mem_dq[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_memory_mem_dq[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_memory_mem_dq[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_memory_mem_dq[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_memory_mem_dq[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_memory_mem_dq[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_memory_mem_dq[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_memory_mem_dq[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_memory_mem_dq[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_memory_mem_dq[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_memory_mem_dq[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_memory_mem_dq[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_memory_mem_dq[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_memory_mem_dq[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_memory_mem_dq[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_memory_mem_dq[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_memory_mem_dq[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_memory_mem_dq[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_memory_mem_dqs[0]   ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_memory_mem_dqs[1]   ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_memory_mem_dqs[2]   ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_memory_mem_dqs[3]   ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_memory_mem_dqs_n[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_memory_mem_dqs_n[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_memory_mem_dqs_n[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_memory_mem_dqs_n[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_sdio_CMD            ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_sdio_D0             ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_sdio_D1             ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_sdio_D2             ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; hps_sdio_D3             ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D0             ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D1             ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D2             ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D3             ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D4             ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D5             ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D6             ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_usb1_D7             ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 4mA              ; Off                              ; Off                            ; --                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; hps_emac1_RXD3                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; hps_emac1_RXD1                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; hps_emac1_TX_CTL                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; hps_emac1_MDC                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; hps_emac1_RXD0                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; hps_emac1_TXD2                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; hps_emac1_TXD0                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; hps_gpio_GPIO61                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; hps_i2c0_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 391        ; 7A             ; hps_gpio_GPIO53                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; hps_i2c1_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; hps_uart0_RX                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; hps_memory_mem_a[10]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; hps_memory_mem_ras_n            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; hps_memory_mem_cas_n            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; hps_memory_mem_ba[0]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; hdmi_i2c_sda                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; gpio_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; gpio_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; gpio_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; gpio_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; gpio_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; gpio_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; fpga_led_pio[7]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; fpga_led_pio[1]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; gpio_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; hps_memory_mem_dq[31]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; hps_memory_mem_dq[26]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; hdmi_tx_d[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; gpio_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; gpio_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; gpio_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; hps_memory_mem_dm[3]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; adc_sdi                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; gpio_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; gpio_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; gpio_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; adc_sdo                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; gpio_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; hdmi_tx_d[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; hdmi_tx_d[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; hdmi_tx_d[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; gpio_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; hdmi_tx_de                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; gpio_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; gpio_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; gpio_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; hdmi_tx_d[16]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; gpio_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; hdmi_tx_d[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; hdmi_tx_d[23]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; hdmi_tx_d[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; hdmi_tx_d[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; hdmi_tx_d[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; arduino_io[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; gpio_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; gpio_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; gpio_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; gpio_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; gpio_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; gpio_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; gpio_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; fpga_led_pio[5]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; gpio_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; hdmi_tx_d[15]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; hdmi_tx_d[13]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; gpio_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; hdmi_tx_d[14]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; hdmi_tx_d[22]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; hdmi_tx_d[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; hdmi_tx_int                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; arduino_io[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; arduino_io[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; arduino_io[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; gpio_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; gpio_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; gpio_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; gpio_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; gpio_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; gpio_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; fpga_led_pio[4]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; gpio_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; gpio_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; hdmi_tx_clk                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; hdmi_tx_d[21]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; arduino_io[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; arduino_io[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; arduino_io[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; arduino_io[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; arduino_io[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; gpio_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; gpio_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; arduino_io[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; gpio_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; gpio_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; gpio_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; gpio_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; gpio_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; gpio_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; gpio_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; gpio_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; gpio_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; hdmi_tx_d[17]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; gpio_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; hdmi_tx_d[18]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; hdmi_tx_d[19]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; hdmi_tx_d[20]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; arduino_reset_n                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; arduino_io[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; arduino_io[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; arduino_io[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; arduino_io[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; gpio_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; gpio_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; fpga_key_pio[1]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; fpga_key_pio[0]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; gpio_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; gpio_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; gpio_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; gpio_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; gpio_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; gpio_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; gpio_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; gpio_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; hps_sdio_D1                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; hps_sdio_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; hps_sdio_D3                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; hps_sdio_D2                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; hps_gpio_GPIO35                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; hps_spim1_MOSI                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; hps_spim1_MISO                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; hps_uart0_TX                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; hps_memory_mem_a[11]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; hps_memory_mem_a[7]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; hps_memory_mem_a[1]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; hps_usb1_D3                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; hps_usb1_STP                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; hps_gpio_GPIO09                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; hps_usb1_D6                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; hps_usb1_D4                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; hps_usb1_D2                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; hps_usb1_D0                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; gpio_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; hps_sdio_D0                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; hps_emac1_RXD2                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; hps_spim1_SS0                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; hps_i2c0_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 401        ; 7A             ; hps_spim1_CLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; hps_memory_mem_a[13]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; hps_memory_mem_a[6]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; hps_memory_mem_a[0]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; hps_usb1_D5                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; hps_usb1_NXT                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; gpio_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; gpio_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; gpio_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; hps_sdio_CMD                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; hps_emac1_TXD3                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; hps_memory_mem_a[12]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; hps_memory_oct_rzqin            ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; hps_memory_mem_a[3]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; hps_memory_mem_dq[3]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; hps_memory_mem_odt              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; hps_usb1_DIR                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; gpio_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; fpga_clk3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; hps_emac1_MDIO                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; hps_memory_mem_we_n             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; hps_memory_mem_a[2]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; hps_memory_mem_dq[2]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; hps_usb1_D7                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; hps_usb1_D1                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; hps_memory_mem_a[9]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; hps_memory_mem_a[8]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; hps_memory_mem_dq[7]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; hps_usb1_CLK                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; hps_memory_mem_a[14]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; hps_memory_mem_ba[2]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; hps_memory_mem_dq[6]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; hps_memory_mem_dm[0]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; hps_gpio_GPIO40                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; hps_memory_mem_ba[1]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; hps_emac1_RX_CLK                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; hps_emac1_RX_CTL                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; hps_emac1_TXD1                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; hps_emac1_TX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; hps_gpio_GPIO54                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; hps_memory_mem_a[5]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; hps_memory_mem_a[4]             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; hps_memory_mem_dq[1]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; hps_memory_mem_dq[0]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; hps_memory_mem_dq[4]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; hps_memory_mem_dq[10]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; hps_memory_mem_dq[11]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; hps_i2c1_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; hps_memory_mem_dq[8]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; hps_memory_mem_dq[5]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; hps_memory_mem_cs_n             ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; hps_memory_mem_dq[9]            ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; hps_memory_mem_cke              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; hps_memory_mem_dq[13]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; hps_memory_mem_dq[12]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; hps_memory_mem_dq[14]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; hps_memory_mem_ck_n             ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; hps_memory_mem_ck               ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; hps_memory_mem_dq[16]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; hps_memory_mem_dq[17]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; hps_memory_mem_dq[20]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; hps_memory_mem_dq[21]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; hps_memory_mem_dq[15]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; hps_memory_mem_dm[1]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; hps_memory_mem_dqs_n[0]         ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; hps_memory_mem_dqs[0]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; hps_memory_mem_dqs_n[1]         ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; hps_memory_mem_dqs[1]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; hps_memory_mem_dq[28]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; hps_memory_mem_dq[25]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; hps_memory_mem_dq[24]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; hps_memory_mem_dq[22]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; hdmi_tx_hs                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; hdmi_lrclk                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; hdmi_sclk                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; hdmi_i2s                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; hps_memory_mem_dqs_n[2]         ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; hps_memory_mem_dqs[2]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; hps_memory_mem_dqs_n[3]         ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; hps_memory_mem_dq[29]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; hps_memory_mem_dq[18]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; adc_convst                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; hdmi_i2c_scl                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; hdmi_mclk                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; arduino_io[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; arduino_io[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; hps_memory_mem_dqs[3]           ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; hps_memory_mem_dq[19]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; adc_sck                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; fpga_clk1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; gpio_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; hdmi_tx_vs                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; fpga_led_pio[3]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; fpga_led_pio[2]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; hps_memory_mem_dq[23]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; hps_memory_mem_reset_n          ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; hdmi_tx_d[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; gpio_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; gpio_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; gpio_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; fpga_led_pio[0]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; fpga_dipsw_pio[3]               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; fpga_dipsw_pio[2]               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; fpga_dipsw_pio[1]               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; hps_memory_mem_dq[27]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; hps_memory_mem_dm[2]            ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; hdmi_tx_d[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; hdmi_tx_d[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; hdmi_tx_d[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; gpio_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; fpga_clk2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; gpio_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; fpga_led_pio[6]                 ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; gpio_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; gpio_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; gpio_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; fpga_dipsw_pio[0]               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; hps_memory_mem_dq[30]           ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                               ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+-------------------------+--------------------------------------+
; Pin Name                ; Reason                               ;
+-------------------------+--------------------------------------+
; hdmi_tx_clk             ; Missing drive strength and slew rate ;
; hdmi_tx_de              ; Missing drive strength and slew rate ;
; hdmi_tx_hs              ; Missing drive strength and slew rate ;
; hdmi_tx_vs              ; Missing drive strength and slew rate ;
; hdmi_tx_d[0]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[1]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[2]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[3]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[4]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[5]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[6]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[7]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[8]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[9]            ; Missing drive strength and slew rate ;
; hdmi_tx_d[10]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[11]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[12]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[13]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[14]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[15]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[16]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[17]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[18]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[19]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[20]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[21]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[22]           ; Missing drive strength and slew rate ;
; hdmi_tx_d[23]           ; Missing drive strength and slew rate ;
; fpga_led_pio[0]         ; Missing drive strength and slew rate ;
; fpga_led_pio[1]         ; Missing drive strength and slew rate ;
; fpga_led_pio[2]         ; Missing drive strength and slew rate ;
; fpga_led_pio[3]         ; Missing drive strength and slew rate ;
; fpga_led_pio[4]         ; Missing drive strength and slew rate ;
; fpga_led_pio[5]         ; Missing drive strength and slew rate ;
; fpga_led_pio[6]         ; Missing drive strength and slew rate ;
; fpga_led_pio[7]         ; Missing drive strength and slew rate ;
; hps_memory_mem_a[0]     ; Missing slew rate                    ;
; hps_memory_mem_a[1]     ; Missing slew rate                    ;
; hps_memory_mem_a[2]     ; Missing slew rate                    ;
; hps_memory_mem_a[3]     ; Missing slew rate                    ;
; hps_memory_mem_a[4]     ; Missing slew rate                    ;
; hps_memory_mem_a[5]     ; Missing slew rate                    ;
; hps_memory_mem_a[6]     ; Missing slew rate                    ;
; hps_memory_mem_a[7]     ; Missing slew rate                    ;
; hps_memory_mem_a[8]     ; Missing slew rate                    ;
; hps_memory_mem_a[9]     ; Missing slew rate                    ;
; hps_memory_mem_a[10]    ; Missing slew rate                    ;
; hps_memory_mem_a[11]    ; Missing slew rate                    ;
; hps_memory_mem_a[12]    ; Missing slew rate                    ;
; hps_memory_mem_a[13]    ; Missing slew rate                    ;
; hps_memory_mem_a[14]    ; Missing slew rate                    ;
; hps_memory_mem_ba[0]    ; Missing slew rate                    ;
; hps_memory_mem_ba[1]    ; Missing slew rate                    ;
; hps_memory_mem_ba[2]    ; Missing slew rate                    ;
; hps_memory_mem_cke      ; Missing slew rate                    ;
; hps_memory_mem_cs_n     ; Missing slew rate                    ;
; hps_memory_mem_ras_n    ; Missing slew rate                    ;
; hps_memory_mem_cas_n    ; Missing slew rate                    ;
; hps_memory_mem_we_n     ; Missing slew rate                    ;
; hps_memory_mem_reset_n  ; Missing slew rate                    ;
; hps_memory_mem_odt      ; Missing slew rate                    ;
; hps_emac1_TX_CLK        ; Missing slew rate                    ;
; hps_emac1_TXD0          ; Missing slew rate                    ;
; hps_emac1_TXD1          ; Missing slew rate                    ;
; hps_emac1_TXD2          ; Missing slew rate                    ;
; hps_emac1_TXD3          ; Missing slew rate                    ;
; hps_emac1_MDC           ; Missing slew rate                    ;
; hps_emac1_TX_CTL        ; Missing slew rate                    ;
; hps_sdio_CLK            ; Missing slew rate                    ;
; hps_usb1_STP            ; Missing slew rate                    ;
; hps_uart0_TX            ; Missing slew rate                    ;
; hps_spim1_CLK           ; Missing drive strength and slew rate ;
; hps_spim1_MOSI          ; Missing drive strength and slew rate ;
; hps_spim1_SS0           ; Missing drive strength and slew rate ;
; adc_convst              ; Missing drive strength and slew rate ;
; adc_sck                 ; Missing drive strength and slew rate ;
; adc_sdi                 ; Missing drive strength and slew rate ;
; arduino_reset_n         ; Missing drive strength and slew rate ;
; gpio_0[13]              ; Missing drive strength and slew rate ;
; gpio_0[14]              ; Missing drive strength and slew rate ;
; gpio_0[15]              ; Missing drive strength and slew rate ;
; gpio_0[16]              ; Missing drive strength and slew rate ;
; gpio_0[17]              ; Missing drive strength and slew rate ;
; gpio_0[18]              ; Missing drive strength and slew rate ;
; gpio_0[19]              ; Missing drive strength and slew rate ;
; gpio_0[20]              ; Missing drive strength and slew rate ;
; gpio_0[21]              ; Missing drive strength and slew rate ;
; gpio_0[22]              ; Missing drive strength and slew rate ;
; gpio_0[23]              ; Missing drive strength and slew rate ;
; gpio_0[24]              ; Missing drive strength and slew rate ;
; gpio_0[25]              ; Missing drive strength and slew rate ;
; gpio_0[26]              ; Missing drive strength and slew rate ;
; gpio_0[27]              ; Missing drive strength and slew rate ;
; gpio_0[28]              ; Missing drive strength and slew rate ;
; gpio_0[29]              ; Missing drive strength and slew rate ;
; gpio_0[30]              ; Missing drive strength and slew rate ;
; gpio_0[31]              ; Missing drive strength and slew rate ;
; gpio_0[32]              ; Missing drive strength and slew rate ;
; gpio_0[33]              ; Missing drive strength and slew rate ;
; gpio_0[34]              ; Missing drive strength and slew rate ;
; gpio_0[35]              ; Missing drive strength and slew rate ;
; gpio_1[0]               ; Missing drive strength and slew rate ;
; gpio_1[1]               ; Missing drive strength and slew rate ;
; gpio_1[2]               ; Missing drive strength and slew rate ;
; gpio_1[3]               ; Missing drive strength and slew rate ;
; gpio_1[4]               ; Missing drive strength and slew rate ;
; gpio_1[5]               ; Missing drive strength and slew rate ;
; gpio_1[6]               ; Missing drive strength and slew rate ;
; gpio_1[7]               ; Missing drive strength and slew rate ;
; gpio_1[8]               ; Missing drive strength and slew rate ;
; gpio_1[9]               ; Missing drive strength and slew rate ;
; gpio_1[10]              ; Missing drive strength and slew rate ;
; gpio_1[11]              ; Missing drive strength and slew rate ;
; gpio_1[12]              ; Missing drive strength and slew rate ;
; gpio_1[13]              ; Missing drive strength and slew rate ;
; gpio_1[14]              ; Missing drive strength and slew rate ;
; gpio_1[15]              ; Missing drive strength and slew rate ;
; gpio_1[16]              ; Missing drive strength and slew rate ;
; gpio_1[17]              ; Missing drive strength and slew rate ;
; arduino_io[9]           ; Missing drive strength and slew rate ;
; gpio_1[18]              ; Missing drive strength and slew rate ;
; gpio_1[19]              ; Missing drive strength and slew rate ;
; gpio_1[20]              ; Missing drive strength and slew rate ;
; gpio_1[21]              ; Missing drive strength and slew rate ;
; gpio_1[22]              ; Missing drive strength and slew rate ;
; gpio_1[23]              ; Missing drive strength and slew rate ;
; gpio_1[24]              ; Missing drive strength and slew rate ;
; gpio_1[25]              ; Missing drive strength and slew rate ;
; gpio_1[26]              ; Missing drive strength and slew rate ;
; gpio_1[27]              ; Missing drive strength and slew rate ;
; gpio_1[28]              ; Missing drive strength and slew rate ;
; gpio_1[29]              ; Missing drive strength and slew rate ;
; gpio_1[30]              ; Missing drive strength and slew rate ;
; gpio_1[31]              ; Missing drive strength and slew rate ;
; gpio_1[32]              ; Missing drive strength and slew rate ;
; gpio_1[33]              ; Missing drive strength and slew rate ;
; gpio_1[34]              ; Missing drive strength and slew rate ;
; gpio_1[35]              ; Missing drive strength and slew rate ;
; arduino_io[2]           ; Missing drive strength and slew rate ;
; arduino_io[3]           ; Missing drive strength and slew rate ;
; arduino_io[4]           ; Missing drive strength and slew rate ;
; arduino_io[5]           ; Missing drive strength and slew rate ;
; arduino_io[6]           ; Missing drive strength and slew rate ;
; arduino_io[7]           ; Missing drive strength and slew rate ;
; arduino_io[8]           ; Missing drive strength and slew rate ;
; gpio_0[0]               ; Missing drive strength and slew rate ;
; gpio_0[1]               ; Missing drive strength and slew rate ;
; gpio_0[2]               ; Missing drive strength and slew rate ;
; gpio_0[3]               ; Missing drive strength and slew rate ;
; gpio_0[4]               ; Missing drive strength and slew rate ;
; gpio_0[5]               ; Missing drive strength and slew rate ;
; gpio_0[6]               ; Missing drive strength and slew rate ;
; gpio_0[7]               ; Missing drive strength and slew rate ;
; gpio_0[8]               ; Missing drive strength and slew rate ;
; gpio_0[9]               ; Missing drive strength and slew rate ;
; gpio_0[10]              ; Missing drive strength and slew rate ;
; gpio_0[11]              ; Missing drive strength and slew rate ;
; gpio_0[12]              ; Missing drive strength and slew rate ;
; hps_emac1_MDIO          ; Missing slew rate                    ;
; hps_sdio_CMD            ; Missing slew rate                    ;
; hps_sdio_D0             ; Missing slew rate                    ;
; hps_sdio_D1             ; Missing slew rate                    ;
; hps_sdio_D2             ; Missing slew rate                    ;
; hps_sdio_D3             ; Missing slew rate                    ;
; hps_usb1_D0             ; Missing slew rate                    ;
; hps_usb1_D1             ; Missing slew rate                    ;
; hps_usb1_D2             ; Missing slew rate                    ;
; hps_usb1_D3             ; Missing slew rate                    ;
; hps_usb1_D4             ; Missing slew rate                    ;
; hps_usb1_D5             ; Missing slew rate                    ;
; hps_usb1_D6             ; Missing slew rate                    ;
; hps_usb1_D7             ; Missing slew rate                    ;
; hps_i2c0_SDA            ; Missing drive strength and slew rate ;
; hps_i2c0_SCL            ; Missing drive strength and slew rate ;
; hps_i2c1_SDA            ; Missing drive strength and slew rate ;
; hps_i2c1_SCL            ; Missing drive strength and slew rate ;
; hps_gpio_GPIO09         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO35         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO40         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO53         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO54         ; Missing drive strength and slew rate ;
; hps_gpio_GPIO61         ; Missing drive strength and slew rate ;
; arduino_io[10]          ; Missing drive strength and slew rate ;
; arduino_io[11]          ; Missing drive strength and slew rate ;
; arduino_io[12]          ; Missing drive strength and slew rate ;
; arduino_io[13]          ; Missing drive strength and slew rate ;
; hdmi_i2s                ; Missing drive strength and slew rate ;
; hdmi_lrclk              ; Missing drive strength and slew rate ;
; hdmi_mclk               ; Missing drive strength and slew rate ;
; hdmi_sclk               ; Missing drive strength and slew rate ;
; arduino_io[0]           ; Missing drive strength and slew rate ;
; arduino_io[1]           ; Missing drive strength and slew rate ;
; arduino_io[14]          ; Missing drive strength and slew rate ;
; arduino_io[15]          ; Missing drive strength and slew rate ;
; hdmi_i2c_scl            ; Missing drive strength and slew rate ;
; hdmi_i2c_sda            ; Missing drive strength and slew rate ;
; hps_memory_mem_a[0]     ; Missing location assignment          ;
; hps_memory_mem_a[1]     ; Missing location assignment          ;
; hps_memory_mem_a[2]     ; Missing location assignment          ;
; hps_memory_mem_a[3]     ; Missing location assignment          ;
; hps_memory_mem_a[4]     ; Missing location assignment          ;
; hps_memory_mem_a[5]     ; Missing location assignment          ;
; hps_memory_mem_a[6]     ; Missing location assignment          ;
; hps_memory_mem_a[7]     ; Missing location assignment          ;
; hps_memory_mem_a[8]     ; Missing location assignment          ;
; hps_memory_mem_a[9]     ; Missing location assignment          ;
; hps_memory_mem_a[10]    ; Missing location assignment          ;
; hps_memory_mem_a[11]    ; Missing location assignment          ;
; hps_memory_mem_a[12]    ; Missing location assignment          ;
; hps_memory_mem_a[13]    ; Missing location assignment          ;
; hps_memory_mem_a[14]    ; Missing location assignment          ;
; hps_memory_mem_ba[0]    ; Missing location assignment          ;
; hps_memory_mem_ba[1]    ; Missing location assignment          ;
; hps_memory_mem_ba[2]    ; Missing location assignment          ;
; hps_memory_mem_ck       ; Missing location assignment          ;
; hps_memory_mem_ck_n     ; Missing location assignment          ;
; hps_memory_mem_cke      ; Missing location assignment          ;
; hps_memory_mem_cs_n     ; Missing location assignment          ;
; hps_memory_mem_ras_n    ; Missing location assignment          ;
; hps_memory_mem_cas_n    ; Missing location assignment          ;
; hps_memory_mem_we_n     ; Missing location assignment          ;
; hps_memory_mem_reset_n  ; Missing location assignment          ;
; hps_memory_mem_odt      ; Missing location assignment          ;
; hps_memory_mem_dm[0]    ; Missing location assignment          ;
; hps_memory_mem_dm[1]    ; Missing location assignment          ;
; hps_memory_mem_dm[2]    ; Missing location assignment          ;
; hps_memory_mem_dm[3]    ; Missing location assignment          ;
; hps_memory_mem_dq[0]    ; Missing location assignment          ;
; hps_memory_mem_dq[1]    ; Missing location assignment          ;
; hps_memory_mem_dq[2]    ; Missing location assignment          ;
; hps_memory_mem_dq[3]    ; Missing location assignment          ;
; hps_memory_mem_dq[4]    ; Missing location assignment          ;
; hps_memory_mem_dq[5]    ; Missing location assignment          ;
; hps_memory_mem_dq[6]    ; Missing location assignment          ;
; hps_memory_mem_dq[7]    ; Missing location assignment          ;
; hps_memory_mem_dq[8]    ; Missing location assignment          ;
; hps_memory_mem_dq[9]    ; Missing location assignment          ;
; hps_memory_mem_dq[10]   ; Missing location assignment          ;
; hps_memory_mem_dq[11]   ; Missing location assignment          ;
; hps_memory_mem_dq[12]   ; Missing location assignment          ;
; hps_memory_mem_dq[13]   ; Missing location assignment          ;
; hps_memory_mem_dq[14]   ; Missing location assignment          ;
; hps_memory_mem_dq[15]   ; Missing location assignment          ;
; hps_memory_mem_dq[16]   ; Missing location assignment          ;
; hps_memory_mem_dq[17]   ; Missing location assignment          ;
; hps_memory_mem_dq[18]   ; Missing location assignment          ;
; hps_memory_mem_dq[19]   ; Missing location assignment          ;
; hps_memory_mem_dq[20]   ; Missing location assignment          ;
; hps_memory_mem_dq[21]   ; Missing location assignment          ;
; hps_memory_mem_dq[22]   ; Missing location assignment          ;
; hps_memory_mem_dq[23]   ; Missing location assignment          ;
; hps_memory_mem_dq[24]   ; Missing location assignment          ;
; hps_memory_mem_dq[25]   ; Missing location assignment          ;
; hps_memory_mem_dq[26]   ; Missing location assignment          ;
; hps_memory_mem_dq[27]   ; Missing location assignment          ;
; hps_memory_mem_dq[28]   ; Missing location assignment          ;
; hps_memory_mem_dq[29]   ; Missing location assignment          ;
; hps_memory_mem_dq[30]   ; Missing location assignment          ;
; hps_memory_mem_dq[31]   ; Missing location assignment          ;
; hps_memory_mem_dqs[0]   ; Missing location assignment          ;
; hps_memory_mem_dqs[1]   ; Missing location assignment          ;
; hps_memory_mem_dqs[2]   ; Missing location assignment          ;
; hps_memory_mem_dqs[3]   ; Missing location assignment          ;
; hps_memory_mem_dqs_n[0] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[1] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[2] ; Missing location assignment          ;
; hps_memory_mem_dqs_n[3] ; Missing location assignment          ;
; hps_memory_oct_rzqin    ; Missing location assignment          ;
+-------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                           ;
;     -- PLL Type                                                                                                                                    ; Fractional PLL            ;
;     -- PLL Location                                                                                                                                ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                     ; none                      ;
;     -- PLL Bandwidth                                                                                                                               ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                     ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                                   ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                  ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                           ; 445.499998 MHz            ;
;     -- PLL Operation Mode                                                                                                                          ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                           ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                           ; 89.786756 MHz             ;
;     -- PLL Enable                                                                                                                                  ; On                        ;
;     -- PLL Fractional Division                                                                                                                     ; 3908420153 / 4294967296   ;
;     -- M Counter                                                                                                                                   ; 8                         ;
;     -- N Counter                                                                                                                                   ; 1                         ;
;     -- PLL Refclk Select                                                                                                                           ;                           ;
;             -- PLL Refclk Select Location                                                                                                          ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                  ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                  ; clk_0                     ;
;             -- ADJPLLIN source                                                                                                                     ; N/A                       ;
;             -- CORECLKIN source                                                                                                                    ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                  ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                   ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                    ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                     ; fpga_clk1_50~input        ;
;             -- CLKIN(1) source                                                                                                                     ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                     ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                     ; N/A                       ;
;     -- PLL Output Counter                                                                                                                          ;                           ;
;         -- soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                              ; 148.499999 MHz            ;
;             -- Output Clock Location                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                              ; On                        ;
;             -- Duty Cycle                                                                                                                          ; 50.0000                   ;
;             -- Phase Shift                                                                                                                         ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                           ; 3                         ;
;             -- C Counter PH Mux PRST                                                                                                               ; 0                         ;
;             -- C Counter PRST                                                                                                                      ; 1                         ;
;                                                                                                                                                    ;                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |de10_nano_top                                                                                                                          ; 9058.0 (0.3)         ; 11157.5 (0.5)                    ; 2144.0 (0.2)                                      ; 44.5 (0.0)                       ; 0.0 (0.0)            ; 15499 (1)           ; 15207 (0)                 ; 226 (226)     ; 505938            ; 67    ; 1          ; 265  ; 0            ; |de10_nano_top                                                                                                                                                                                                                                                                                                                                                          ; de10_nano_top                                     ; work         ;
;    |LFSR:lfsr0|                                                                                                                         ; 40.9 (40.9)          ; 40.9 (40.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|LFSR:lfsr0                                                                                                                                                                                                                                                                                                                                               ; LFSR                                              ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 2.3 (2.3)            ; 4.5 (4.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                                    ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 7.5 (7.5)            ; 18.0 (18.0)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                   ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                    ; altera_edge_detector                              ; work         ;
;    |debounce:debounce_inst|                                                                                                             ; 23.9 (23.9)          ; 26.5 (26.5)                      ; 2.7 (2.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (46)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                   ; debounce                                          ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 14.5 (0.0)           ; 17.7 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                 ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 14.5 (0.0)           ; 17.7 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                       ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 14.5 (0.7)           ; 17.7 (0.7)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                        ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 13.5 (6.0)           ; 17.0 (8.7)                       ; 3.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 21 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                               ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 7.5 (7.5)            ; 8.3 (8.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                     ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 110.7 (0.5)          ; 120.5 (0.5)                      ; 10.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 178 (1)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 110.2 (0.0)          ; 120.0 (0.0)                      ; 10.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 110.2 (0.0)          ; 120.0 (0.0)                      ; 10.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                      ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 110.2 (3.3)          ; 120.0 (3.3)                      ; 10.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 177 (3)             ; 123 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                  ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                              ; alt_sld_fab_alt_sld_fab_ident                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 103.9 (0.0)          ; 114.3 (0.0)                      ; 10.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 103.9 (79.8)         ; 114.3 (87.0)                     ; 10.7 (7.4)                                        ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 170 (127)           ; 114 (84)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                         ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                 ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.9 (9.9)            ; 13.2 (13.2)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm               ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:soc_inst|                                                                                                                ; 8854.1 (0.0)         ; 10926.9 (0.0)                    ; 2117.1 (0.0)                                      ; 44.2 (0.0)                       ; 0.0 (0.0)            ; 15133 (0)           ; 14951 (0)                 ; 0 (0)         ; 505938            ; 67    ; 1          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altchip_id:altchip_id_0|                                                                                                         ; 16.1 (9.3)           ; 68.8 (30.9)                      ; 52.8 (21.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (8)              ; 146 (72)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altchip_id:altchip_id_0                                                                                                                                                                                                                                                                                                              ; altchip_id                                        ; soc_system   ;
;          |a_graycounter:gen_cntr|                                                                                                       ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altchip_id:altchip_id_0|a_graycounter:gen_cntr                                                                                                                                                                                                                                                                                       ; a_graycounter                                     ; work         ;
;             |a_graycounter_vng:auto_generated|                                                                                          ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altchip_id:altchip_id_0|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated                                                                                                                                                                                                                                                      ; a_graycounter_vng                                 ; work         ;
;          |lpm_shiftreg:shift_reg|                                                                                                       ; 0.5 (0.5)            ; 31.5 (31.5)                      ; 31.0 (31.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altchip_id:altchip_id_0|lpm_shiftreg:shift_reg                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                      ; work         ;
;       |altera_avalon_mm_bridge:custom_ip_bridge|                                                                                        ; 37.2 (37.2)          ; 47.8 (47.8)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_avalon_mm_bridge:custom_ip_bridge                                                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_avalon_mm_bridge:hdmi_mm_bridge|                                                                                          ; 40.9 (40.9)          ; 59.0 (59.0)                      ; 19.0 (19.0)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 58 (58)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_avalon_mm_bridge:hdmi_mm_bridge                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_avalon_mm_bridge:lw_mm_bridge|                                                                                            ; 47.6 (47.6)          ; 60.4 (60.4)                      ; 13.0 (13.0)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 58 (58)             ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge                                                                                                                                                                                                                                                                                                 ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_pll_reconfig_top:pll_stream_reconfig|                                                                                     ; 1021.0 (0.5)         ; 1091.5 (1.5)                     ; 80.0 (1.0)                                        ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 1618 (2)            ; 682 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig                                                                                                                                                                                                                                                                                          ; altera_pll_reconfig_top                           ; soc_system   ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                          ; 1020.5 (932.9)       ; 1090.0 (1002.6)                  ; 79.0 (78.2)                                       ; 9.5 (8.5)                        ; 0.0 (0.0)            ; 1616 (1454)         ; 682 (605)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                      ; altera_pll_reconfig_core                          ; soc_system   ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                      ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                                 ; altera_std_synchronizer                           ; soc_system   ;
;             |dprio_mux:dprio_mux_inst|                                                                                                  ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                             ; dprio_mux                                         ; soc_system   ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                                                      ; 53.0 (48.0)          ; 52.0 (47.0)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 99 (94)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                 ; dyn_phase_shift                                   ; soc_system   ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                              ; generic_lcell_comb                                ; soc_system   ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                              ; generic_lcell_comb                                ; soc_system   ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                              ; generic_lcell_comb                                ; soc_system   ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                              ; generic_lcell_comb                                ; soc_system   ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                              ; generic_lcell_comb                                ; soc_system   ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                                                      ; 6.0 (6.0)            ; 7.1 (7.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                 ; fpll_dprio_init                                   ; soc_system   ;
;             |generic_lcell_comb:lcell_dprio_read|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                  ; generic_lcell_comb                                ; soc_system   ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                    ; generic_lcell_comb                                ; soc_system   ;
;             |self_reset:self_reset_inst|                                                                                                ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                           ; self_reset                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.5)            ; 9.0 (5.5)                        ; 6.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_005|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_006|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_006                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |power_on_reset:por|                                                                                                              ; 0.2 (0.3)            ; 10.2 (0.3)                       ; 10.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 21 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|power_on_reset:por                                                                                                                                                                                                                                                                                                                   ; power_on_reset                                    ; soc_system   ;
;          |altera_std_synchronizer:power_on_reset_std_sync_inst|                                                                         ; -0.2 (-0.2)          ; 10.0 (10.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|power_on_reset:por|altera_std_synchronizer:power_on_reset_std_sync_inst                                                                                                                                                                                                                                                              ; altera_std_synchronizer                           ; soc_system   ;
;       |reset_sync_block:custom_reset_synchronizer|                                                                                      ; 0.0 (0.0)            ; 2.2 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|reset_sync_block:custom_reset_synchronizer                                                                                                                                                                                                                                                                                           ; reset_sync_block                                  ; soc_system   ;
;          |deassert_synchronizer:the_deassert_synchronizer|                                                                              ; 0.0 (0.0)            ; 2.2 (2.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|reset_sync_block:custom_reset_synchronizer|deassert_synchronizer:the_deassert_synchronizer                                                                                                                                                                                                                                           ; deassert_synchronizer                             ; soc_system   ;
;       |soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|                                                                              ; 1892.1 (0.0)         ; 2401.2 (0.0)                     ; 518.7 (0.0)                                       ; 9.6 (0.0)                        ; 0.0 (0.0)            ; 3108 (0)            ; 3462 (0)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi                                                                                                                                                                                                                                                                                   ; soc_system_alt_vip_cl_cvo_hdmi                    ; soc_system   ;
;          |alt_vip_control_slave:control|                                                                                                ; 836.1 (812.7)        ; 862.3 (836.8)                    ; 31.1 (28.8)                                       ; 4.8 (4.6)                        ; 0.0 (0.0)            ; 1381 (1342)         ; 999 (948)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control                                                                                                                                                                                                                                                     ; alt_vip_control_slave                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_decoder|                                                                            ; 3.8 (3.8)            ; 4.7 (4.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_decode:cmd_decoder                                                                                                                                                                                                      ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:resp_encoder|                                                                           ; 19.6 (19.6)          ; 20.8 (20.8)                      ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 36 (36)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_encode:resp_encoder                                                                                                                                                                                                     ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_cvo_core:cvo_core|                                                                                                    ; 823.4 (70.1)         ; 1195.7 (93.3)                    ; 376.4 (23.8)                                      ; 4.1 (0.7)                        ; 0.0 (0.0)            ; 1355 (110)          ; 1855 (115)                ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core                                                                                                                                                                                                                                                         ; alt_vip_cvo_core                                  ; soc_system   ;
;             |alt_vip_common_fifo:input_fifo|                                                                                            ; 72.2 (0.0)           ; 102.4 (0.0)                      ; 30.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 191 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo                                                                                                                                                                                                                          ; alt_vip_common_fifo                               ; soc_system   ;
;                |dcfifo:input_fifo|                                                                                                      ; 72.2 (0.0)           ; 102.4 (0.0)                      ; 30.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 191 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                        ; dcfifo                                            ; work         ;
;                   |dcfifo_upq1:auto_generated|                                                                                          ; 72.2 (17.9)          ; 102.4 (29.2)                     ; 30.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (26)            ; 191 (63)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated                                                                                                                                                                             ; dcfifo_upq1                                       ; work         ;
;                      |a_gray2bin_qab:rdptr_g_gray2bin|                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin                                                                                                                                             ; a_gray2bin_qab                                    ; work         ;
;                      |a_gray2bin_qab:rs_dgwp_gray2bin|                                                                                  ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin                                                                                                                                             ; a_gray2bin_qab                                    ; work         ;
;                      |a_gray2bin_qab:wrptr_g_gray2bin|                                                                                  ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                             ; a_gray2bin_qab                                    ; work         ;
;                      |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                                  ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                             ; a_gray2bin_qab                                    ; work         ;
;                      |a_graycounter_ldc:wrptr_g1p|                                                                                      ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                 ; a_graycounter_ldc                                 ; work         ;
;                      |a_graycounter_pv6:rdptr_g1p|                                                                                      ; 11.3 (11.3)          ; 12.1 (12.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                 ; a_graycounter_pv6                                 ; work         ;
;                      |alt_synch_pipe_apl:rs_dgwp|                                                                                       ; 0.7 (0.0)            ; 7.6 (0.0)                        ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                  ; alt_synch_pipe_apl                                ; work         ;
;                         |dffpipe_re9:dffpipe15|                                                                                         ; 0.7 (0.7)            ; 7.6 (7.6)                        ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe15                                                                                                                            ; dffpipe_re9                                       ; work         ;
;                      |alt_synch_pipe_bpl:ws_dgrp|                                                                                       ; 1.1 (0.0)            ; 10.1 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                  ; alt_synch_pipe_bpl                                ; work         ;
;                         |dffpipe_se9:dffpipe18|                                                                                         ; 1.1 (1.1)            ; 10.1 (10.1)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe18                                                                                                                            ; dffpipe_se9                                       ; work         ;
;                      |altsyncram_o8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                    ; altsyncram_o8d1                                   ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                          ; dffpipe_3dc                                       ; work         ;
;                      |dffpipe_qe9:rs_brp|                                                                                               ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                          ; dffpipe_qe9                                       ; work         ;
;                      |dffpipe_qe9:rs_bwp|                                                                                               ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                          ; dffpipe_qe9                                       ; work         ;
;                      |dffpipe_qe9:ws_brp|                                                                                               ; 2.9 (2.9)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                          ; dffpipe_qe9                                       ; work         ;
;                      |dffpipe_qe9:ws_bwp|                                                                                               ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                          ; dffpipe_qe9                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                               ; mux_5r7                                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                               ; mux_5r7                                           ; work         ;
;             |alt_vip_common_generic_step_count:h_counter|                                                                               ; 27.3 (27.3)          ; 34.3 (34.3)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter                                                                                                                                                                                                             ; alt_vip_common_generic_step_count                 ; soc_system   ;
;             |alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|                                                ; 78.7 (78.7)          ; 89.9 (89.9)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (142)           ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter                                                                                                                                                                              ; alt_vip_common_generic_step_count                 ; soc_system   ;
;             |alt_vip_common_sync:clear_underflow_sticky_sync|                                                                           ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:clear_underflow_sticky_sync                                                                                                                                                                                                         ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:enable_resync_sync|                                                                                    ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_resync_sync                                                                                                                                                                                                                  ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:enable_sync|                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync                                                                                                                                                                                                                         ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:fp_sync|                                                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:fp_sync                                                                                                                                                                                                                             ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:genlock_enable_sync|                                                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:genlock_enable_sync                                                                                                                                                                                                                 ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:genlocked_sync|                                                                                        ; -0.3 (-0.3)          ; 1.8 (1.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:genlocked_sync                                                                                                                                                                                                                      ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:underflow_sync|                                                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:underflow_sync                                                                                                                                                                                                                      ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_trigger_sync:mode_change_ack_trigger_sync|                                                                  ; 1.3 (1.3)            ; 2.8 (1.5)                        ; 1.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_ack_trigger_sync                                                                                                                                                                                                ; alt_vip_common_trigger_sync                       ; soc_system   ;
;                |alt_vip_common_sync:toggle_sync|                                                                                        ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_ack_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                                                ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_trigger_sync:mode_change_trigger_sync|                                                                      ; 1.1 (1.1)            ; 3.0 (1.7)                        ; 1.9 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync                                                                                                                                                                                                    ; alt_vip_common_trigger_sync                       ; soc_system   ;
;                |alt_vip_common_sync:toggle_sync|                                                                                        ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                                                    ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_cvo_mode_banks:mode_banks|                                                                                         ; 396.0 (287.0)        ; 673.4 (545.5)                    ; 279.9 (260.1)                                     ; 2.5 (1.6)                        ; 0.0 (0.0)            ; 567 (255)           ; 1405 (1307)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks                                                                                                                                                                                                                       ; alt_vip_cvo_mode_banks                            ; soc_system   ;
;                |alt_vip_common_event_packet_decode:resp_mode_banks_decoder|                                                             ; 7.3 (7.3)            ; 24.0 (24.0)                      ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder                                                                                                                                                            ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:cmd_cvo_scheduler_encoder|                                                           ; 6.0 (6.0)            ; 10.6 (10.6)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_encode:cmd_cvo_scheduler_encoder                                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_sync:find_mode_sync|                                                                                     ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_sync:find_mode_sync                                                                                                                                                                                    ; alt_vip_common_sync                               ; soc_system   ;
;                |alt_vip_common_sync:interlaced_field_sync|                                                                              ; 0.2 (0.2)            ; 2.8 (2.8)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_sync:interlaced_field_sync                                                                                                                                                                             ; alt_vip_common_sync                               ; soc_system   ;
;                |alt_vip_common_sync:stopping_sync|                                                                                      ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_sync:stopping_sync                                                                                                                                                                                     ; alt_vip_common_sync                               ; soc_system   ;
;                |alt_vip_common_trigger_sync:mode_change_ack_trigger_sync|                                                               ; 1.5 (1.3)            ; 2.8 (1.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_trigger_sync:mode_change_ack_trigger_sync                                                                                                                                                              ; alt_vip_common_trigger_sync                       ; soc_system   ;
;                   |alt_vip_common_sync:toggle_sync|                                                                                     ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_trigger_sync:mode_change_ack_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                              ; alt_vip_common_sync                               ; soc_system   ;
;                |alt_vip_common_trigger_sync:mode_change_trigger_sync|                                                                   ; 1.8 (1.3)            ; 3.0 (1.7)                        ; 1.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_trigger_sync:mode_change_trigger_sync                                                                                                                                                                  ; alt_vip_common_trigger_sync                       ; soc_system   ;
;                   |alt_vip_common_sync:toggle_sync|                                                                                     ; 0.4 (0.4)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_trigger_sync:mode_change_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                  ; alt_vip_common_sync                               ; soc_system   ;
;                |alt_vip_cvo_calculate_mode:u_calculate_mode_dynamic|                                                                    ; 83.2 (83.2)          ; 82.3 (82.3)                      ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 292 (292)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode_dynamic                                                                                                                                                                   ; alt_vip_cvo_calculate_mode                        ; soc_system   ;
;             |alt_vip_cvo_statemachine:statemachine|                                                                                     ; 15.7 (15.7)          ; 15.6 (15.6)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine                                                                                                                                                                                                                   ; alt_vip_cvo_statemachine                          ; soc_system   ;
;             |alt_vip_cvo_stream_marker:stream_marker|                                                                                   ; 10.0 (10.0)          ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 29 (29)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker                                                                                                                                                                                                                 ; alt_vip_cvo_stream_marker                         ; soc_system   ;
;             |alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|                                                               ; 147.6 (16.2)         ; 164.2 (19.0)                     ; 17.2 (2.8)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 300 (30)            ; 45 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner                                                                                                                                                                                             ; alt_vip_cvo_sync_conditioner                      ; soc_system   ;
;                |alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|                       ; 131.4 (131.4)        ; 145.2 (145.2)                    ; 14.5 (14.5)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 270 (270)           ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator                                                                                            ; alt_vip_cvo_sync_generation                       ; soc_system   ;
;          |alt_vip_cvo_scheduler:scheduler|                                                                                              ; 94.9 (34.7)          ; 178.1 (63.6)                     ; 83.4 (28.8)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 142 (38)            ; 343 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler                                                                                                                                                                                                                                                   ; alt_vip_cvo_scheduler                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:resp_control_slave_decoder|                                                             ; 4.1 (4.1)            ; 31.5 (31.5)                      ; 27.7 (27.7)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_control_slave_decoder                                                                                                                                                                                     ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_decode:resp_vib_decoder|                                                                       ; 6.6 (6.6)            ; 19.7 (19.7)                      ; 13.1 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder                                                                                                                                                                                               ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_control_slave_encoder|                                                              ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_control_slave_encoder                                                                                                                                                                                      ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mark_encoder|                                                                       ; 4.5 (4.5)            ; 7.6 (7.6)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder                                                                                                                                                                                               ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|                                                                 ; 38.1 (38.1)          ; 46.6 (46.6)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder                                                                                                                                                                                         ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_vib_encoder|                                                                        ; 2.2 (2.2)            ; 3.7 (3.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder                                                                                                                                                                                                ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|                                                                             ; 137.6 (0.0)          ; 165.0 (0.0)                      ; 27.8 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 230 (0)             ; 265 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in                                                                                                                                                                                                                                  ; soc_system_alt_vip_cl_cvo_hdmi_video_in           ; soc_system   ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 11.9 (3.0)           ; 13.2 (4.5)                       ; 1.3 (1.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 31 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                          ; alt_vip_video_input_bridge_cmd                    ; soc_system   ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                             ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                           ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 125.7 (67.5)         ; 151.8 (67.3)                     ; 26.4 (0.0)                                        ; 0.3 (0.2)                        ; 0.0 (0.0)            ; 221 (125)           ; 234 (85)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                        ; alt_vip_video_input_bridge_resp                   ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 5.3 (5.3)            ; 10.9 (10.9)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                         ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 14.7 (14.7)          ; 15.1 (15.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 37.9 (27.9)          ; 58.6 (38.7)                      ; 20.7 (10.7)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 78 (48)             ; 84 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                         ; alt_vip_common_video_packet_decode                ; soc_system   ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 10.0 (10.0)          ; 19.9 (19.9)                      ; 10.0 (10.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (30)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                 ; alt_vip_common_latency_1_to_latency_0             ; soc_system   ;
;       |soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|                                                                              ; 726.6 (0.0)          ; 1035.7 (0.0)                     ; 312.6 (0.0)                                       ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 1183 (0)            ; 1844 (0)                  ; 0 (0)         ; 57426             ; 9     ; 1          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi                                                                                                                                                                                                                                                                                   ; soc_system_alt_vip_cl_vfb_hdmi                    ; soc_system   ;
;          |alt_vip_packet_transfer:pkt_trans_rd|                                                                                         ; 263.2 (0.0)          ; 367.3 (0.0)                      ; 104.6 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 434 (0)             ; 596 (0)                   ; 0 (0)         ; 57426             ; 9     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd                                                                                                                                                                                                                                              ; alt_vip_packet_transfer                           ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 4.2 (4.2)            ; 27.0 (27.0)                      ; 22.8 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                 ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|                                                           ; 259.1 (220.3)        ; 340.3 (280.4)                    ; 81.8 (60.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 428 (361)           ; 543 (430)                 ; 0 (0)         ; 57426             ; 9     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance                                                                                                                                                                              ; alt_vip_packet_transfer_read_proc                 ; soc_system   ;
;                |alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|                                                                     ; 9.8 (0.3)            ; 16.2 (0.5)                       ; 6.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 27 (0)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue                                                                                                                           ; alt_vip_common_dc_mixed_widths_fifo               ; soc_system   ;
;                   |dcfifo:input_fifo|                                                                                                   ; 9.5 (0.0)            ; 15.7 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 27 (0)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo                                                                                                         ; dcfifo                                            ; work         ;
;                      |dcfifo_bha2:auto_generated|                                                                                       ; 9.5 (2.4)            ; 15.7 (5.3)                       ; 6.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (5)              ; 27 (9)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated                                                                              ; dcfifo_bha2                                       ; work         ;
;                         |a_graycounter_5cc:wrptr_g1p|                                                                                   ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_5cc:wrptr_g1p                                                  ; a_graycounter_5cc                                 ; work         ;
;                         |a_graycounter_9u6:rdptr_g1p|                                                                                   ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p                                                  ; a_graycounter_9u6                                 ; work         ;
;                         |alt_synch_pipe_qnl:rs_dgwp|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                   ; alt_synch_pipe_qnl                                ; work         ;
;                            |dffpipe_bd9:dffpipe7|                                                                                       ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe7                              ; dffpipe_bd9                                       ; work         ;
;                         |altsyncram_e2d1:fifo_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram                                                     ; altsyncram_e2d1                                   ; work         ;
;                         |cmpr_ru5:rdempty_eq_comp|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|cmpr_ru5:rdempty_eq_comp                                                     ; cmpr_ru5                                          ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr                                                           ; dffpipe_3dc                                       ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr                                                           ; dffpipe_3dc                                       ; work         ;
;                |alt_vip_common_delay:control_signal_delay_line|                                                                         ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:control_signal_delay_line                                                                                                                               ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:read_ack_crosser|                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_ack_crosser                                                                                                                                        ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:read_syn_crosser|                                                                                  ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser                                                                                                                                        ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_event_packet_encode:video_packet_encoder|                                                                ; 16.8 (16.8)          ; 30.2 (30.2)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder                                                                                                                      ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_fifo2:mm_msg_queue|                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 9 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue                                                                                                                                            ; alt_vip_common_fifo2                              ; soc_system   ;
;                   |scfifo:scfifo_component|                                                                                             ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 9 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component                                                                                                                    ; scfifo                                            ; work         ;
;                      |scfifo_nbd1:auto_generated|                                                                                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 9 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated                                                                                         ; scfifo_nbd1                                       ; work         ;
;                         |a_dpfifo_7371:dpfifo|                                                                                          ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 9 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo                                                                    ; a_dpfifo_7371                                     ; work         ;
;                            |a_fefifo_daf:fifo_state|                                                                                    ; 3.5 (2.5)            ; 3.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|a_fefifo_daf:fifo_state                                            ; a_fefifo_daf                                      ; work         ;
;                               |cntr_rg7:count_usedw|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|a_fefifo_daf:fifo_state|cntr_rg7:count_usedw                       ; cntr_rg7                                          ; work         ;
;                            |altsyncram_gks1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|altsyncram_gks1:FIFOram                                            ; altsyncram_gks1                                   ; work         ;
;                            |cntr_fgb:rd_ptr_count|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|cntr_fgb:rd_ptr_count                                              ; cntr_fgb                                          ; work         ;
;                            |cntr_fgb:wr_ptr|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|cntr_fgb:wr_ptr                                                    ; cntr_fgb                                          ; work         ;
;                |alt_vip_common_fifo2:output_msg_queue|                                                                                  ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue                                                                                                                                        ; alt_vip_common_fifo2                              ; soc_system   ;
;                   |scfifo:scfifo_component|                                                                                             ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component                                                                                                                ; scfifo                                            ; work         ;
;                      |scfifo_tcd1:auto_generated|                                                                                       ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated                                                                                     ; scfifo_tcd1                                       ; work         ;
;                         |a_dpfifo_f471:dpfifo|                                                                                          ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo                                                                ; a_dpfifo_f471                                     ; work         ;
;                            |a_fefifo_aaf:fifo_state|                                                                                    ; 2.3 (1.8)            ; 3.0 (2.3)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state                                        ; a_fefifo_aaf                                      ; work         ;
;                               |cntr_qg7:count_usedw|                                                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw                   ; cntr_qg7                                          ; work         ;
;                            |altsyncram_0ns1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram                                        ; altsyncram_0ns1                                   ; work         ;
;                            |cntr_egb:rd_ptr_count|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_egb:rd_ptr_count                                          ; cntr_egb                                          ; work         ;
;                            |cntr_egb:wr_ptr|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_egb:wr_ptr                                                ; cntr_egb                                          ; work         ;
;                |alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed                                                                                                                  ; alt_vip_packet_transfer_twofold_ram_reversed      ; soc_system   ;
;                   |altsyncram:ram_inst0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0                                                                                             ; altsyncram                                        ; work         ;
;                      |altsyncram_tsq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_tsq1:auto_generated                                                              ; altsyncram_tsq1                                   ; work         ;
;          |alt_vip_vfb_rd_ctrl:rd_ctrl|                                                                                                  ; 121.1 (46.5)         ; 187.6 (68.8)                     ; 66.5 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (105)           ; 386 (120)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl                                                                                                                                                                                                                                                       ; alt_vip_vfb_rd_ctrl                               ; soc_system   ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 3.7 (3.7)            ; 34.3 (34.3)                      ; 30.6 (30.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                     ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:dout_encoder|                                                                           ; 20.9 (20.9)          ; 26.2 (26.2)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder                                                                                                                                                                                                       ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 40.7 (40.7)          ; 48.2 (48.2)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                     ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                  ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                        ; 8.7 (8.7)            ; 9.5 (9.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                                                    ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_vfb_sync_ctrl:sync_ctrl|                                                                                              ; 276.7 (264.8)        ; 372.6 (360.5)                    ; 98.9 (98.6)                                       ; 3.0 (2.9)                        ; 0.0 (0.0)            ; 404 (398)           ; 671 (630)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl                                                                                                                                                                                                                                                   ; alt_vip_vfb_sync_ctrl                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|                                                     ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input                                                                                                                                                                             ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|                                                    ; 10.8 (10.8)          ; 11.1 (11.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder                                                                                                                                                                            ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_video_output_bridge:video_out|                                                                                        ; 65.6 (8.3)           ; 108.2 (28.4)                     ; 42.6 (20.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (13)            ; 191 (48)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                             ; alt_vip_video_output_bridge                       ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 2.5 (2.5)            ; 23.9 (23.9)                      ; 21.4 (21.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_video_packet_encode:video_output|                                                                           ; 54.7 (45.1)          ; 55.8 (45.7)                      ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (106)           ; 95 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                             ; alt_vip_common_video_packet_encode                ; soc_system   ;
;                |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                ; 9.7 (9.7)            ; 10.1 (10.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                     ; alt_vip_common_latency_0_to_latency_1             ; soc_system   ;
;       |soc_system_arduino_gpio:arduino_gpio|                                                                                            ; 27.9 (27.9)          ; 32.8 (32.8)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio                                                                                                                                                                                                                                                                                                 ; soc_system_arduino_gpio                           ; soc_system   ;
;       |soc_system_button_pio:button_pio|                                                                                                ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_button_pio:button_pio                                                                                                                                                                                                                                                                                                     ; soc_system_button_pio                             ; soc_system   ;
;       |soc_system_ctrl_register:ctrl_register|                                                                                          ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_ctrl_register:ctrl_register                                                                                                                                                                                                                                                                                               ; soc_system_ctrl_register                          ; soc_system   ;
;       |soc_system_cvo_reset_pio:cvo_reset_pio|                                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_cvo_reset_pio:cvo_reset_pio                                                                                                                                                                                                                                                                                               ; soc_system_cvo_reset_pio                          ; soc_system   ;
;       |soc_system_cvo_reset_pio:pll_reset_pio|                                                                                          ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_cvo_reset_pio:pll_reset_pio                                                                                                                                                                                                                                                                                               ; soc_system_cvo_reset_pio                          ; soc_system   ;
;       |soc_system_dipsw_pio:dipsw_pio|                                                                                                  ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio                                                                                                                                                                                                                                                                                                       ; soc_system_dipsw_pio                              ; soc_system   ;
;       |soc_system_f2sdram_only_master:f2sdram_only_master|                                                                              ; 434.3 (0.0)          ; 514.5 (0.0)                      ; 84.2 (0.0)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 696 (0)             ; 491 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master                                                                                                                                                                                                                                                                                   ; soc_system_f2sdram_only_master                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 179.6 (0.0)          ; 196.1 (0.0)                      ; 19.6 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 289 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                         ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 179.6 (179.6)        ; 196.1 (196.1)                    ; 19.6 (19.6)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 289 (289)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                   ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                    ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.0 (9.0)            ; 10.5 (10.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 219.2 (0.0)          ; 279.3 (0.0)                      ; 61.1 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 342 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                  ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 218.7 (0.0)          ; 278.5 (0.0)                      ; 60.8 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 340 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.3 (3.8)           ; 26.1 (10.5)                      ; 13.7 (6.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                    ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.8 (7.8)            ; 10.3 (10.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                        ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                               ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                               ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.3 (0.8)            ; 12.5 (8.0)                       ; 11.3 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                         ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.4 (0.6)            ; 4.5 (0.7)                        ; 4.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                              ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.2 (-0.2)          ; 3.8 (3.8)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                         ; altera_std_synchronizer                           ; soc_system   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 205.1 (199.1)        ; 238.4 (226.2)                    ; 34.3 (28.1)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 323 (314)           ; 200 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                           ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2.1 (2.1)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                              ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 1.3 (1.3)            ; 3.8 (3.8)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                  ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                         ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                 ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                      ; altera_std_synchronizer                           ; soc_system   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                           ; altera_std_synchronizer                           ; soc_system   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                        ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                      ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 12.5 (12.5)          ; 13.0 (13.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                            ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_f2sdram_only_master:fpga_only_master|                                                                                 ; 405.3 (0.0)          ; 476.2 (0.0)                      ; 72.2 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 642 (0)             ; 490 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master                                                                                                                                                                                                                                                                                      ; soc_system_f2sdram_only_master                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 150.7 (0.0)          ; 167.6 (0.0)                      ; 17.2 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 235 (0)             ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                            ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 150.7 (150.7)        ; 167.6 (167.6)                    ; 17.2 (17.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 235 (235)           ; 152 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                      ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                       ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.2 (7.2)            ; 8.7 (8.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 221.0 (0.0)          ; 271.5 (0.0)                      ; 51.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 342 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                     ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 220.7 (0.0)          ; 270.7 (0.0)                      ; 51.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 340 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                   ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.3 (4.8)           ; 25.3 (10.3)                      ; 14.0 (5.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                       ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 6.5 (6.5)            ; 10.1 (10.1)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                           ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; -0.1 (-0.1)          ; 1.0 (1.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                  ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                  ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 0.9 (0.8)            ; 12.0 (7.5)                       ; 11.1 (6.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                            ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.5)                        ; 4.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                 ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                            ; altera_std_synchronizer                           ; soc_system   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 208.7 (203.5)        ; 232.6 (219.3)                    ; 24.9 (16.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 323 (314)           ; 213 (194)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                              ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2.2 (2.2)            ; 2.6 (2.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                 ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                   ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 1.0 (1.0)            ; 4.0 (4.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                     ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                            ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                    ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                         ; altera_std_synchronizer                           ; soc_system   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                              ; altera_std_synchronizer                           ; soc_system   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                           ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                         ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 12.5 (12.5)          ; 13.0 (13.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_f2sdram_only_master:hps_only_master|                                                                                  ; 417.8 (0.0)          ; 502.7 (0.0)                      ; 85.8 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 673 (0)             ; 513 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master                                                                                                                                                                                                                                                                                       ; soc_system_f2sdram_only_master                    ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 160.4 (0.0)          ; 182.1 (0.0)                      ; 22.4 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 262 (0)             ; 169 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                             ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 160.4 (160.4)        ; 182.1 (182.1)                    ; 22.4 (22.4)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 262 (262)           ; 169 (169)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                       ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.7 (13.7)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                        ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.7 (7.7)            ; 10.5 (10.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                 ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 223.8 (0.0)          ; 282.8 (0.0)                      ; 59.3 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 348 (0)             ; 297 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                      ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 223.2 (0.0)          ; 282.0 (0.0)                      ; 59.1 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 346 (0)             ; 297 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                    ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 14.5 (6.6)           ; 23.4 (9.1)                       ; 8.9 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 52 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                        ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.4 (7.4)            ; 9.0 (9.0)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                            ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                   ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                   ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.8 (0.8)            ; 12.8 (8.3)                       ; 10.9 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                             ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1.0 (0.2)            ; 4.5 (0.7)                        ; 3.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                  ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.8 (0.8)            ; 3.8 (3.8)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                             ; altera_std_synchronizer                           ; soc_system   ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 206.9 (201.8)        ; 244.3 (231.1)                    ; 37.8 (29.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 329 (319)           ; 215 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                               ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                  ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                    ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.3 (0.3)            ; 4.0 (4.0)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                      ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                             ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                     ; altera_std_synchronizer                           ; soc_system   ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                          ; altera_std_synchronizer                           ; soc_system   ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                               ; altera_std_synchronizer                           ; soc_system   ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                            ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                          ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 11.9 (11.9)          ; 11.9 (11.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                 ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_gpio_0_a:gpio_0_a|                                                                                                    ; 43.7 (43.7)          ; 58.7 (58.7)                      ; 15.1 (15.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 59 (59)             ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a                                                                                                                                                                                                                                                                                                         ; soc_system_gpio_0_a                               ; soc_system   ;
;       |soc_system_gpio_0_a:gpio_0_b|                                                                                                    ; 47.2 (47.2)          ; 59.7 (59.7)                      ; 12.8 (12.8)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 59 (59)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b                                                                                                                                                                                                                                                                                                         ; soc_system_gpio_0_a                               ; soc_system   ;
;       |soc_system_gpio_0_a:gpio_1_a|                                                                                                    ; 45.2 (45.2)          ; 55.7 (55.7)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a                                                                                                                                                                                                                                                                                                         ; soc_system_gpio_0_a                               ; soc_system   ;
;       |soc_system_gpio_0_a:gpio_1_b|                                                                                                    ; 44.9 (44.9)          ; 55.9 (55.9)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b                                                                                                                                                                                                                                                                                                         ; soc_system_gpio_0_a                               ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 67.7 (17.1)          ; 81.6 (19.6)                      ; 14.0 (2.6)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 125 (35)            ; 111 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; soc_system_jtag_uart                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 26.5 (26.5)          ; 36.0 (36.0)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                 ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_r                     ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.0 (0.0)           ; 13.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.0 (3.0)            ; 7.5 (4.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_w                     ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;       |soc_system_led_pio:led_pio|                                                                                                      ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                           ; soc_system_led_pio                                ; soc_system   ;
;       |soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|                                                                            ; 21.4 (21.4)          ; 21.5 (21.5)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg                                                                                                                                                                                                                                                                                 ; soc_system_lfsr_reset_value_reg                   ; soc_system   ;
;       |soc_system_locked_pio:locked_pio|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_locked_pio:locked_pio                                                                                                                                                                                                                                                                                                     ; soc_system_locked_pio                             ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 954.7 (0.0)          ; 981.7 (0.0)                      ; 30.0 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 1748 (0)            ; 1172 (0)                  ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|                                                                   ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 14 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_u2n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated                                                                                                                                                                        ; altsyncram_u2n1                                   ; work         ;
;          |altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|                                                                     ; 297.2 (297.2)        ; 303.3 (303.3)                    ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 580 (580)           ; 601 (601)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 29.8 (29.8)          ; 30.9 (30.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 28.9 (28.9)          ; 32.1 (32.1)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 68.3 (37.2)          ; 71.2 (40.0)                      ; 4.3 (2.8)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 130 (74)            ; 25 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 31.2 (31.2)          ; 31.2 (31.2)                      ; 1.5 (1.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 56 (56)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|                                                                ; 71.2 (0.0)           ; 74.8 (0.0)                       ; 3.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 71.2 (70.7)          ; 74.8 (74.4)                      ; 3.8 (3.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 100 (99)            ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 89.9 (0.0)           ; 89.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 89.9 (89.7)          ; 89.7 (89.3)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 127 (126)           ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:custom_ip_bridge_s0_agent|                                                                          ; 23.2 (3.2)           ; 24.3 (3.5)                       ; 1.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (8)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20.0 (20.0)          ; 20.8 (20.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 18.2 (1.8)           ; 19.4 (1.8)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (5)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16.2 (16.2)          ; 17.6 (17.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                                                                ; 8.8 (8.8)            ; 9.3 (9.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                                                                ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter|                                                            ; 45.3 (45.3)          ; 46.8 (46.8)                      ; 1.8 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 101 (101)           ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:custom_ip_bridge_s0_rsp_width_adapter|                                                            ; 24.5 (24.5)          ; 25.0 (25.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 62.4 (62.4)          ; 63.2 (63.2)                      ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 120 (120)           ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 32.8 (32.8)          ; 34.0 (34.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 16.4 (13.4)          ; 19.2 (15.6)                      ; 2.8 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 4 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                             ; 20.2 (17.7)          ; 22.0 (19.0)                      ; 1.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (44)             ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                                                                   ; 5.7 (5.7)            ; 6.0 (6.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router_001|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                             ; 73.9 (73.9)          ; 73.9 (73.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (145)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 245.3 (0.0)          ; 265.5 (0.0)                      ; 20.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 448 (0)             ; 282 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|                                                                       ; 7.7 (7.7)            ; 8.1 (8.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                |altsyncram_00n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                            ; altsyncram_00n1                                   ; work         ;
;          |altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|                                                                         ; 50.5 (50.5)          ; 60.2 (60.2)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 59.0 (32.2)          ; 61.0 (33.7)                      ; 2.3 (1.5)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 106 (59)            ; 27 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 26.9 (26.9)          ; 27.3 (27.3)                      ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 47 (47)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|                                                                    ; 87.8 (0.0)           ; 92.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 87.8 (87.6)          ; 92.5 (92.2)                      ; 4.8 (4.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 126 (125)           ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:lw_mm_bridge_s0_agent|                                                                              ; 13.0 (2.7)           ; 13.7 (2.7)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lw_mm_bridge_s0_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lw_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 25.8 (23.3)          ; 28.3 (24.7)                      ; 2.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (76)             ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 3.7 (3.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 622.2 (0.0)          ; 784.2 (0.0)                      ; 165.8 (0.0)                                       ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 1179 (0)            ; 953 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_2                      ; soc_system   ;
;          |altera_avalon_sc_fifo:arduino_gpio_s1_agent_rsp_fifo|                                                                         ; 9.5 (9.5)            ; 10.3 (10.3)                      ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:arduino_gpio_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 9.2 (9.2)            ; 10.3 (10.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:chip_id_read_mm_0_s0_agent_rsp_fifo|                                                                    ; 6.5 (6.5)            ; 9.8 (9.8)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:chip_id_read_mm_0_s0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:ctrl_register_s1_agent_rsp_fifo|                                                                        ; 6.8 (6.8)            ; 7.8 (7.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ctrl_register_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:cvo_reset_pio_s1_agent_rsp_fifo|                                                                        ; 4.2 (4.2)            ; 5.8 (5.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:cvo_reset_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                                            ; 8.8 (8.8)            ; 9.3 (9.3)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo|                                                                             ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:gpio_0_b_s1_agent_rsp_fifo|                                                                             ; 7.8 (7.8)            ; 10.0 (10.0)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_b_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:gpio_1_a_s1_agent_rsp_fifo|                                                                             ; 7.7 (7.7)            ; 9.3 (9.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_a_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:gpio_1_b_s1_agent_rsp_fifo|                                                                             ; 9.2 (9.2)            ; 9.8 (9.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_b_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|                                                                     ; 7.3 (7.3)            ; 7.6 (7.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_00n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                          ; altsyncram_00n1                                   ; work         ;
;          |altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|                                                                       ; 18.7 (18.7)          ; 20.0 (20.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7.7 (7.7)            ; 9.7 (9.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:lfsr_reset_value_reg_s1_agent_rsp_fifo|                                                                 ; 7.0 (7.0)            ; 9.0 (9.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lfsr_reset_value_reg_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:locked_pio_s1_agent_rsp_fifo|                                                                           ; 4.3 (4.3)            ; 5.3 (5.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:locked_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:pll_reset_pio_s1_agent_rsp_fifo|                                                                        ; 4.3 (4.3)            ; 5.7 (5.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pll_reset_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:pll_stream_reconfig_mgmt_avalon_slave_agent_rsp_fifo|                                                   ; 7.1 (7.1)            ; 8.0 (8.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pll_stream_reconfig_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:random_s1_agent_rsp_fifo|                                                                               ; 7.3 (7.3)            ; 8.6 (8.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:random_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 8.1 (8.1)            ; 8.6 (8.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 8.1 (0.0)            ; 51.3 (0.0)                       ; 43.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.1 (7.9)            ; 51.3 (49.8)                      ; 43.3 (41.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 109 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7.3 (0.0)            ; 32.5 (0.0)                       ; 25.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.3 (6.8)            ; 32.5 (31.0)                      ; 25.2 (24.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 81 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_master_agent:custom_ip_bridge_m0_agent|                                                                         ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:custom_ip_bridge_m0_agent                                                                                                                                                                                                                                  ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 9.2 (9.2)            ; 9.5 (9.5)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_agent:lw_mm_bridge_m0_agent|                                                                             ; 7.7 (7.7)            ; 8.3 (8.3)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:lw_mm_bridge_m0_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:arduino_gpio_s1_agent|                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:arduino_gpio_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:chip_id_read_mm_0_s0_agent|                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:chip_id_read_mm_0_s0_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:ctrl_register_s1_agent|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ctrl_register_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:dipsw_pio_s1_agent|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:gpio_0_a_s1_agent|                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:gpio_0_a_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:gpio_0_b_s1_agent|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:gpio_0_b_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:gpio_1_a_s1_agent|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:gpio_1_a_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:gpio_1_b_s1_agent|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:gpio_1_b_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:hdmi_mm_bridge_s0_agent|                                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hdmi_mm_bridge_s0_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:lfsr_reset_value_reg_s1_agent|                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:lfsr_reset_value_reg_s1_agent                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:locked_pio_s1_agent|                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:locked_pio_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:random_s1_agent|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:random_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_translator:arduino_gpio_s1_translator|                                                                    ; 5.8 (5.8)            ; 5.9 (5.9)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:arduino_gpio_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 2.9 (2.9)            ; 3.7 (3.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:chip_id_read_mm_0_s0_translator|                                                               ; 14.2 (14.2)          ; 24.2 (24.2)                      ; 10.3 (10.3)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:chip_id_read_mm_0_s0_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:ctrl_register_s1_translator|                                                                   ; 3.1 (3.1)            ; 4.1 (4.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ctrl_register_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:cvo_reset_pio_s1_translator|                                                                   ; 3.5 (3.5)            ; 3.9 (3.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:cvo_reset_pio_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                                       ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:gpio_0_a_s1_translator|                                                                        ; 8.2 (8.2)            ; 9.4 (9.4)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_0_a_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:gpio_0_b_s1_translator|                                                                        ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.6 (1.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_0_b_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:gpio_1_a_s1_translator|                                                                        ; 7.4 (7.4)            ; 9.1 (9.1)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_a_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:gpio_1_b_s1_translator|                                                                        ; 6.9 (6.9)            ; 9.4 (9.4)                        ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:gpio_1_b_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.1 (8.1)            ; 8.6 (8.6)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 6.1 (6.1)            ; 6.2 (6.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:lfsr_reset_value_reg_s1_translator|                                                            ; 11.8 (11.8)          ; 12.4 (12.4)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:lfsr_reset_value_reg_s1_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:locked_pio_s1_translator|                                                                      ; 2.3 (2.3)            ; 3.5 (3.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:locked_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:pll_reset_pio_s1_translator|                                                                   ; 3.1 (3.1)            ; 4.1 (4.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pll_reset_pio_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:pll_stream_reconfig_mgmt_avalon_slave_translator|                                              ; -0.7 (-0.7)          ; 5.9 (5.9)                        ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pll_stream_reconfig_mgmt_avalon_slave_translator                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:random_s1_translator|                                                                          ; 7.9 (7.9)            ; 13.1 (13.1)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:random_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 3.0 (3.0)            ; 3.9 (3.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:custom_ip_bridge_m0_limiter|                                                                    ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:custom_ip_bridge_m0_limiter                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 11.8 (11.8)          ; 11.8 (11.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:lw_mm_bridge_m0_limiter|                                                                        ; 14.9 (14.9)          ; 15.2 (15.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:lw_mm_bridge_m0_limiter                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                             ; 19.8 (19.8)          ; 19.8 (19.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux_001:cmd_demux_001|                                                                     ; 19.7 (19.7)          ; 20.3 (20.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                              ; soc_system_mm_interconnect_2_cmd_demux_001        ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux_002:cmd_demux_002|                                                                     ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                              ; soc_system_mm_interconnect_2_cmd_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux|                                                                                 ; 7.5 (5.5)            ; 8.4 (5.9)                        ; 0.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (16)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_001|                                                                             ; 3.1 (1.3)            ; 3.4 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|                                                                             ; 5.6 (3.1)            ; 5.8 (3.1)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (11)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.1 (2.1)            ; 2.7 (2.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006|                                                                             ; 5.7 (4.1)            ; 5.9 (4.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 13 (10)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_007|                                                                             ; 5.5 (3.3)            ; 6.2 (3.7)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (8)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_011|                                                                             ; 9.3 (6.8)            ; 10.2 (7.7)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (16)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_012|                                                                             ; 9.8 (7.8)            ; 12.1 (10.3)                      ; 2.3 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (26)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_013|                                                                             ; 9.8 (7.8)            ; 12.3 (10.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (25)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_014|                                                                             ; 10.0 (8.0)           ; 11.9 (9.2)                       ; 1.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (26)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_015|                                                                             ; 9.5 (8.0)            ; 11.0 (9.5)                       ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (25)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_016|                                                                             ; 2.8 (1.8)            ; 4.0 (2.5)                        ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_017|                                                                             ; 3.8 (2.3)            ; 3.8 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux_018|                                                                             ; 13.3 (11.0)          ; 13.3 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_router:router|                                                                                   ; 15.3 (15.3)          ; 19.8 (19.8)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_2_router               ; soc_system   ;
;          |soc_system_mm_interconnect_2_router_001:router_001|                                                                           ; 13.7 (13.7)          ; 15.8 (15.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_2_router_001           ; soc_system   ;
;          |soc_system_mm_interconnect_2_router_002:router_002|                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_002:router_002                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_2_router_002           ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_005|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_006|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_007|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_011|                                                                         ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_012|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_013|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_014|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_015|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_016|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_017|                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux_018|                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                 ; 57.9 (57.9)          ; 65.9 (65.9)                      ; 9.2 (9.2)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 156 (156)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001|                                                                         ; 37.6 (37.6)          ; 44.4 (44.4)                      ; 7.3 (7.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 106 (106)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_mux_001          ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002|                                                                         ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_2_rsp_mux_002          ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                                                                  ; 27.0 (0.0)           ; 25.4 (0.0)                       ; 0.4 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_3                      ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_cl_cvo_hdmi_control_agent_rsp_fifo|                                                             ; 4.1 (4.1)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_cvo_hdmi_control_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|                                                             ; 5.1 (5.1)            ; 4.9 (4.9)                        ; 0.7 (0.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:hdmi_mm_bridge_m0_agent|                                                                           ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:hdmi_mm_bridge_m0_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:alt_vip_cl_cvo_hdmi_control_agent|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:alt_vip_cl_cvo_hdmi_control_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:alt_vip_cl_vfb_hdmi_control_agent|                                                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:alt_vip_cl_vfb_hdmi_control_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_traffic_limiter:hdmi_mm_bridge_m0_limiter|                                                                      ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hdmi_mm_bridge_m0_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_3_cmd_demux:cmd_demux|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_3_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_3_router:router|                                                                                   ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_3_router               ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_mux:rsp_mux|                                                                                 ; 9.1 (9.1)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_3_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_4:mm_interconnect_4|                                                                                  ; 795.5 (0.0)          ; 997.7 (0.0)                      ; 203.5 (0.0)                                       ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 1565 (0)            ; 1759 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_4                      ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 24.2 (0.0)           ; 65.9 (0.0)                       ; 41.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 24.2 (23.0)          ; 65.9 (64.5)                      ; 41.7 (41.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 150 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6.1 (0.0)            ; 41.0 (0.0)                       ; 34.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.1 (5.9)            ; 41.0 (39.4)                      ; 34.9 (33.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 84 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 15.3 (0.0)           ; 30.4 (0.0)                       ; 15.6 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.3 (14.0)          ; 30.4 (29.0)                      ; 15.6 (15.4)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 83 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 11.7 (0.0)           ; 31.2 (0.0)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.7 (10.8)          ; 31.2 (29.8)                      ; 19.5 (19.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 84 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 614.4 (2.8)          ; 697.0 (3.1)                      ; 82.8 (0.3)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1198 (6)            ; 1348 (3)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_axi_slave_ni                        ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 75.6 (75.6)          ; 84.7 (84.7)                      ; 9.1 (9.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (144)           ; 159 (159)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 535.6 (535.6)        ; 608.8 (608.8)                    ; 73.4 (73.4)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1047 (1047)         ; 1186 (1186)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                                                                      ; 1.3 (1.3)            ; 2.7 (2.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                                 ; 7.5 (7.5)            ; 8.8 (8.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|                                                         ; 5.2 (5.2)            ; 6.4 (6.4)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter|                                                         ; 24.5 (24.5)          ; 24.5 (24.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 55.5 (55.5)          ; 58.7 (58.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter|                                                         ; 22.4 (22.4)          ; 24.5 (24.5)                      ; 2.5 (2.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_4_cmd_demux:cmd_demux|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_4_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_4_rsp_mux:rsp_mux|                                                                                 ; 6.4 (6.4)            ; 6.4 (6.4)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_4_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_5:mm_interconnect_5|                                                                                  ; 817.1 (0.0)          ; 1170.2 (0.0)                     ; 355.6 (0.0)                                       ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1489 (0)            ; 1964 (0)                  ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_5                      ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|                                                                 ; 23.6 (23.6)          ; 24.5 (24.5)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 24 (24)                   ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                |altsyncram_s9n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated                                                                                                                                                                      ; altsyncram_s9n1                                   ; work         ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                   ; 347.3 (347.3)        ; 367.9 (367.9)                    ; 22.1 (22.1)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 638 (638)           ; 646 (646)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 121.3 (0.0)          ; 213.8 (0.0)                      ; 92.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 650 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 121.3 (120.8)        ; 213.8 (212.4)                    ; 92.5 (91.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 650 (646)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 51.3 (0.0)           ; 252.3 (0.0)                      ; 201.0 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 586 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 51.3 (51.2)          ; 252.3 (250.9)                    ; 201.0 (199.7)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 586 (582)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; -0.1 (-0.1)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                    ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_cl_vfb_hdmi_mem_master_rd_agent|                                                           ; 0.9 (0.9)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:alt_vip_cl_vfb_hdmi_mem_master_rd_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_agent:f2sdram_only_master_master_agent|                                                                  ; 4.1 (4.1)            ; 5.9 (5.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                                                                                                                                           ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator|                                                 ; 60.3 (60.3)          ; 62.5 (62.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (123)           ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator                                                                                                                                                                                                          ; altera_merlin_master_translator                   ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 25.0 (6.3)           ; 27.6 (7.7)                       ; 2.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (11)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18.7 (18.7)          ; 19.9 (19.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter|                                                     ; 38.5 (38.5)          ; 40.4 (40.4)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (150)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:f2sdram_only_master_master_rsp_width_adapter|                                                     ; 43.0 (43.0)          ; 44.2 (44.2)                      ; 2.2 (2.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_rsp_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_5_cmd_mux:cmd_mux|                                                                                 ; 101.1 (94.9)         ; 128.4 (122.4)                    ; 27.3 (27.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 364 (354)           ; 3 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_5_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_5_rsp_demux:rsp_demux|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_5_rsp_demux            ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                         ; soc_system_onchip_memory2_0                       ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_smn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_smn1:auto_generated                                                                                                                                                                                                                                ; altsyncram_smn1                                   ; work         ;
;       |soc_system_pll_stream:pll_stream|                                                                                                ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_pll_stream:pll_stream                                                                                                                                                                                                                                                                                                     ; soc_system_pll_stream                             ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                             ; altera_pll                                        ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                            ; altera_cyclonev_pll                               ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                            ; altera_cyclonev_pll_base                          ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                               ; dps_extra_kick                                    ; work         ;
;       |soc_system_random:random|                                                                                                        ; 16.5 (16.5)          ; 17.3 (17.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_top|soc_system:soc_inst|soc_system_random:random                                                                                                                                                                                                                                                                                                             ; soc_system_random                                 ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                          ;
+-------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                    ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; hdmi_tx_clk             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_de              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_hs              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_vs              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[8]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[9]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[10]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[11]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[12]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[13]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[14]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[15]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[16]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[17]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[18]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[19]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[20]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[21]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[22]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_tx_d[23]           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_pio[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_a[0]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[1]     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[2]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[3]     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[4]     ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[5]     ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[6]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[7]     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[8]     ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[9]     ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[10]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[11]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[12]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[13]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_a[14]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ba[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ba[1]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ba[2]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ck       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_memory_mem_ck_n     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_memory_mem_cke      ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_cs_n     ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_ras_n    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_cas_n    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_we_n     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_reset_n  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_odt      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_memory_mem_dm[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dm[1]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dm[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dm[3]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_emac1_TX_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_emac1_TXD0          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_emac1_TXD1          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_emac1_TXD2          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_emac1_TXD3          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_emac1_MDC           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_emac1_TX_CTL        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sdio_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_STP            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_uart0_TX            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_spim1_CLK           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_spim1_MOSI          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_spim1_SS0           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_clk2_50            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_clk3_50            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; adc_convst              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sck                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sdi                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; adc_sdo                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hdmi_tx_int             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; arduino_reset_n         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[13]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[14]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[15]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[16]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[17]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[18]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[19]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[20]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[21]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[22]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[23]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[24]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[25]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[26]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[27]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[28]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[29]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[30]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[31]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[32]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[33]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[34]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[35]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[0]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[1]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[2]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[3]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[4]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[5]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[6]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[7]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[8]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[9]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[10]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[11]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[12]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[13]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[14]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[15]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[16]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[17]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[9]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[18]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[19]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[20]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[21]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[22]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[23]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[24]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[25]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[26]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[27]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[28]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[29]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[30]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[31]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[32]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[33]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[34]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_1[35]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[2]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[3]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[4]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[5]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[6]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[7]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[8]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[0]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[1]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[2]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[3]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[4]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[5]               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[6]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[7]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[8]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[9]               ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[10]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[11]              ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; gpio_0[12]              ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_memory_mem_dq[0]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[1]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[2]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[3]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[4]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[5]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[6]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[7]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[8]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[9]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[10]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[11]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[12]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[13]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[14]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[15]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[16]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[17]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[18]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[19]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[20]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[21]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[22]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[23]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[24]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[25]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[26]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[27]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[28]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[29]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[30]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dq[31]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_memory_mem_dqs[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs_n[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_memory_mem_dqs_n[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_emac1_MDIO          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sdio_CMD            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sdio_D0             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sdio_D1             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sdio_D2             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sdio_D3             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D0             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D1             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D2             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D3             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D4             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D5             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D6             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb1_D7             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c0_SDA            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c0_SCL            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c1_SDA            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_i2c1_SCL            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gpio_GPIO09         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gpio_GPIO35         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gpio_GPIO40         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gpio_GPIO53         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gpio_GPIO54         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_gpio_GPIO61         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[12]          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_i2s                ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_lrclk              ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_mclk               ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_sclk               ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[0]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[14]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; arduino_io[15]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_i2c_scl            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hdmi_i2c_sda            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; fpga_clk1_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_dipsw_pio[0]       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_dipsw_pio[1]       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_dipsw_pio[2]       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_dipsw_pio[3]       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_emac1_RXD0          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_emac1_RXD1          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_emac1_RXD2          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_emac1_RXD3          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_emac1_RX_CLK        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_emac1_RX_CTL        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_spim1_MISO          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_uart0_RX            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb1_CLK            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb1_DIR            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb1_NXT            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_memory_oct_rzqin    ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_key_pio[0]         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; fpga_key_pio[1]         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; fpga_clk2_50                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; fpga_clk3_50                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; adc_sdo                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hdmi_tx_int                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; arduino_reset_n                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; gpio_0[13]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[13]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[13]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_0[14]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[14]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[14]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[15]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[15]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[15]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[16]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[16]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[16]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[17]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[17]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[17]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[18]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[0]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[0]~feeder                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; gpio_0[19]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[1]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[1]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[20]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[2]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[21]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[3]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[3]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[22]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[4]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[4]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[23]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[5]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[5]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[24]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[6]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[6]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[25]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[7]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[7]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[26]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[8]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[8]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[27]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[9]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[9]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[28]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[10]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[10]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_0[29]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[11]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[11]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_0[30]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[12]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[12]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[31]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[13]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[13]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[32]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[14]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[14]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[33]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[15]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[15]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[34]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[16]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[16]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_0[35]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|read_mux_out[17]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|d1_data_in[17]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[0]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[0]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[0]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[1]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[1]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[1]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[2]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[2]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[2]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[3]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[3]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[3]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[4]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[4]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[4]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[5]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[5]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[5]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[6]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[6]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[6]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[7]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[7]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[7]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[8]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[8]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[8]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[9]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[9]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[9]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[10]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[10]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[10]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_1[11]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[11]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[11]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_1[12]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[12]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[12]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[13]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[13]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[13]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[14]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[14]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[14]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[15]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[15]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[15]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[16]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[16]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[16]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[17]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|read_mux_out[17]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|d1_data_in[17]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; arduino_io[9]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[7]~12                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[7]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; gpio_1[18]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[0]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[0]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[19]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[1]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[1]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[20]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[2]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[21]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[3]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[3]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[22]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[4]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[4]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[23]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[5]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[5]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[24]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[6]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[6]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[25]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[7]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[7]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[26]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[8]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[8]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_1[27]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[9]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[9]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_1[28]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[10]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[10]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[29]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[11]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[11]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_1[30]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[12]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[12]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[31]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[13]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[13]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_1[32]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[14]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[14]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[33]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[15]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[15]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; gpio_1[34]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[16]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[16]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_1[35]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|read_mux_out[17]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|d1_data_in[17]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; arduino_io[2]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[0]~0                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[0]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; arduino_io[3]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[1]~16                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[1]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; arduino_io[4]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[2]~20                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[2]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; arduino_io[5]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[3]~24                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[3]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; arduino_io[6]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[4]~28                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[4]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; arduino_io[7]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[5]~4                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[5]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; arduino_io[8]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|read_mux_out[6]~8                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|d1_data_in[6]~feeder                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; gpio_0[0]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[0]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[0]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[1]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[1]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[1]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[2]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[2]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[3]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[3]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[3]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[4]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[4]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[4]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[5]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[5]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[5]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; gpio_0[6]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[6]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[6]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[7]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[7]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[7]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[8]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[8]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[8]                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; gpio_0[9]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[9]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[9]~feeder                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; gpio_0[10]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[10]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[10]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[11]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[11]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[11]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; gpio_0[12]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|read_mux_out[12]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|d1_data_in[12]                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; hps_memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_emac1_MDIO                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_sdio_CMD                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_sdio_D0                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_sdio_D1                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_sdio_D2                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_sdio_D3                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D0                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D1                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D2                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D3                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D4                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D5                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D6                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_usb1_D7                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; hps_i2c0_SDA                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_i2c0_SCL                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_i2c1_SDA                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_i2c1_SCL                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_gpio_GPIO09                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_gpio_GPIO35                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_gpio_GPIO40                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_gpio_GPIO53                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_gpio_GPIO54                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; hps_gpio_GPIO61                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; arduino_io[10]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; arduino_io[11]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; arduino_io[12]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_spim0                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; arduino_io[13]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hdmi_i2s                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; hdmi_lrclk                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; hdmi_mclk                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hdmi_sclk                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; arduino_io[0]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_uart1                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; arduino_io[1]                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; arduino_io[14]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_i2c3                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; arduino_io[15]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_i2c3                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; hdmi_i2c_scl                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_i2c2                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; hdmi_i2c_sda                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|peripheral_i2c2                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; fpga_clk1_50                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[0]                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; fpga_dipsw_pio[0]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|d1_data_in[0]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|read_mux_out[0]~3                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; fpga_dipsw_pio[1]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|d1_data_in[1]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|read_mux_out[1]~2                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; fpga_dipsw_pio[2]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|d1_data_in[2]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|read_mux_out[2]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; fpga_dipsw_pio[3]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|d1_data_in[3]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|read_mux_out[3]~0                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; hps_emac1_RXD0                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_emac1_RXD1                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_emac1_RXD2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_emac1_RXD3                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_emac1_RX_CLK                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; hps_emac1_RX_CTL                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; hps_spim1_MISO                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_uart0_RX                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_usb1_CLK                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_usb1_DIR                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_usb1_NXT                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; fpga_key_pio[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][14]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][13]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][12]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][11]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][10]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][9]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][7]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][6]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][5]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][4]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][3]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][2]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][1]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][0]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter~2                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; fpga_key_pio[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][14]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][13]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][12]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][11]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][10]                                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][9]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][8]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][7]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][5]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][4]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][3]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][2]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][1]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[1][0]                                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter~5                                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                              ; Location                               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y6_N12                     ; 6       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y5_N6                      ; 34      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y6_N45                     ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3                          ; 911     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3                          ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter~2                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y13_N54                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter~5                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y13_N57                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_clk1_50                                                                                                                                                                                                                                                                                                                                                                      ; PIN_V11                                ; 5796    ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; fpga_clk1_50                                                                                                                                                                                                                                                                                                                                                                      ; PIN_V11                                ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_key_pio[0]                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AH17                               ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_key_pio[1]                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AH16                               ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg~4                                                                                                                                                                                            ; LABCELL_X13_Y6_N45                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR~1                                                                                                                                                    ; LABCELL_X4_Y6_N24                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter~2                                                                                                                                               ; LABCELL_X13_Y4_N18                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                          ; FF_X7_Y6_N53                           ; 93      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                               ; MLABCELL_X3_Y2_N9                      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                  ; LABCELL_X7_Y6_N30                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~4                                                  ; MLABCELL_X8_Y6_N27                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~9                                                  ; MLABCELL_X8_Y6_N21                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~14                                                 ; MLABCELL_X8_Y6_N18                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]~22                                                 ; MLABCELL_X8_Y6_N24                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~12                                                   ; LABCELL_X11_Y4_N54                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~3                                                    ; LABCELL_X13_Y6_N33                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                       ; LABCELL_X10_Y6_N42                     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                             ; MLABCELL_X8_Y6_N6                      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~3                                           ; LABCELL_X10_Y6_N18                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~7                                           ; MLABCELL_X8_Y6_N57                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~12                                          ; MLABCELL_X8_Y6_N54                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]~18                                          ; LABCELL_X10_Y6_N21                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                ; LABCELL_X4_Y6_N54                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1                           ; LABCELL_X4_Y6_N57                      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                               ; FF_X17_Y2_N17                          ; 17      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                     ; LABCELL_X17_Y2_N48                     ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                              ; FF_X3_Y2_N40                           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; FF_X10_Y6_N8                           ; 108     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; FF_X3_Y2_N11                           ; 215     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                        ; LABCELL_X4_Y2_N18                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; FF_X4_Y2_N50                           ; 227     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                            ; LABCELL_X7_Y6_N21                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altchip_id:altchip_id_0|busy_reg                                                                                                                                                                                                                                                                                                                              ; FF_X56_Y15_N59                         ; 76      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altchip_id:altchip_id_0|comb~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X56_Y15_N21                    ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altchip_id:altchip_id_0|output_reg[63]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y15_N3                     ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_avalon_mm_bridge:custom_ip_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y15_N30                    ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_avalon_mm_bridge:custom_ip_bridge|wait_rise                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y15_N9                     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_avalon_mm_bridge:hdmi_mm_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y21_N6                     ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_avalon_mm_bridge:hdmi_mm_bridge|wait_rise                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y20_N21                    ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y17_N12                    ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_avalon_mm_bridge:lw_mm_bridge|wait_rise                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y17_N18                    ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                                                                                                                                                                    ; FF_X37_Y14_N2                          ; 59      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q~0                                                                                                                                                                                               ; MLABCELL_X34_Y10_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q~0                                                                                                                                                                                               ; MLABCELL_X34_Y11_N42                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE                                                                                                                                                    ; FF_X35_Y14_N50                         ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter~1                                                                                                                                                                    ; LABCELL_X36_Y14_N48                    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                                    ; LABCELL_X33_Y12_N42                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                                 ; FF_X34_Y12_N56                         ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter~1                                                                                                                                                                                          ; LABCELL_X18_Y12_N30                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset~0                                                                                                                                                                                            ; LABCELL_X18_Y12_N39                    ; 264     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~0                                                                                                                                                                                                               ; LABCELL_X23_Y10_N33                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~1                                                                                                                                                                                                               ; LABCELL_X23_Y10_N45                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~2                                                                                                                                                                                                               ; LABCELL_X23_Y10_N3                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~3                                                                                                                                                                                                               ; LABCELL_X23_Y10_N6                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~4                                                                                                                                                                                                               ; LABCELL_X23_Y10_N9                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~5                                                                                                                                                                                                               ; LABCELL_X23_Y10_N0                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~6                                                                                                                                                                                                               ; LABCELL_X23_Y10_N42                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~7                                                                                                                                                                                                               ; LABCELL_X23_Y10_N24                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~8                                                                                                                                                                                                               ; LABCELL_X23_Y10_N27                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~1                                                                                                                                                                                                               ; LABCELL_X23_Y10_N18                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~2                                                                                                                                                                                                               ; LABCELL_X23_Y10_N30                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~3                                                                                                                                                                                                               ; LABCELL_X23_Y10_N21                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~4                                                                                                                                                                                                               ; LABCELL_X23_Y10_N36                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~5                                                                                                                                                                                                               ; LABCELL_X23_Y10_N39                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~6                                                                                                                                                                                                               ; LABCELL_X23_Y10_N54                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~7                                                                                                                                                                                                               ; LABCELL_X23_Y10_N57                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~8                                                                                                                                                                                                               ; LABCELL_X35_Y11_N18                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~9                                                                                                                                                                                                               ; LABCELL_X35_Y11_N12                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~0                                                                                                                                                                                                            ; MLABCELL_X39_Y12_N15                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en~0                                                                                                                                                                                                   ; LABCELL_X37_Y13_N3                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~1                                                                                                                                                                                                                 ; LABCELL_X36_Y14_N36                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1                                                                                                                                                                                                        ; MLABCELL_X39_Y12_N30                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~1                                                                                                                                                                                                                 ; LABCELL_X37_Y13_N45                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~0                                                                                                                                                                                                   ; LABCELL_X37_Y13_N42                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0                                                                                                                                                                                                   ; LABCELL_X36_Y13_N30                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts~0                                                                                                                                                                                                              ; LABCELL_X37_Y13_N0                     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_pll_reconfig_top:pll_stream_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~1                                                                                                                                                                                                                     ; LABCELL_X36_Y12_N42                    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                        ; FF_X25_Y45_N37                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                         ; FF_X16_Y12_N50                         ; 4114    ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                         ; FF_X16_Y12_N50                         ; 18      ; Async. clear, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y11_N27                    ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_003|merged_reset~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y15_N42                   ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X42_Y15_N17                         ; 42      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X43_Y35_N50                         ; 68      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X43_Y80_N25                         ; 2868    ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X29_Y56_N47                         ; 150     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|reset_sync_block:custom_reset_synchronizer|deassert_synchronizer:the_deassert_synchronizer|output_pipeline_reg[0]                                                                                                                                                                                                                                             ; FF_X48_Y18_N41                         ; 3757    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|reset_sync_block:custom_reset_synchronizer|deassert_synchronizer:the_deassert_synchronizer|synchronizer_reg[0]                                                                                                                                                                                                                                                ; FF_X47_Y15_N40                         ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_decode:cmd_decoder|always5~0                                                                                                                                                                                                                     ; LABCELL_X51_Y24_N21                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_decode:cmd_decoder|enable_reg[1]                                                                                                                                                                                                                 ; FF_X51_Y24_N13                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_encode:resp_encoder|arguments_ready~1                                                                                                                                                                                                            ; LABCELL_X46_Y24_N36                    ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|alt_vip_common_event_packet_encode:resp_encoder|dout_ready_sig                                                                                                                                                                                                               ; LABCELL_X43_Y22_N36                    ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|always1~0                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y24_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|always2~0                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y24_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|read_only_registers[3][9]~0                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y24_N9                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|status_registers[1][9]~4                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y24_N6                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~1                                                                                                                                                                                                                                                             ; LABCELL_X56_Y27_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~11                                                                                                                                                                                                                                                            ; LABCELL_X53_Y22_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~118                                                                                                                                                                                                                                                           ; LABCELL_X61_Y26_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~120                                                                                                                                                                                                                                                           ; LABCELL_X61_Y26_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~122                                                                                                                                                                                                                                                           ; LABCELL_X62_Y25_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~124                                                                                                                                                                                                                                                           ; LABCELL_X60_Y26_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~126                                                                                                                                                                                                                                                           ; LABCELL_X55_Y26_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~128                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y25_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~13                                                                                                                                                                                                                                                            ; LABCELL_X64_Y24_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~130                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~139                                                                                                                                                                                                                                                           ; LABCELL_X56_Y27_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~141                                                                                                                                                                                                                                                           ; LABCELL_X56_Y28_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~143                                                                                                                                                                                                                                                           ; LABCELL_X55_Y28_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~145                                                                                                                                                                                                                                                           ; LABCELL_X53_Y28_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~147                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y28_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~149                                                                                                                                                                                                                                                           ; LABCELL_X60_Y28_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~15                                                                                                                                                                                                                                                            ; LABCELL_X62_Y24_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~151                                                                                                                                                                                                                                                           ; LABCELL_X56_Y26_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~153                                                                                                                                                                                                                                                           ; LABCELL_X60_Y26_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~158                                                                                                                                                                                                                                                           ; LABCELL_X53_Y26_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~160                                                                                                                                                                                                                                                           ; LABCELL_X53_Y25_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~17                                                                                                                                                                                                                                                            ; LABCELL_X62_Y25_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~19                                                                                                                                                                                                                                                            ; LABCELL_X63_Y24_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~21                                                                                                                                                                                                                                                            ; LABCELL_X62_Y23_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~227                                                                                                                                                                                                                                                           ; LABCELL_X53_Y27_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~229                                                                                                                                                                                                                                                           ; LABCELL_X51_Y27_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~23                                                                                                                                                                                                                                                            ; LABCELL_X62_Y23_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~231                                                                                                                                                                                                                                                           ; LABCELL_X56_Y27_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~233                                                                                                                                                                                                                                                           ; LABCELL_X57_Y27_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~235                                                                                                                                                                                                                                                           ; LABCELL_X61_Y25_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~237                                                                                                                                                                                                                                                           ; LABCELL_X61_Y25_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~239                                                                                                                                                                                                                                                           ; LABCELL_X62_Y25_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~241                                                                                                                                                                                                                                                           ; LABCELL_X63_Y24_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~243                                                                                                                                                                                                                                                           ; LABCELL_X55_Y26_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~245                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y25_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~247                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~25                                                                                                                                                                                                                                                            ; LABCELL_X63_Y23_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~3                                                                                                                                                                                                                                                             ; LABCELL_X57_Y27_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~326                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y20_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~328                                                                                                                                                                                                                                                           ; LABCELL_X53_Y21_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~330                                                                                                                                                                                                                                                           ; LABCELL_X56_Y27_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~332                                                                                                                                                                                                                                                           ; LABCELL_X56_Y24_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~334                                                                                                                                                                                                                                                           ; LABCELL_X61_Y26_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~336                                                                                                                                                                                                                                                           ; LABCELL_X60_Y20_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~338                                                                                                                                                                                                                                                           ; LABCELL_X62_Y25_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~340                                                                                                                                                                                                                                                           ; LABCELL_X63_Y24_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~342                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y22_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~344                                                                                                                                                                                                                                                           ; LABCELL_X60_Y22_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~346                                                                                                                                                                                                                                                           ; LABCELL_X61_Y22_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~425                                                                                                                                                                                                                                                           ; LABCELL_X57_Y23_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~427                                                                                                                                                                                                                                                           ; LABCELL_X60_Y23_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~430                                                                                                                                                                                                                                                           ; LABCELL_X53_Y25_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~432                                                                                                                                                                                                                                                           ; LABCELL_X61_Y24_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~434                                                                                                                                                                                                                                                           ; LABCELL_X61_Y22_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~436                                                                                                                                                                                                                                                           ; LABCELL_X61_Y24_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~438                                                                                                                                                                                                                                                           ; LABCELL_X60_Y22_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~467                                                                                                                                                                                                                                                           ; LABCELL_X55_Y23_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~469                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y23_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~5                                                                                                                                                                                                                                                             ; LABCELL_X53_Y22_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~506                                                                                                                                                                                                                                                           ; LABCELL_X51_Y27_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~509                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y27_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~512                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y25_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~515                                                                                                                                                                                                                                                           ; LABCELL_X51_Y25_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~518                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y27_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~521                                                                                                                                                                                                                                                           ; LABCELL_X53_Y25_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~539                                                                                                                                                                                                                                                           ; LABCELL_X51_Y28_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~541                                                                                                                                                                                                                                                           ; LABCELL_X50_Y27_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~598                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y25_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~600                                                                                                                                                                                                                                                           ; LABCELL_X53_Y25_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~602                                                                                                                                                                                                                                                           ; LABCELL_X57_Y25_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~604                                                                                                                                                                                                                                                           ; LABCELL_X53_Y26_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~606                                                                                                                                                                                                                                                           ; LABCELL_X63_Y27_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~608                                                                                                                                                                                                                                                           ; LABCELL_X63_Y27_N3                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~610                                                                                                                                                                                                                                                           ; LABCELL_X57_Y27_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~612                                                                                                                                                                                                                                                           ; LABCELL_X55_Y28_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~670                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y25_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~672                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y21_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~674                                                                                                                                                                                                                                                           ; LABCELL_X51_Y25_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~676                                                                                                                                                                                                                                                           ; LABCELL_X53_Y26_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~678                                                                                                                                                                                                                                                           ; LABCELL_X50_Y23_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~680                                                                                                                                                                                                                                                           ; LABCELL_X55_Y22_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~682                                                                                                                                                                                                                                                           ; LABCELL_X53_Y25_N6                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~684                                                                                                                                                                                                                                                           ; LABCELL_X48_Y23_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~7                                                                                                                                                                                                                                                             ; LABCELL_X55_Y22_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~744                                                                                                                                                                                                                                                           ; LABCELL_X62_Y24_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~746                                                                                                                                                                                                                                                           ; LABCELL_X63_Y22_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~748                                                                                                                                                                                                                                                           ; LABCELL_X64_Y25_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~750                                                                                                                                                                                                                                                           ; LABCELL_X57_Y22_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~786                                                                                                                                                                                                                                                           ; LABCELL_X62_Y26_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~789                                                                                                                                                                                                                                                           ; LABCELL_X64_Y25_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~828                                                                                                                                                                                                                                                           ; LABCELL_X64_Y25_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~830                                                                                                                                                                                                                                                           ; LABCELL_X63_Y24_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~832                                                                                                                                                                                                                                                           ; LABCELL_X64_Y25_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~834                                                                                                                                                                                                                                                           ; LABCELL_X64_Y24_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~836                                                                                                                                                                                                                                                           ; LABCELL_X55_Y27_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~838                                                                                                                                                                                                                                                           ; LABCELL_X60_Y28_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~840                                                                                                                                                                                                                                                           ; LABCELL_X61_Y28_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~842                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y28_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~9                                                                                                                                                                                                                                                             ; LABCELL_X53_Y22_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~900                                                                                                                                                                                                                                                           ; LABCELL_X57_Y21_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~902                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y21_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~904                                                                                                                                                                                                                                                           ; LABCELL_X57_Y21_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~906                                                                                                                                                                                                                                                           ; LABCELL_X55_Y21_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~908                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y23_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~910                                                                                                                                                                                                                                                           ; LABCELL_X53_Y23_N24                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~912                                                                                                                                                                                                                                                           ; LABCELL_X55_Y23_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_control_slave:control|user_registers~914                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y23_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|Equal0~0                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y25_N24                    ; 306     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                        ; FF_X27_Y27_N28                         ; 96      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|valid_rdreq                                                                                                                                                                                          ; MLABCELL_X25_Y26_N0                    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_ack_trigger_sync|toggle~0                                                                                                                                                                                                                ; LABCELL_X27_Y25_N6                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync|toggle~0                                                                                                                                                                                                                    ; LABCELL_X30_Y24_N3                     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|always5~0                                                                                                                                                                           ; LABCELL_X35_Y23_N36                    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|always5~1                                                                                                                                                                           ; LABCELL_X36_Y23_N12                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|internal_ready                                                                                                                                                                      ; LABCELL_X35_Y23_N51                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_encode:cmd_cvo_scheduler_encoder|always0~0                                                                                                                                                                         ; LABCELL_X35_Y24_N42                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_trigger_sync:mode_change_ack_trigger_sync|toggle~0                                                                                                                                                                              ; LABCELL_X19_Y21_N27                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_trigger_sync:mode_change_trigger_sync|toggle~0                                                                                                                                                                                  ; LABCELL_X22_Y21_N36                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|always13~0                                                                                                                                                                                                                                     ; LABCELL_X19_Y21_N51                    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|always5~0                                                                                                                                                                                                                                      ; LABCELL_X30_Y24_N21                    ; 296     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|always8~0                                                                                                                                                                                                                                      ; LABCELL_X23_Y19_N6                     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|always9~0                                                                                                                                                                                                                                      ; LABCELL_X30_Y24_N24                    ; 292     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|ctrl_slave_genlocked~0                                                                                                                                                                                                                         ; LABCELL_X31_Y24_N54                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|genlock_enable_reg[0]~0                                                                                                                                                                                                                        ; LABCELL_X30_Y23_N12                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_anc_line[0][15]~0                                                                                                                                                                                                                           ; LABCELL_X30_Y23_N24                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_ap_line[0][15]~0                                                                                                                                                                                                                            ; LABCELL_X33_Y23_N57                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_f_falling_edge[0][15]~0                                                                                                                                                                                                                     ; LABCELL_X33_Y23_N51                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_f_rising_edge[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X33_Y23_N36                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_blank[0][15]~0                                                                                                                                                                                                                            ; LABCELL_X33_Y23_N24                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_front_porch[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X31_Y22_N30                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_sync_length[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X31_Y22_N36                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_h_sync_polarity[0]~0                                                                                                                                                                                                                        ; LABCELL_X33_Y23_N21                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_interlaced[0]~0                                                                                                                                                                                                                             ; LABCELL_X33_Y23_N33                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f0[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X33_Y23_N48                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_line_count_f1[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X31_Y22_N48                    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_sample_count[0][15]~0                                                                                                                                                                                                                       ; LABCELL_X30_Y23_N36                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v1_anc_line[0][15]~0                                                                                                                                                                                                                        ; LABCELL_X33_Y23_N54                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v1_blank[0][15]~0                                                                                                                                                                                                                           ; LABCELL_X30_Y23_N57                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v1_front_porch[0][15]~2                                                                                                                                                                                                                     ; LABCELL_X33_Y20_N30                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v1_rising_edge[0][15]~0                                                                                                                                                                                                                     ; LABCELL_X33_Y23_N30                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v1_sync_length[0][15]~0                                                                                                                                                                                                                     ; LABCELL_X33_Y23_N6                     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v_blank[0][15]~0                                                                                                                                                                                                                            ; LABCELL_X33_Y20_N3                     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v_front_porch[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X33_Y21_N18                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v_sync_length[0][15]~0                                                                                                                                                                                                                      ; LABCELL_X33_Y21_N39                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_v_sync_polarity[0]~5                                                                                                                                                                                                                        ; LABCELL_X30_Y23_N51                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|is_valid_mode[0]~2                                                                                                                                                                                                                             ; LABCELL_X30_Y23_N48                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|mode_bank_select[15]~1                                                                                                                                                                                                                         ; LABCELL_X30_Y23_N42                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|samples[15]~0                                                                                                                                                                                                                                  ; LABCELL_X29_Y23_N3                     ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced_field~2                                                                                                                                                                                                                         ; LABCELL_X22_Y25_N0                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced~0                                                                                                                                                                                                                               ; LABCELL_X27_Y25_N27                    ; 302     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|frames_in_sync[15]~0                                                                                                                                                                                                 ; MLABCELL_X21_Y25_N0                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|is_valid_qualified~1                                                                                                                                                                                                                                                             ; LABCELL_X29_Y27_N48                    ; 21      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|rst_vid_clk_reg2                                                                                                                                                                                                                                                                 ; FF_X30_Y24_N1                          ; 508     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|sync_lost~0                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y25_N57                    ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_control_slave_decoder|always5~0                                                                                                                                                                                                    ; LABCELL_X43_Y22_N30                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_control_slave_decoder|always5~1                                                                                                                                                                                                    ; LABCELL_X43_Y22_N9                     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~0                                                                                                                                                                                                              ; LABCELL_X31_Y25_N33                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~1                                                                                                                                                                                                              ; LABCELL_X31_Y25_N39                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|internal_ready                                                                                                                                                                                                         ; LABCELL_X36_Y24_N48                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|always0~0                                                                                                                                                                                                              ; LABCELL_X29_Y27_N9                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|always0~0                                                                                                                                                                                                        ; LABCELL_X36_Y23_N30                    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                               ; FF_X36_Y23_N29                         ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|always0~0                                                                                                                                                                                                               ; MLABCELL_X34_Y28_N27                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|always1~0                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y24_N6                     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|always2~0                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y24_N6                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|mode_bank_byte_enables~1                                                                                                                                                                                                                                                   ; LABCELL_X43_Y22_N3                     ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_scheduler:scheduler|video_input_height[15]~0                                                                                                                                                                                                                                                   ; LABCELL_X36_Y24_N15                    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                            ; MLABCELL_X34_Y28_N36                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                          ; LABCELL_X29_Y27_N42                    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                        ; LABCELL_X29_Y27_N12                    ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                    ; MLABCELL_X34_Y26_N48                   ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                 ; FF_X34_Y26_N32                         ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_ready_0_r                                                                                      ; FF_X30_Y28_N29                         ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always10~0                                                                                                                                                       ; LABCELL_X33_Y26_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                        ; LABCELL_X33_Y26_N30                    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always8~0                                                                                                                                                        ; LABCELL_X33_Y26_N18                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[3]~0                                                                                                                                                 ; LABCELL_X31_Y28_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|always3~0                                                                                                                                                                                                       ; MLABCELL_X34_Y26_N0                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter~0                                                                                                                                                                                                  ; LABCELL_X33_Y27_N6                     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter~1                                                                                                                                                                                                 ; LABCELL_X35_Y26_N12                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.IDLE                                                                                                                                                                                                      ; FF_X31_Y26_N44                         ; 29      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET                                                                                                                                                                                           ; FF_X31_Y26_N56                         ; 30      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|soc_system_alt_vip_cl_cvo_hdmi_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET                                                                                                                                                                                          ; FF_X30_Y26_N14                         ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                ; LABCELL_X29_Y39_N21                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                ; LABCELL_X29_Y39_N18                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~2                                                                                                                                                                                                                ; LABCELL_X29_Y39_N33                    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always6~0                                                                                                                                                                                                                ; LABCELL_X29_Y39_N9                     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[26]                                                                                                                                                              ; FF_X29_Y53_N35                         ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector101~0                                                                                                                                                                                         ; LABCELL_X24_Y57_N33                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector28~0                                                                                                                                                                                          ; LABCELL_X29_Y57_N54                    ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector39~1                                                                                                                                                                                          ; LABCELL_X30_Y57_N36                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector43~0                                                                                                                                                                                          ; LABCELL_X29_Y59_N48                    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector61~0                                                                                                                                                                                          ; LABCELL_X30_Y57_N12                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector85~0                                                                                                                                                                                          ; MLABCELL_X25_Y56_N0                    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|aclr                                                                                                                                               ; LABCELL_X29_Y56_N51                    ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                         ; FF_X28_Y55_N56                         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                         ; FF_X27_Y55_N44                         ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|valid_rdreq~0                                                                                         ; MLABCELL_X28_Y55_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|valid_wrreq~0                                                                                         ; LABCELL_X27_Y55_N57                    ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|dout_ready_reg~0                                                                                                                              ; LABCELL_X33_Y34_N39                    ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                            ; FF_X27_Y38_N17                         ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|a_fefifo_daf:fifo_state|_~0                                                                 ; LABCELL_X27_Y57_N21                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state|_~0                                                             ; LABCELL_X27_Y53_N27                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_reading_ptr~0                                                                                                                                                                                    ; MLABCELL_X25_Y56_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr~2                                                                                                                                                                                      ; MLABCELL_X28_Y55_N3                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size~3                                                                                                                                                                             ; LABCELL_X30_Y57_N30                    ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_packet_size[20]~0                                                                                                                                                                        ; MLABCELL_X25_Y55_N45                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_bypass_reg[2]~0                                                                                                                                                                                ; MLABCELL_X25_Y57_N27                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_read~1                                                                                                                                                                                         ; LABCELL_X27_Y57_N18                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_write                                                                                                                                                                                          ; FF_X27_Y57_N8                          ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[8]~0                                                                                                                                                                                   ; MLABCELL_X28_Y60_N48                   ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_enable~1                                                                                                                                                                                       ; MLABCELL_X25_Y56_N57                   ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_msg_read                                                                                                                                                                                       ; LABCELL_X27_Y53_N21                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_msg_write                                                                                                                                                                                      ; FF_X25_Y55_N26                         ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|prefetched_word_num~0                                                                                                                                                                                 ; LABCELL_X29_Y56_N54                    ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_0                                                                                                                                                                                     ; FF_X25_Y55_N41                         ; 38      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_1                                                                                                                                                                                     ; FF_X29_Y53_N47                         ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_2                                                                                                                                                                                     ; FF_X30_Y57_N11                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_IDLE                                                                                                                                                                                         ; FF_X29_Y57_N8                          ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_ISSUE_READ                                                                                                                                                                                   ; FF_X30_Y57_N2                          ; 57      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_SEND                                                                                                                                                                                 ; FF_X27_Y53_N38                         ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld.MSG_VLD_PREFETCH                                                                                                                                                                            ; FF_X25_Y55_N56                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[0]~0                                                                                                                                                                                 ; LABCELL_X29_Y57_N45                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector42~0                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y33_N9                     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector43~0                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y33_N42                   ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~0                                                                                                                                                                                                                    ; LABCELL_X36_Y31_N51                    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~1                                                                                                                                                                                                                    ; LABCELL_X36_Y31_N0                     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|internal_ready                                                                                                                                                                                                               ; MLABCELL_X34_Y33_N24                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|dout_ready_reg~0                                                                                                                                                                                                               ; LABCELL_X31_Y31_N36                    ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|dout_ready_sig                                                                                                                                                                                                               ; LABCELL_X29_Y39_N54                    ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][16]~0                                                                                                                                       ; MLABCELL_X34_Y35_N0                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|dout_ready_sig                                                                                                                                                                                                              ; MLABCELL_X34_Y33_N45                   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                           ; FF_X33_Y33_N2                          ; 31      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|anc_pkt_len[15]~0                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y33_N36                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PRE_PKT_WAIT                                                                                                                                                                                                                                                       ; FF_X35_Y33_N14                         ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~1                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y28_N54                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~3                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y28_N0                     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~4                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y28_N21                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~5                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y28_N24                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~6                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y28_N57                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~7                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y28_N27                    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|Decoder0~8                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y28_N45                    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|dout_ready_sig                                                                                                                                                                                      ; LABCELL_X36_Y31_N15                    ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                   ; FF_X36_Y31_N35                         ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|always2~0                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y28_N6                     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_address[0][0][31]~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y28_N30                    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_address[1][0][31]~1                                                                                                                                                                                                                                           ; LABCELL_X37_Y28_N54                    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_address[2][0][31]~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y28_N3                     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_current_buffer[1]~0                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y28_N15                   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_was_repeat~0                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y28_N30                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[31]~1                                                                                                                                                                                                                                                      ; LABCELL_X40_Y28_N36                    ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_READY                                                                                                                                                                                                                                                    ; FF_X39_Y28_N59                         ; 6       ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|start_frame_info_clear[0]                                                                                                                                                                                                                                                  ; FF_X37_Y28_N47                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|start_frame_info_clear[1]                                                                                                                                                                                                                                                  ; FF_X37_Y28_N23                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_sync_ctrl:sync_ctrl|start_frame_info_clear[2]                                                                                                                                                                                                                                                  ; FF_X37_Y28_N38                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|Selector1~0                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y31_N30                   ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                               ; MLABCELL_X34_Y33_N57                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                               ; MLABCELL_X34_Y33_N30                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|internal_ready                                                                                                                                                                                                          ; MLABCELL_X34_Y33_N0                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_ready_0                                                                                                                                           ; FF_X30_Y28_N26                         ; 75      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][3]~25                                                                                                                                                                                  ; LABCELL_X31_Y32_N15                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.IDLE                                                                                                                                                                                                           ; FF_X31_Y29_N41                         ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|always2~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y6_N48                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|always3~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y4_N0                      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[0]                                                                                                                                                                                                                                                                                                              ; FF_X53_Y6_N16                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[1]                                                                                                                                                                                                                                                                                                              ; FF_X50_Y4_N55                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[2]                                                                                                                                                                                                                                                                                                              ; FF_X53_Y6_N44                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[3]                                                                                                                                                                                                                                                                                                              ; FF_X52_Y4_N8                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ; FF_X50_Y4_N28                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[5]                                                                                                                                                                                                                                                                                                              ; FF_X53_Y6_N23                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[6]                                                                                                                                                                                                                                                                                                              ; FF_X53_Y6_N35                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|data_dir[7]                                                                                                                                                                                                                                                                                                              ; FF_X53_Y6_N5                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_arduino_gpio:arduino_gpio|wr_strobe~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X53_Y6_N45                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_button_pio:button_pio|always1~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y11_N42                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|always0~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y14_N54                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[0]                                                                                                                                                                                                                                                                                                            ; FF_X50_Y14_N14                         ; 33      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[1]                                                                                                                                                                                                                                                                                                            ; FF_X50_Y14_N44                         ; 97      ; Async. clear, Latch enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_dipsw_pio:dipsw_pio|always1~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y14_N33                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                 ; FF_X45_Y59_N14                         ; 291     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                  ; LABCELL_X35_Y54_N54                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                 ; MLABCELL_X34_Y54_N36                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~1                                                                                                                                                                                                                     ; LABCELL_X33_Y56_N54                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                            ; LABCELL_X33_Y56_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                            ; LABCELL_X33_Y56_N39                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                            ; LABCELL_X33_Y56_N12                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                             ; MLABCELL_X34_Y54_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                              ; LABCELL_X23_Y53_N12                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y53_N42                    ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                            ; LABCELL_X30_Y54_N30                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                     ; LABCELL_X30_Y54_N45                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                           ; FF_X15_Y2_N26                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                         ; MLABCELL_X15_Y2_N39                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                              ; MLABCELL_X15_Y2_N57                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                ; MLABCELL_X15_Y2_N30                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                 ; LABCELL_X23_Y53_N15                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                          ; LABCELL_X11_Y1_N15                     ; 69      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                               ; LABCELL_X12_Y3_N51                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                   ; FF_X10_Y3_N40                          ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~0                                                                                                                            ; LABCELL_X7_Y2_N6                       ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                            ; MLABCELL_X3_Y1_N15                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                ; FF_X9_Y3_N11                           ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~1                                                                                                                                    ; LABCELL_X7_Y3_N39                      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                    ; LABCELL_X12_Y3_N33                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~8                                                                                                                                   ; MLABCELL_X8_Y2_N21                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~2                                                                                                                                      ; LABCELL_X9_Y3_N15                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                       ; LABCELL_X7_Y2_N48                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                    ; LABCELL_X1_Y2_N45                      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~2                                                                                                                        ; MLABCELL_X6_Y2_N0                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                        ; LABCELL_X12_Y3_N45                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                            ; FF_X13_Y3_N47                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                        ; LABCELL_X7_Y3_N18                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~2                                                                                                                               ; LABCELL_X11_Y3_N21                     ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                              ; LABCELL_X2_Y1_N3                       ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                      ; LABCELL_X7_Y2_N18                      ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~2                                                                                                                     ; LABCELL_X13_Y1_N9                      ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                                             ; LABCELL_X2_Y1_N30                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                            ; FF_X15_Y2_N14                          ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y2_N15                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                         ; FF_X15_Y50_N35                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~0                                                                                                                                                                                                                                                           ; LABCELL_X16_Y50_N30                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~0                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y50_N39                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; FF_X16_Y3_N5                           ; 248     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N18                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                    ; LABCELL_X51_Y10_N30                    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~2                                                                                                                                                                                                                        ; LABCELL_X48_Y11_N0                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                               ; MLABCELL_X47_Y11_N18                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                               ; LABCELL_X45_Y10_N48                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                               ; LABCELL_X46_Y10_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                ; LABCELL_X46_Y10_N21                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y10_N39                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y9_N27                     ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                               ; LABCELL_X43_Y10_N33                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                        ; LABCELL_X43_Y10_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                              ; FF_X11_Y5_N8                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                            ; LABCELL_X13_Y5_N24                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                 ; LABCELL_X11_Y5_N27                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                   ; MLABCELL_X15_Y5_N15                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                    ; LABCELL_X31_Y5_N0                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                             ; LABCELL_X2_Y5_N45                      ; 82      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                  ; LABCELL_X13_Y5_N9                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                      ; FF_X10_Y4_N55                          ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~0                                                                                                                               ; MLABCELL_X3_Y3_N3                      ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                               ; LABCELL_X4_Y3_N18                      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                   ; FF_X10_Y4_N17                          ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~1                                                                                                                                       ; LABCELL_X2_Y3_N51                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                       ; LABCELL_X7_Y5_N24                      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~8                                                                                                                                      ; LABCELL_X9_Y4_N45                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~2                                                                                                                                         ; LABCELL_X9_Y4_N0                       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                          ; LABCELL_X9_Y4_N15                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                       ; LABCELL_X4_Y3_N33                      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~2                                                                                                                           ; MLABCELL_X8_Y3_N0                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                           ; MLABCELL_X8_Y4_N33                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                               ; FF_X11_Y5_N32                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                           ; LABCELL_X2_Y3_N42                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~2                                                                                                                                  ; MLABCELL_X8_Y5_N6                      ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                                 ; LABCELL_X7_Y4_N3                       ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                         ; LABCELL_X7_Y5_N42                      ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~2                                                                                                                        ; LABCELL_X4_Y5_N42                      ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                                                ; LABCELL_X7_Y4_N54                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                               ; FF_X6_Y4_N50                           ; 41      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y5_N42                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                            ; FF_X43_Y7_N5                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                              ; LABCELL_X43_Y7_N42                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                              ; LABCELL_X43_Y7_N45                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; FF_X16_Y3_N53                          ; 237     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                      ; LABCELL_X29_Y41_N39                    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                     ; MLABCELL_X34_Y43_N45                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~1                                                                                                                                                                                                                         ; LABCELL_X30_Y40_N51                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                ; LABCELL_X33_Y42_N42                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                ; LABCELL_X31_Y42_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                ; LABCELL_X30_Y40_N48                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                 ; LABCELL_X33_Y42_N51                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y30_N39                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                               ; LABCELL_X13_Y30_N18                    ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                ; LABCELL_X13_Y30_N30                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                         ; LABCELL_X29_Y41_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                               ; FF_X3_Y8_N14                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                             ; MLABCELL_X3_Y8_N57                     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                  ; MLABCELL_X3_Y8_N6                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                    ; MLABCELL_X3_Y8_N36                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                     ; LABCELL_X12_Y30_N57                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                              ; LABCELL_X1_Y10_N21                     ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                   ; LABCELL_X1_Y12_N27                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                       ; FF_X7_Y7_N59                           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~0                                                                                                                                ; LABCELL_X4_Y11_N27                     ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                ; MLABCELL_X3_Y11_N57                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                    ; FF_X1_Y8_N32                           ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~1                                                                                                                                        ; MLABCELL_X6_Y8_N3                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                        ; LABCELL_X1_Y10_N33                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                       ; MLABCELL_X3_Y8_N9                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~2                                                                                                                                          ; LABCELL_X1_Y8_N39                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                           ; LABCELL_X2_Y8_N45                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~1                                                                                                                                         ; LABCELL_X7_Y10_N54                     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~2                                                                                                                            ; MLABCELL_X6_Y10_N42                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                            ; LABCELL_X4_Y7_N48                      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                ; FF_X1_Y12_N23                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                            ; MLABCELL_X6_Y8_N24                     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~2                                                                                                                                   ; LABCELL_X4_Y9_N6                       ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                       ; LABCELL_X2_Y11_N39                     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                          ; LABCELL_X4_Y8_N36                      ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~2                                                                                                                         ; LABCELL_X1_Y11_N36                     ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                 ; LABCELL_X2_Y11_N24                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                ; FF_X1_Y6_N14                           ; 46      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y8_N39                     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; FF_X7_Y8_N2                            ; 254     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|always2~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y8_N0                      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[0]                                                                                                                                                                                                                                                                                                                      ; FF_X53_Y5_N58                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[10]                                                                                                                                                                                                                                                                                                                     ; FF_X53_Y7_N5                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[11]                                                                                                                                                                                                                                                                                                                     ; FF_X56_Y4_N47                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[12]~DUPLICATE                                                                                                                                                                                                                                                                                                           ; FF_X55_Y7_N37                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[13]                                                                                                                                                                                                                                                                                                                     ; FF_X51_Y4_N20                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[14]                                                                                                                                                                                                                                                                                                                     ; FF_X55_Y4_N23                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[15]                                                                                                                                                                                                                                                                                                                     ; FF_X55_Y4_N20                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[16]                                                                                                                                                                                                                                                                                                                     ; FF_X51_Y8_N59                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[17]                                                                                                                                                                                                                                                                                                                     ; FF_X51_Y4_N23                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[1]                                                                                                                                                                                                                                                                                                                      ; FF_X55_Y8_N56                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[2]                                                                                                                                                                                                                                                                                                                      ; FF_X51_Y8_N19                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[3]                                                                                                                                                                                                                                                                                                                      ; FF_X53_Y7_N31                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[4]                                                                                                                                                                                                                                                                                                                      ; FF_X52_Y8_N34                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[5]                                                                                                                                                                                                                                                                                                                      ; FF_X53_Y6_N26                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[6]                                                                                                                                                                                                                                                                                                                      ; FF_X53_Y6_N8                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[7]                                                                                                                                                                                                                                                                                                                      ; FF_X56_Y4_N44                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[8]                                                                                                                                                                                                                                                                                                                      ; FF_X51_Y4_N32                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_a|data_dir[9]                                                                                                                                                                                                                                                                                                                      ; FF_X51_Y4_N35                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|always2~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y8_N12                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[0]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N28                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[10]                                                                                                                                                                                                                                                                                                                     ; FF_X62_Y6_N52                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[11]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N13                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[12]                                                                                                                                                                                                                                                                                                                     ; FF_X62_Y8_N4                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[13]                                                                                                                                                                                                                                                                                                                     ; FF_X62_Y8_N1                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[14]                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y6_N41                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[15]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N46                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[16]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N4                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[17]                                                                                                                                                                                                                                                                                                                     ; FF_X60_Y8_N10                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[1]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N41                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[2]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N44                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[3]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N47                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[4]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N20                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[5]                                                                                                                                                                                                                                                                                                                      ; FF_X60_Y8_N31                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[6]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N38                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[7]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N38                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[8]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N14                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_0_b|data_dir[9]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N17                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|always2~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y8_N48                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[0]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N11                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[10]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N23                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[11]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N41                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[12]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N8                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[13]                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y6_N8                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[14]                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y6_N14                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[15]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N11                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[16]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N26                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[17]                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y6_N17                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[1]                                                                                                                                                                                                                                                                                                                      ; FF_X65_Y8_N4                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[2]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N50                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[3]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N56                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[4]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N56                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[5]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N59                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[6]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N59                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[7]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N2                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[8]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N32                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_a|data_dir[9]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N35                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|always2~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y6_N42                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[0]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N53                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[10]                                                                                                                                                                                                                                                                                                                     ; FF_X65_Y6_N55                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[11]                                                                                                                                                                                                                                                                                                                     ; FF_X65_Y6_N58                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[12]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N32                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[13]                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y6_N2                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[14]                                                                                                                                                                                                                                                                                                                     ; FF_X62_Y4_N29                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[15]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N35                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[16]                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y6_N50                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[17]                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y4_N59                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[1]                                                                                                                                                                                                                                                                                                                      ; FF_X61_Y4_N38                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[2]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N50                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[3]                                                                                                                                                                                                                                                                                                                      ; FF_X63_Y6_N32                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[4]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N8                           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[5]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N11                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[6]                                                                                                                                                                                                                                                                                                                      ; FF_X61_Y4_N31                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[7]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N26                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[8]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N44                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_gpio_0_a:gpio_1_b|data_dir[9]                                                                                                                                                                                                                                                                                                                      ; FF_X62_Y4_N47                          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]                                                                                                                                                                                                                                                                         ; HPSINTERFACEFPGA2HPS_X52_Y45_N111      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111  ; 11      ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                                                                                                                                                                      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111  ; 3045    ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user1_clk[0]                                                                                                                                                                                                                                                                      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111  ; 3       ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_clk[0]                                                                                                                                                                                                                                                                  ; HPSINTERFACEPERIPHERALI2C_X52_Y60_N111 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_data[0]                                                                                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALI2C_X52_Y60_N111 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac1_out_clk[0]                                                                                                                                                                                                                                                                  ; HPSINTERFACEPERIPHERALI2C_X52_Y61_N111 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac1_out_data[0]                                                                                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALI2C_X52_Y61_N111 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7              ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7              ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7              ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7              ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7              ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4              ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8              ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4              ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                 ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9              ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8              ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4              ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                 ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9              ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8              ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4              ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                 ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9              ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8              ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4              ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                 ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9              ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111               ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111               ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                               ; LABCELL_X37_Y8_N51                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~3                                                                                                                                                                                                                                                        ; LABCELL_X13_Y4_N42                     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y4_N6                     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y4_N9                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y8_N57                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                        ; FF_X50_Y7_N41                          ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y7_N21                     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y8_N0                      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                         ; FF_X47_Y8_N11                          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X37_Y8_N54                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X40_Y8_N12                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y7_N9                      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y8_N27                     ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y12_N39                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_lfsr_reset_value_reg:lfsr_reset_value_reg|always0~2                                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y15_N54                   ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                ; LABCELL_X43_Y49_N54                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                               ; LABCELL_X48_Y16_N0                     ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X27_Y49_N48                    ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                            ; LABCELL_X24_Y47_N33                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                            ; LABCELL_X29_Y47_N9                     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                            ; LABCELL_X30_Y47_N27                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                            ; MLABCELL_X28_Y46_N21                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y47_N57                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                            ; LABCELL_X33_Y46_N27                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                             ; LABCELL_X31_Y49_N51                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                             ; LABCELL_X33_Y49_N39                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                             ; LABCELL_X27_Y49_N51                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                             ; MLABCELL_X25_Y49_N15                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                             ; MLABCELL_X28_Y48_N39                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                             ; LABCELL_X27_Y48_N3                     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                             ; LABCELL_X23_Y47_N15                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                             ; LABCELL_X24_Y48_N45                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                             ; MLABCELL_X28_Y47_N45                   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                         ; LABCELL_X27_Y49_N18                    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y51_N18                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X37_Y51_N36                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                ; MLABCELL_X39_Y51_N9                    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X37_Y49_N42                    ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                       ; LABCELL_X36_Y46_N15                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X35_Y46_N15                    ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; FF_X35_Y47_N56                         ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:custom_ip_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; FF_X35_Y46_N5                          ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X35_Y52_N27                    ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                       ; LABCELL_X36_Y52_N21                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X36_Y52_N24                    ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; FF_X36_Y53_N44                         ; 49      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                            ; FF_X35_Y52_N2                          ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                    ; LABCELL_X35_Y49_N45                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_ip_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                 ; LABCELL_X35_Y49_N36                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                    ; MLABCELL_X39_Y51_N3                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y52_N57                    ; 32      ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[4]~0                                                                                                                                                                                                                      ; LABCELL_X48_Y51_N51                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; LABCELL_X48_Y52_N33                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                         ; LABCELL_X48_Y51_N54                    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[4]~0                                                                                                                                                                                                                      ; LABCELL_X50_Y52_N45                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; LABCELL_X50_Y52_N9                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                ; LABCELL_X36_Y47_N9                     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter|count~0                                                                                                                                                                                                                                      ; LABCELL_X36_Y47_N24                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_cmd_width_adapter|use_reg                                                                                                                                                                                                                                      ; FF_X36_Y47_N29                         ; 32      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:custom_ip_bridge_s0_rsp_width_adapter|always9~0                                                                                                                                                                                                                                    ; LABCELL_X43_Y49_N3                     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                ; MLABCELL_X39_Y53_N39                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y53_N9                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                      ; FF_X39_Y53_N8                          ; 51      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                    ; LABCELL_X45_Y50_N33                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                       ; LABCELL_X42_Y52_N30                    ; 93      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                           ; MLABCELL_X39_Y49_N54                   ; 73      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                    ; LABCELL_X53_Y31_N27                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                   ; LABCELL_X57_Y30_N12                    ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X53_Y31_N42                    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                 ; LABCELL_X53_Y31_N0                     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                 ; LABCELL_X53_Y31_N3                     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                 ; LABCELL_X53_Y31_N6                     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                             ; LABCELL_X53_Y31_N39                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                            ; MLABCELL_X52_Y35_N24                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X51_Y32_N3                     ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:lw_mm_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X51_Y30_N36                    ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lw_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X53_Y31_N45                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:arduino_gpio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X56_Y9_N6                      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X56_Y11_N33                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:chip_id_read_mm_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X56_Y14_N3                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ctrl_register_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X53_Y14_N33                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:cvo_reset_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X50_Y18_N9                     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X60_Y11_N27                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_a_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X55_Y9_N27                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_0_b_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X60_Y10_N36                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_a_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X61_Y9_N42                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:gpio_1_b_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X62_Y9_N48                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                  ; LABCELL_X46_Y18_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y20_N45                   ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X46_Y18_N45                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                               ; LABCELL_X46_Y18_N6                     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                               ; LABCELL_X45_Y18_N54                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                               ; LABCELL_X46_Y18_N48                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                           ; LABCELL_X46_Y18_N3                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; MLABCELL_X52_Y7_N0                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X60_Y12_N39                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lfsr_reset_value_reg_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X53_Y15_N45                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:locked_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X51_Y16_N15                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pll_reset_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X48_Y15_N45                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pll_stream_reconfig_mgmt_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                           ; LABCELL_X43_Y15_N45                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:random_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X51_Y14_N45                    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X57_Y12_N33                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                        ; LABCELL_X51_Y18_N54                    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X46_Y18_N15                    ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                     ; MLABCELL_X47_Y18_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                       ; LABCELL_X50_Y17_N24                    ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:custom_ip_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                       ; LABCELL_X50_Y15_N57                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; MLABCELL_X52_Y11_N15                   ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:lw_mm_bridge_m0_limiter|pending_response_count[3]~0                                                                                                                                                                                                                              ; LABCELL_X45_Y17_N15                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:lw_mm_bridge_m0_limiter|save_dest_id~1                                                                                                                                                                                                                                           ; LABCELL_X50_Y17_N45                    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_cvo_hdmi_control_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                 ; MLABCELL_X47_Y22_N27                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                 ; MLABCELL_X47_Y21_N21                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:alt_vip_cl_vfb_hdmi_control_agent_rsp_fifo|write~1                                                                                                                                                                                                                                       ; MLABCELL_X47_Y21_N36                   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:hdmi_mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                         ; MLABCELL_X47_Y21_N0                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                   ; LABCELL_X43_Y46_N45                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                   ; MLABCELL_X39_Y46_N18                   ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                        ; MLABCELL_X34_Y41_N51                   ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X40_Y41_N9                     ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                        ; LABCELL_X43_Y45_N54                    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X42_Y44_N42                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                                       ; MLABCELL_X39_Y46_N54                   ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                             ; MLABCELL_X47_Y45_N27                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                             ; LABCELL_X46_Y45_N51                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                             ; LABCELL_X46_Y45_N33                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                             ; LABCELL_X46_Y47_N42                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                             ; LABCELL_X46_Y46_N27                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                             ; LABCELL_X46_Y45_N9                     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                             ; LABCELL_X46_Y45_N27                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                         ; LABCELL_X46_Y45_N18                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N57                    ; 152     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N0                     ; 146     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N3                     ; 146     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N21                    ; 146     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N18                    ; 146     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N48                    ; 146     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                            ; LABCELL_X40_Y41_N51                    ; 146     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                     ; LABCELL_X46_Y45_N3                     ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                       ; LABCELL_X40_Y46_N21                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y46_N0                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~2                                                                                                                                                                                                                              ; LABCELL_X40_Y60_N54                    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|read~0                                                                                                                                                                                                                                            ; LABCELL_X40_Y60_N6                     ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|write                                                                                                                                                                                                                                             ; LABCELL_X45_Y60_N18                    ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X39_Y60_N30                   ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                          ; LABCELL_X40_Y64_N0                     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                          ; LABCELL_X40_Y64_N57                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                          ; LABCELL_X40_Y63_N36                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                          ; MLABCELL_X39_Y63_N30                   ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y60_N3                     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y60_N39                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y60_N45                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y62_N36                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                           ; LABCELL_X36_Y62_N33                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y63_N39                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y64_N24                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y64_N42                    ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y64_N39                   ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                       ; MLABCELL_X34_Y62_N18                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|read~2                                                                                                                                                                                                                                              ; LABCELL_X31_Y63_N0                     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                        ; MLABCELL_X39_Y56_N15                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                   ; LABCELL_X40_Y60_N57                    ; 288     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                     ; LABCELL_X35_Y61_N27                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                         ; LABCELL_X31_Y61_N30                    ; 323     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator|address_register~0                                                                                                                                                                                                                ; LABCELL_X24_Y61_N51                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator|always4~0                                                                                                                                                                                                                         ; LABCELL_X24_Y61_N45                    ; 34      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:alt_vip_cl_vfb_hdmi_mem_master_rd_translator|burst_stalled~0                                                                                                                                                                                                                   ; LABCELL_X24_Y61_N42                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0                                                                                                                                                                            ; LABCELL_X31_Y63_N24                    ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                         ; LABCELL_X37_Y63_N54                    ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_5_rsp_demux:rsp_demux|src1_valid~0                                                                                                                                                                                                                                                  ; LABCELL_X42_Y60_N12                    ; 27      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y8_N1              ; 5501    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                              ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+
; fpga_clk1_50                                                                                                                                      ; PIN_V11                                      ; 5796    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; FF_X16_Y12_N50                               ; 4114    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:soc_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X43_Y80_N25                               ; 2868    ; Global Clock         ; GCLK14           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 11      ; Global Clock         ; GCLK12           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3045    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user1_clk[0]                                      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]                                     ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 1       ; Regional Clock       ; RCLK78           ; --                        ;
; soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                           ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 5501    ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:soc_inst|reset_sync_block:custom_reset_synchronizer|deassert_synchronizer:the_deassert_synchronizer|output_pipeline_reg[0] ; 3757    ;
; altera_internal_jtag~TCKUTAP                                                                                                          ; 911     ;
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|rst_vid_clk_reg2                     ; 508     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_system:soc_inst|soc_system_alt_vip_cl_cvo_hdmi:alt_vip_cl_cvo_hdmi|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 33           ; 2048         ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 67584  ; 2048                        ; 25                          ; 2048                        ; 25                          ; 51200               ; 5           ; 0     ; None                            ; M10K_X26_Y25_N0, M10K_X26_Y27_N0, M10K_X26_Y29_N0, M10K_X26_Y26_N0, M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 1            ; 4            ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 4      ; 4                           ; 1                           ; 4                           ; 1                           ; 4                   ; 1           ; 0     ; None                            ; M10K_X26_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_nbd1:auto_generated|a_dpfifo_7371:dpfifo|altsyncram_gks1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 9            ; 4            ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 36     ; 4                           ; 9                           ; 4                           ; 9                           ; 36                  ; 1           ; 0     ; None                            ; M10K_X26_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 22           ; 2            ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 44     ; 2                           ; 21                          ; 2                           ; 21                          ; 42                  ; 1           ; 0     ; None                            ; M10K_X26_Y52_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_tsq1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 256          ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 65536  ; 256                         ; 224                         ; 2048                        ; 28                          ; 57344               ; 6           ; 0     ; None                            ; M10K_X38_Y56_N0, M10K_X38_Y55_N0, M10K_X38_Y57_N0, M10K_X26_Y58_N0, M10K_X38_Y58_N0, M10K_X26_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X26_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X41_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X14_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X38_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X41_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:soc_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_ip_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_u2n1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                            ; M10K_X49_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lw_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                            ; M10K_X58_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:soc_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hdmi_mm_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                            ; M10K_X49_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:soc_inst|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 256                         ; 512                         ; 256                         ; 131072              ; 13          ; 0     ; None                            ; M10K_X41_Y56_N0, M10K_X49_Y60_N0, M10K_X41_Y57_N0, M10K_X38_Y59_N0, M10K_X38_Y60_N0, M10K_X41_Y59_N0, M10K_X41_Y60_N0, M10K_X49_Y58_N0, M10K_X41_Y61_N0, M10K_X49_Y59_N0, M10K_X41_Y58_N0, M10K_X41_Y55_N0, M10K_X38_Y61_N0                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:soc_inst|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_smn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32          ; 0     ; soc_system_onchip_memory2_0.hex ; M10K_X41_Y45_N0, M10K_X49_Y50_N0, M10K_X49_Y45_N0, M10K_X41_Y46_N0, M10K_X49_Y52_N0, M10K_X26_Y48_N0, M10K_X49_Y46_N0, M10K_X49_Y48_N0, M10K_X49_Y47_N0, M10K_X41_Y48_N0, M10K_X38_Y47_N0, M10K_X49_Y49_N0, M10K_X41_Y47_N0, M10K_X41_Y52_N0, M10K_X38_Y50_N0, M10K_X38_Y48_N0, M10K_X38_Y51_N0, M10K_X38_Y52_N0, M10K_X38_Y49_N0, M10K_X41_Y53_N0, M10K_X41_Y49_N0, M10K_X41_Y50_N0, M10K_X38_Y53_N0, M10K_X41_Y51_N0, M10K_X26_Y50_N0, M10K_X26_Y45_N0, M10K_X26_Y51_N0, M10K_X26_Y49_N0, M10K_X38_Y45_N0, M10K_X38_Y46_N0, M10K_X26_Y47_N0, M10K_X26_Y46_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:soc_inst|soc_system_alt_vip_cl_vfb_hdmi:alt_vip_cl_vfb_hdmi|alt_vip_vfb_rd_ctrl:rd_ctrl|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y35_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 32,316 / 289,320 ( 11 % ) ;
; C12 interconnects                           ; 637 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 8,914 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 6,308 / 56,300 ( 11 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 3,883 / 289,320 ( 1 % )   ;
; Global clocks                               ; 7 / 16 ( 44 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 3 / 6 ( 50 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 221 / 287 ( 77 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 133 / 154 ( 86 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 333 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 152 / 282 ( 54 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 6 / 64 ( 9 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 4 / 8 ( 50 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 4 / 8 ( 50 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 14 / 28 ( 50 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 8,030 / 84,580 ( 9 % )    ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 839 / 12,676 ( 7 % )      ;
; R14/C12 interconnect drivers                ; 1,288 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 12,953 / 130,992 ( 10 % ) ;
; R6 interconnects                            ; 19,359 / 266,960 ( 7 % )  ;
; Spine clocks                                ; 44 / 360 ( 12 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules               ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass              ; 193          ; 0            ; 193          ; 0            ; 32           ; 269       ; 193          ; 0            ; 269       ; 269       ; 59           ; 46           ; 0            ; 0            ; 0            ; 59           ; 46           ; 0            ; 0            ; 0            ; 8            ; 46           ; 105          ; 0            ; 0            ; 0            ; 0            ; 182          ;
; Total Unchecked         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable      ; 76           ; 269          ; 76           ; 269          ; 237          ; 0         ; 76           ; 269          ; 0         ; 0         ; 210          ; 223          ; 269          ; 269          ; 269          ; 210          ; 223          ; 269          ; 269          ; 269          ; 261          ; 223          ; 164          ; 269          ; 269          ; 269          ; 269          ; 87           ;
; Total Fail              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hdmi_tx_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_de              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_hs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_vs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[17]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[18]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[19]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[20]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[21]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[22]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_tx_d[23]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_led_pio[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_a[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_a[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ba[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ba[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ba[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ck       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_ck_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_cke      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_cs_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_ras_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_cas_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_we_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_reset_n  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_odt      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dm[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dm[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dm[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dm[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_TX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_TXD0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_TXD1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_TXD2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_TXD3          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_MDC           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_TX_CTL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sdio_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_STP            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_uart0_TX            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_spim1_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_spim1_MOSI          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_spim1_SS0           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_clk2_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_clk3_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; adc_convst              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sck                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sdi                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_sdo                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hdmi_tx_int             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; arduino_reset_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[18]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[19]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[20]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[21]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[22]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[23]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[24]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[25]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[26]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[27]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[28]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[29]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[30]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[31]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[32]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[33]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[34]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[35]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[18]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[19]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[20]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[21]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[22]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[23]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[24]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[25]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[26]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[27]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[28]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[29]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[30]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[31]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[32]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[33]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[34]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_1[35]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gpio_0[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dq[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dq[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_mem_dqs[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_memory_mem_dqs_n[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_emac1_MDIO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sdio_CMD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sdio_D0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sdio_D1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sdio_D2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sdio_D3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D4             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D5             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D6             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb1_D7             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c0_SDA            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c0_SCL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c1_SDA            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_i2c1_SCL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gpio_GPIO09         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gpio_GPIO35         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gpio_GPIO40         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gpio_GPIO53         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gpio_GPIO54         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_gpio_GPIO61         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_i2s                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_lrclk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_mclk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_sclk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; arduino_io[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_i2c_scl            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hdmi_i2c_sda            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fpga_clk1_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_dipsw_pio[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_dipsw_pio[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_dipsw_pio[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_dipsw_pio[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_RXD0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_RXD1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_RXD2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_RXD3          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_RX_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_emac1_RX_CTL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_spim1_MISO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_uart0_RX            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb1_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb1_DIR            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb1_NXT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_memory_oct_rzqin    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_key_pio[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_key_pio[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                               ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Clock(s)                                            ; Destination Clock(s)                                       ; Delay Added in ns ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
; altera_reserved_tck                                        ; altera_reserved_tck                                        ; 1072.2            ;
; soc_inst|hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk ; soc_inst|hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk ; 526.4             ;
; altera_reserved_tck,I/O                                    ; altera_reserved_tck                                        ; 56.9              ;
+------------------------------------------------------------+------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 2.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.969             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                      ; 1.889             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                      ; 1.882             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                      ; 1.858             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                      ; 1.856             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.797             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                        ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                               ; 1.795             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.788             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.765             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.763             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.706             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.681             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                      ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.652             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                    ; 1.646             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                    ; 1.638             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                    ; 1.614             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.614             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                    ; 1.612             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                        ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                               ; 1.570             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                           ; 1.557             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                           ; 1.537             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                           ; 1.530             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                           ; 1.527             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.519             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.476             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.466             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.464             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                      ; 1.457             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                            ; 1.447             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.446             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.442             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                               ; 1.436             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                        ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                               ; 1.423             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.421             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.417             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.416             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.414             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.414             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.408             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.405             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.401             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.398             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.397             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.397             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.396             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.396             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                      ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                               ; 1.394             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                            ; 1.382             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                            ; 1.381             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.337             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; 1.333             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                           ; 1.333             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.328             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 1.328             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                       ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                       ; 1.322             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                       ; 1.322             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                       ; 1.322             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                       ; 1.322             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ; 1.316             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                               ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                               ; 1.315             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                      ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                               ; 1.315             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.300             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 1.300             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; 1.300             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.298             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                ; 1.294             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                          ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                      ; 1.291             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                         ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                    ; 1.290             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                                    ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                  ; 1.287             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                                    ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                  ; 1.287             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; 1.285             ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                        ; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; 1.283             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                    ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                        ; 1.278             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.277             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                 ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                 ; 1.277             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                          ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                      ; 1.276             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; 1.276             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; 1.274             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]                    ; 1.274             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                           ; 1.274             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                                    ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                  ; 1.272             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                                    ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                  ; 1.272             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                              ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                               ; 1.271             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                         ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                               ; 1.271             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.269             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.269             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                    ; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                    ; 1.267             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                      ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                  ; 1.265             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.265             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                            ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.265             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.265             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.265             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                     ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.265             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                            ; 1.265             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                   ; 1.263             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                   ; 1.263             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                   ; 1.263             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                   ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                   ; 1.263             ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                  ; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                   ; 1.262             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "de10_nano"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 265 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hps_memory_oct_rzqin not assigned to an exact location on the device File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 27
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 5 clocks (4 global, 1 regional)
    Info (11162): soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 11 fanout uses global clock CLKCTRL_G12
    Info (11162): soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 3540 fanout uses global clock CLKCTRL_G13
    Info (11162): soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_user1_clk[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G15
    Info (11162): soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R78
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): soc_system:soc_inst|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 5558 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): fpga_clk1_50~inputCLKENA0 with 5851 fanout uses global clock CLKCTRL_G5
    Info (11162): soc_system:soc_inst|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0 with 4109 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): soc_system:soc_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3086 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Warning (335093): The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vip_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_upq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe15|dffe16a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sdc_files/de10_nano.sdc'
Warning (332174): Ignored filter at de10_nano.sdc(9): FPGA_CLK1_50 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 9
Warning (332049): Ignored create_clock at de10_nano.sdc(9): Argument <targets> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 9
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK1_50] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 9
Warning (332174): Ignored filter at de10_nano.sdc(10): FPGA_CLK2_50 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 10
Warning (332049): Ignored create_clock at de10_nano.sdc(10): Argument <targets> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 10
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK2_50] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 10
Warning (332174): Ignored filter at de10_nano.sdc(11): FPGA_CLK3_50 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 11
Warning (332049): Ignored create_clock at de10_nano.sdc(11): Argument <targets> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 11
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK3_50] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 11
Warning (332174): Ignored filter at de10_nano.sdc(12): HDMI_TX_CLK could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 12
Warning (332049): Ignored create_clock at de10_nano.sdc(12): Argument <targets> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 12
    Info (332050): create_clock -period "65.0 MHz" [get_ports HDMI_TX_CLK] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/sdc_files/de10_nano.sdc Line: 12
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {soc_inst|pll_stream|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {soc_inst|pll_stream|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {soc_inst|pll_stream|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'sdc_files/soc_system_hdmi_timing.sdc'
Warning (332017): Command get_clock_info option -period is invalid for clock: hdmi_tx_clk because this clock is illegal.  Run update_timing_netlist for more details.
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:soc_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:soc_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/reset_sync_block.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'
Warning (332174): Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): soc_inst|alt_vip_cl_vfb_hdmi|pkt_trans_rd|READ_BLOCK.read_proc_instance|load_msg_queue|*ws_dgrp|dffpipe* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
Warning (332049): Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value [get_keepers {soc_inst|alt_vip_cl_vfb_hdmi|pkt_trans_rd|READ_BLOCK.read_proc_instance|load_msg_queue|*ws_dgrp|dffpipe*}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
    Info (332050): set_net_delay -from [get_pins -compatibility_mode "${fifo_name}rdptr_g[*]*"] -to [get_keepers "${fifo_name}ws_dgrp|dffpipe*"] -max 2 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc'
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(23): *packet_transfer*write_proc_instance|*mem_ctr_crosser|din_reg* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 23
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(23): *packet_transfer*write_proc_instance|*mem_ctr_crosser|delay_line[*]* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 23
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(23): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 23
    Info (332050): set_max_delay -from [get_keepers {*packet_transfer*write_proc_instance|*mem_ctr_crosser|din_reg*}] -to [get_keepers {*packet_transfer*write_proc_instance|*mem_ctr_crosser|delay_line[*]*}] 100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 23
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(23): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 23
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(24): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 24
    Info (332050): set_min_delay -from [get_keepers {*packet_transfer*write_proc_instance|*mem_ctr_crosser|din_reg*}] -to [get_keepers {*packet_transfer*write_proc_instance|*mem_ctr_crosser|delay_line[*]*}] -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 24
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(24): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 24
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(26): *packet_transfer*write_proc_instance|*mem_ctr_crosser|din_reg* could not be matched with a pin File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 26
Warning (332049): Ignored set_net_delay at alt_vip_packet_transfer.sdc(26): argument -from with value [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|*mem_ctr_crosser|din_reg*}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 26
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|*mem_ctr_crosser|din_reg*}] -to [get_keepers {*packet_transfer*write_proc_instance|*mem_ctr_crosser|delay_line[*]*}] -max 2 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 26
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(38): *packet_transfer*write_proc_instance|unload_ack* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(38): *packet_transfer*write_proc_instance|*unload_ack_crosser|delay_line[*]* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(38): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 38
    Info (332050): set_max_delay -from [get_keepers {*packet_transfer*write_proc_instance|unload_ack*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_ack_crosser|delay_line[*]*}] 100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(38): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 38
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(39): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 39
    Info (332050): set_min_delay -from [get_keepers {*packet_transfer*write_proc_instance|unload_ack*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_ack_crosser|delay_line[*]*}] -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 39
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(39): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(41): *packet_transfer*write_proc_instance|unload_ack* could not be matched with a pin File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 41
Warning (332049): Ignored set_net_delay at alt_vip_packet_transfer.sdc(41): argument -from with value [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|unload_ack*}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 41
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|unload_ack*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_ack_crosser|delay_line[*]*}] -max 2 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(54): *packet_transfer*write_proc_instance|unload_req* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 54
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(54): *packet_transfer*write_proc_instance|*unload_req_crosser|delay_line[*]* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(54): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 54
    Info (332050): set_max_delay -from [get_keepers {*packet_transfer*write_proc_instance|unload_req*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_req_crosser|delay_line[*]*}] 100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(54): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 54
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(55): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 55
    Info (332050): set_min_delay -from [get_keepers {*packet_transfer*write_proc_instance|unload_req*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_req_crosser|delay_line[*]*}] -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 55
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(55): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 55
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(57): *packet_transfer*write_proc_instance|unload_req* could not be matched with a pin File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 57
Warning (332049): Ignored set_net_delay at alt_vip_packet_transfer.sdc(57): argument -from with value [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|unload_req*}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 57
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|unload_req*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_req_crosser|delay_line[*]*}] -max 2 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 57
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(70): *packet_transfer*write_proc_instance|unload_done* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 70
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(70): *packet_transfer*write_proc_instance|*unload_done_crosser|delay_line[*]* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 70
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(70): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 70
    Info (332050): set_max_delay -from [get_keepers {*packet_transfer*write_proc_instance|unload_done*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_done_crosser|delay_line[*]*}] 100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 70
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(70): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(71): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 71
    Info (332050): set_min_delay -from [get_keepers {*packet_transfer*write_proc_instance|unload_done*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_done_crosser|delay_line[*]*}] -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(71): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 71
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(73): *packet_transfer*write_proc_instance|unload_done* could not be matched with a pin File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 73
Warning (332049): Ignored set_net_delay at alt_vip_packet_transfer.sdc(73): argument -from with value [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|unload_done*}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 73
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*packet_transfer*write_proc_instance|unload_done*}] -to [get_keepers {*packet_transfer*write_proc_instance|*unload_done_crosser|delay_line[*]*}] -max 2 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 73
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(87): *packet_transfer*write_proc_instance|*unload_buffered* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 87
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(87): *packet_transfer*write_proc_instance|*_mm_output* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 87
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(87): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 87
    Info (332050): set_max_delay -from [get_keepers {*packet_transfer*write_proc_instance|*unload_buffered*}] -to [get_keepers {*packet_transfer*write_proc_instance|*_mm_output*}] 100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 87
Warning (332049): Ignored set_max_delay at alt_vip_packet_transfer.sdc(87): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 87
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(88): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 88
    Info (332050): set_min_delay -from [get_keepers {*packet_transfer*write_proc_instance|*unload_buffered*}] -to [get_keepers {*packet_transfer*write_proc_instance|*_mm_output*}] -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 88
Warning (332049): Ignored set_min_delay at alt_vip_packet_transfer.sdc(88): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 88
Warning (332049): Ignored set_net_delay at alt_vip_packet_transfer.sdc(90): argument -from with value [get_keepers {*packet_transfer*write_proc_instance|*unload_buffered*}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 90
    Info (332050): set_net_delay -max -from [get_keepers {*packet_transfer*write_proc_instance|*unload_buffered*}] -to [get_keepers {*packet_transfer*write_proc_instance|*_mm_output*}] 2 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 90
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*context_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*csel_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*period_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance|*mm_msg_din* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 184
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*context_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*csel_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*period_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance|*mm_msg_din* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 207
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*context_target_addr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*csel_target_addr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*period_targer_addr_start* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*context_target_addr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*csel_target_addr* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*period_targer_addr_start* could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|h_total_minus_two_reg[*] could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|vid_h_total_minus_two[*] could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] 100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|h_total_reg[*] could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|vid_h_total[*] could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|v_total_reg[*] could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|vid_v_total[*] could not be matched with a keeper File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -100 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_two_reg[*]}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_reg[*]}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_reg[*]}] contains zero elements File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin
Warning (332086): Ignoring clock spec: soc_inst|pll_stream|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk Reason: Clock derived from ignored clock: soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: hdmi_tx_clk Reason: Clock derived from ignored clock: soc_inst|pll_stream|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk.  Clock assignment is being ignored.
Warning (332060): Node: fpga_clk1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altera_edge_detector:pulse_warm_reset|pulse_extend.extend_pulse[0] is being clocked by fpga_clk1_50
Warning (332060): Node: soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch LFSR:lfsr0|temp[9]~19 is being clocked by soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[1]
Warning (332060): Node: soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LFSR:lfsr0|temp[8]~16 is being clocked by soc_system:soc_inst|soc_system_ctrl_register:ctrl_register|data_out[0]
Warning (332060): Node: hps_usb1_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_usb1_CLK
Warning (332060): Node: hps_i2c0_SCL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by hps_i2c0_SCL
Warning (332060): Node: hps_i2c1_SCL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by hps_i2c1_SCL
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: scl_iobuf  from: oe  to: o
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_2  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_3  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_2  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_3  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: soc_inst|hps_0|fpga_interfaces|fpga2hps|clk  to: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: soc_inst|pll_stream|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[0]_IN (Rise) to hps_memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[0]_IN (Rise) to hps_memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[1]_IN (Rise) to hps_memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[1]_IN (Rise) to hps_memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[2]_IN (Rise) to hps_memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[2]_IN (Rise) to hps_memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[3]_IN (Rise) to hps_memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_memory_mem_dqs[3]_IN (Rise) to hps_memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111): 1000.000 hdmi_i2c_scl
    Info (332111):    2.500 hps_memory_mem_ck
    Info (332111):    2.500 hps_memory_mem_ck_n
    Info (332111):    2.500 hps_memory_mem_dqs[0]_IN
    Info (332111):    2.500 hps_memory_mem_dqs[0]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs[1]_IN
    Info (332111):    2.500 hps_memory_mem_dqs[1]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs[2]_IN
    Info (332111):    2.500 hps_memory_mem_dqs[2]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs[3]_IN
    Info (332111):    2.500 hps_memory_mem_dqs[3]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 hps_memory_mem_dqs_n[3]_OUT
    Info (332111):   10.000 soc_inst|hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):   20.000 soc_inst|hps_0|fpga_interfaces|clocks_resets|h2f_user1_clk
    Info (332111):   10.000 soc_inst|hps_0|fpga_interfaces|peripheral_i2c2|out_clk
    Info (332111):   10.000 soc_inst|hps_0|fpga_interfaces|peripheral_i2c3|out_clk
    Info (332111):   10.000 soc_inst|hps_0|fpga_interfaces|peripheral_spim0|sclk_out
    Info (332111):    2.500 soc_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.500 soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Info (176233): Starting register packing
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (176235): Finished register packing
    Extra Info (176218): Packed 384 registers into blocks of type Block RAM
    Extra Info (176218): Packed 52 registers into blocks of type DSP block
    Extra Info (176220): Created 26 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 168 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:22
Info (176233): Starting register packing
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:49
Info (170189): Fitter placement preparation operations beginning
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:50
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:30
Info (11888): Total time spent on timing analysis during the Fitter is 20.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: HDMI_MAX = -1.300000
Info: HDMI_MIN = 1.000000
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:28
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin arduino_reset_n has a permanently enabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 91
    Info (169065): Pin arduino_io[10] has a permanently enabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 90
    Info (169065): Pin arduino_io[11] has a permanently enabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 90
    Info (169065): Pin arduino_io[12] has a permanently disabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 90
    Info (169065): Pin arduino_io[13] has a permanently enabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 90
    Info (169065): Pin hdmi_i2s has a permanently disabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 96
    Info (169065): Pin hdmi_lrclk has a permanently disabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 97
    Info (169065): Pin hdmi_mclk has a permanently disabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 98
    Info (169065): Pin hdmi_sclk has a permanently disabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 99
    Info (169065): Pin arduino_io[0] has a permanently disabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 90
    Info (169065): Pin arduino_io[1] has a permanently enabled output enable File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 90
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 22
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 23
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 24
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/de10_nano_top.v Line: 24
Info (144001): Generated suppressed messages file C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/output_files/de10_nano.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 234 warnings
    Info: Peak virtual memory: 9133 megabytes
    Info: Processing ended: Wed Mar 05 16:28:40 2025
    Info: Elapsed time: 00:04:29
    Info: Total CPU time (on all processors): 00:25:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/estes/Downloads/DE10-Nano_v.1.0.0_HWrevE_SystemCD/Demonstrations/SoC_FPGA/de10_nano/output_files/de10_nano.fit.smsg.


