# cpeg324-lab3  
Benjamin Steenkamer and Abraham McIlvaine  
CPEG 324-010  
Lab 3: Single Cycle Calculator in VHDL  
5/3/17  
  
Supports a simple 8-bit instruction set. Can add or subtract positive and/or negative numbers. With some small edits, this was successfully implemented and run on Basys 2 FPGA test board.  

See pdfs for a detailed description of the ISA.  
<https://github.com/bsteen/single-cycle-calculator/blob/master/CPEG%20324%20-%20Lab%203%20Presentation.pdf>  
<https://github.com/bsteen/single-cycle-calculator/blob/master/Lab%203%20Report.pdf>  
