
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.5.2
// timestamp : Tue Sep  7 16:08:09 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf $cgf \
//                  -- xlen $xlen \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V F extension for the fmsub_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs1 == rs2 == rs3 != rd, rs1==f15, rs2==f15, rs3==f15, rd==f19, fs1 == 0 and fe1 == 0xfc and fm1 == 0x78b41c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6e8086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67b44e and rm_val == 0  
// opcode: fmsub.s ; op1:f15; op2:f15; op3:f15; dest:f19; op1val:0x7e78b41c; op2val:0x7e78b41c; op3val:0x7e78b41c; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f19, f15, f15, f15, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs1 == rd == rs3 != rs2, rs1==f3, rs2==f27, rs3==f3, rd==f3, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 4  
// opcode: fmsub.s ; op1:f3; op2:f27; op3:f3; dest:f3; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7f0b09b4; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f3, f3, f27, f3, 0x4, 0, x16, 12, x17, x15, 8, x18)

inst_2:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==f12, rs2==f1, rs3==f12, rd==f6, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 3  
// opcode: fmsub.s ; op1:f12; op2:f1; op3:f12; dest:f6; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7f0b09b4; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f6, f12, f1, f12, 0x3, 0, x16, 24, x17, x15, 16, x18)

inst_3:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==f20, rs2==f7, rs3==f13, rd==f7, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 2  
// opcode: fmsub.s ; op1:f20; op2:f7; op3:f13; dest:f7; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7ef6ff0a; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f7, f20, f7, f13, 0x2, 0, x16, 36, x17, x15, 24, x18)

inst_4:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==f19, rs2==f18, rs3==f18, rd==f13, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 1  
// opcode: fmsub.s ; op1:f19; op2:f18; op3:f18; dest:f13; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x3f636346; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f19, f18, f18, 0x1, 0, x16, 48, x17, x15, 32, x18)

inst_5:
// rd == rs2 == rs3 != rs1, rs1==f14, rs2==f8, rs3==f8, rd==f8, fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 0  
// opcode: fmsub.s ; op1:f14; op2:f8; op3:f8; dest:f8; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x3f636346; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f8, f14, f8, f8, 0x0, 0, x16, 60, x17, x15, 40, x18)

inst_6:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==f9, rs2==f9, rs3==f19, rd==f21, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 4  
// opcode: fmsub.s ; op1:f9; op2:f9; op3:f19; dest:f21; op1val:0x7f3d1166; op2val:0x7f3d1166; op3val:0x7de5934c; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f21, f9, f9, f19, 0x4, 0, x16, 72, x17, x15, 48, x18)

inst_7:
// rs1 == rs2 == rd != rs3, rs1==f2, rs2==f2, rs3==f27, rd==f2, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 3  
// opcode: fmsub.s ; op1:f2; op2:f2; op3:f27; dest:f2; op1val:0x7f3d1166; op2val:0x7f3d1166; op3val:0x7de5934c; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f2, f2, f2, f27, 0x3, 0, x16, 84, x17, x15, 56, x18)

inst_8:
// rs1 == rs2 == rs3 == rd, rs1==f29, rs2==f29, rs3==f29, rd==f29, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 2  
// opcode: fmsub.s ; op1:f29; op2:f29; op3:f29; dest:f29; op1val:0x7f3d1166; op2val:0x7f3d1166; op3val:0x7f3d1166; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f29, f29, f29, f29, 0x2, 0, x16, 96, x17, x15, 64, x18)

inst_9:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==f13, rs2==f28, rs3==f0, rd==f0, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 1  
// opcode: fmsub.s ; op1:f13; op2:f28; op3:f0; dest:f0; op1val:0x7f3d1166; op2val:0x3e1b6c79; op3val:0x7de5934c; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f0, f13, f28, f0, 0x1, 0, x16, 108, x17, x15, 72, x18)

inst_10:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==f18, rs2==f22, rs3==f17, rd==f31, fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 0  
// opcode: fmsub.s ; op1:f18; op2:f22; op3:f17; dest:f31; op1val:0x7f3d1166; op2val:0x3e1b6c79; op3val:0x7de5934c; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f31, f18, f22, f17, 0x0, 0, x16, 120, x17, x15, 80, x18)

inst_11:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==f25, rs2==f20, rs3==f10, rd==f25, fs1 == 0 and fe1 == 0xfd and fm1 == 0x159306 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56580c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7a78b2 and rm_val == 4  
// opcode: fmsub.s ; op1:f25; op2:f20; op3:f10; dest:f25; op1val:0x7e959306; op2val:0x3f56580c; op3val:0x7e7a78b2; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f25, f25, f20, f10, 0x4, 0, x16, 132, x17, x15, 88, x18)

inst_12:
// rs1==f7, rs2==f12, rs3==f1, rd==f5, fs1 == 0 and fe1 == 0xfd and fm1 == 0x159306 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56580c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7a78b2 and rm_val == 3  
// opcode: fmsub.s ; op1:f7; op2:f12; op3:f1; dest:f5; op1val:0x7e959306; op2val:0x3f56580c; op3val:0x7e7a78b2; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f5, f7, f12, f1, 0x3, 0, x16, 144, x17, x15, 96, x18)

inst_13:
// rs1==f11, rs2==f30, rs3==f9, rd==f24, fs1 == 0 and fe1 == 0xfd and fm1 == 0x159306 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56580c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7a78b2 and rm_val == 2  
// opcode: fmsub.s ; op1:f11; op2:f30; op3:f9; dest:f24; op1val:0x7e959306; op2val:0x3f56580c; op3val:0x7e7a78b2; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f24, f11, f30, f9, 0x2, 0, x16, 156, x17, x15, 104, x18)

inst_14:
// rs1==f8, rs2==f0, rs3==f5, rd==f17, fs1 == 0 and fe1 == 0xfd and fm1 == 0x159306 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56580c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7a78b2 and rm_val == 1  
// opcode: fmsub.s ; op1:f8; op2:f0; op3:f5; dest:f17; op1val:0x7e959306; op2val:0x3f56580c; op3val:0x7e7a78b2; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f17, f8, f0, f5, 0x1, 0, x16, 168, x17, x15, 112, x18)

inst_15:
// rs1==f16, rs2==f21, rs3==f22, rd==f12, fs1 == 0 and fe1 == 0xfd and fm1 == 0x159306 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x56580c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7a78b2 and rm_val == 0  
// opcode: fmsub.s ; op1:f16; op2:f21; op3:f22; dest:f12; op1val:0x7e959306; op2val:0x3f56580c; op3val:0x7e7a78b2; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f12, f16, f21, f22, 0x0, 0, x16, 180, x17, x15, 120, x18)

inst_16:
// rs1==f17, rs2==f19, rs3==f7, rd==f30, fs1 == 0 and fe1 == 0xfe and fm1 == 0x097882 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d2845 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x28c910 and rm_val == 4  
// opcode: fmsub.s ; op1:f17; op2:f19; op3:f7; dest:f30; op1val:0x7f097882; op2val:0x3f9d2845; op3val:0x7f28c910; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f30, f17, f19, f7, 0x4, 0, x16, 192, x17, x15, 128, x18)

inst_17:
// rs1==f24, rs2==f26, rs3==f31, rd==f1, fs1 == 0 and fe1 == 0xfe and fm1 == 0x097882 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d2845 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x28c910 and rm_val == 3  
// opcode: fmsub.s ; op1:f24; op2:f26; op3:f31; dest:f1; op1val:0x7f097882; op2val:0x3f9d2845; op3val:0x7f28c910; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f1, f24, f26, f31, 0x3, 0, x16, 204, x17, x15, 136, x18)

inst_18:
// rs1==f1, rs2==f11, rs3==f2, rd==f22, fs1 == 0 and fe1 == 0xfe and fm1 == 0x097882 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d2845 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x28c910 and rm_val == 2  
// opcode: fmsub.s ; op1:f1; op2:f11; op3:f2; dest:f22; op1val:0x7f097882; op2val:0x3f9d2845; op3val:0x7f28c910; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f22, f1, f11, f2, 0x2, 0, x16, 216, x17, x15, 144, x18)

inst_19:
// rs1==f22, rs2==f24, rs3==f30, rd==f14, fs1 == 0 and fe1 == 0xfe and fm1 == 0x097882 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d2845 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x28c910 and rm_val == 1  
// opcode: fmsub.s ; op1:f22; op2:f24; op3:f30; dest:f14; op1val:0x7f097882; op2val:0x3f9d2845; op3val:0x7f28c910; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f14, f22, f24, f30, 0x1, 0, x16, 228, x17, x15, 152, x18)

inst_20:
// rs1==f23, rs2==f10, rs3==f11, rd==f27, fs1 == 0 and fe1 == 0xfe and fm1 == 0x097882 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d2845 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x28c910 and rm_val == 0  
// opcode: fmsub.s ; op1:f23; op2:f10; op3:f11; dest:f27; op1val:0x7f097882; op2val:0x3f9d2845; op3val:0x7f28c910; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f27, f23, f10, f11, 0x0, 0, x16, 240, x17, x15, 160, x18)

inst_21:
// rs1==f28, rs2==f17, rs3==f14, rd==f23, fs1 == 0 and fe1 == 0xfe and fm1 == 0x101a92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6047a7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c7f2b and rm_val == 4  
// opcode: fmsub.s ; op1:f28; op2:f17; op3:f14; dest:f23; op1val:0x7f101a92; op2val:0x3f6047a7; op3val:0x7efc7f2b; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f23, f28, f17, f14, 0x4, 0, x16, 252, x17, x15, 168, x18)

inst_22:
// rs1==f5, rs2==f13, rs3==f26, rd==f4, fs1 == 0 and fe1 == 0xfe and fm1 == 0x101a92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6047a7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c7f2b and rm_val == 3  
// opcode: fmsub.s ; op1:f5; op2:f13; op3:f26; dest:f4; op1val:0x7f101a92; op2val:0x3f6047a7; op3val:0x7efc7f2b; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f4, f5, f13, f26, 0x3, 0, x16, 264, x17, x15, 176, x18)

inst_23:
// rs1==f27, rs2==f3, rs3==f16, rd==f20, fs1 == 0 and fe1 == 0xfe and fm1 == 0x101a92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6047a7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c7f2b and rm_val == 2  
// opcode: fmsub.s ; op1:f27; op2:f3; op3:f16; dest:f20; op1val:0x7f101a92; op2val:0x3f6047a7; op3val:0x7efc7f2b; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f20, f27, f3, f16, 0x2, 0, x16, 276, x17, x15, 184, x18)

inst_24:
// rs1==f10, rs2==f5, rs3==f28, rd==f11, fs1 == 0 and fe1 == 0xfe and fm1 == 0x101a92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6047a7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c7f2b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f5; op3:f28; dest:f11; op1val:0x7f101a92; op2val:0x3f6047a7; op3val:0x7efc7f2b; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f11, f10, f5, f28, 0x1, 0, x16, 288, x17, x15, 192, x18)

inst_25:
// rs1==f4, rs2==f23, rs3==f25, rd==f16, fs1 == 0 and fe1 == 0xfe and fm1 == 0x101a92 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6047a7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c7f2b and rm_val == 0  
// opcode: fmsub.s ; op1:f4; op2:f23; op3:f25; dest:f16; op1val:0x7f101a92; op2val:0x3f6047a7; op3val:0x7efc7f2b; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f16, f4, f23, f25, 0x0, 0, x16, 300, x17, x15, 200, x18)

inst_26:
// rs1==f31, rs2==f4, rs3==f23, rd==f28, fs1 == 0 and fe1 == 0xfd and fm1 == 0x60dd2d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6758a6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b3572 and rm_val == 4  
// opcode: fmsub.s ; op1:f31; op2:f4; op3:f23; dest:f28; op1val:0x7ee0dd2d; op2val:0x3f6758a6; op3val:0x7ecb3572; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f28, f31, f4, f23, 0x4, 0, x16, 312, x17, x15, 208, x18)

inst_27:
// rs1==f30, rs2==f6, rs3==f20, rd==f9, fs1 == 0 and fe1 == 0xfd and fm1 == 0x60dd2d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6758a6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b3572 and rm_val == 3  
// opcode: fmsub.s ; op1:f30; op2:f6; op3:f20; dest:f9; op1val:0x7ee0dd2d; op2val:0x3f6758a6; op3val:0x7ecb3572; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f9, f30, f6, f20, 0x3, 0, x16, 324, x17, x15, 216, x18)

inst_28:
// rs1==f26, rs2==f14, rs3==f4, rd==f10, fs1 == 0 and fe1 == 0xfd and fm1 == 0x60dd2d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6758a6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b3572 and rm_val == 2  
// opcode: fmsub.s ; op1:f26; op2:f14; op3:f4; dest:f10; op1val:0x7ee0dd2d; op2val:0x3f6758a6; op3val:0x7ecb3572; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f10, f26, f14, f4, 0x2, 0, x16, 336, x17, x15, 224, x18)

inst_29:
// rs1==f21, rs2==f16, rs3==f24, rd==f18, fs1 == 0 and fe1 == 0xfd and fm1 == 0x60dd2d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6758a6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b3572 and rm_val == 1  
// opcode: fmsub.s ; op1:f21; op2:f16; op3:f24; dest:f18; op1val:0x7ee0dd2d; op2val:0x3f6758a6; op3val:0x7ecb3572; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f18, f21, f16, f24, 0x1, 0, x16, 348, x17, x15, 232, x18)

inst_30:
// rs1==f6, rs2==f25, rs3==f21, rd==f15, fs1 == 0 and fe1 == 0xfd and fm1 == 0x60dd2d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6758a6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4b3572 and rm_val == 0  
// opcode: fmsub.s ; op1:f6; op2:f25; op3:f21; dest:f15; op1val:0x7ee0dd2d; op2val:0x3f6758a6; op3val:0x7ecb3572; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f15, f6, f25, f21, 0x0, 0, x16, 360, x17, x15, 240, x18)

inst_31:
// rs1==f0, rs2==f31, rs3==f6, rd==f26, fs1 == 0 and fe1 == 0xfc and fm1 == 0x69a8e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43e47f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x32cc38 and rm_val == 4  
// opcode: fmsub.s ; op1:f0; op2:f31; op3:f6; dest:f26; op1val:0x7e69a8e9; op2val:0x3f43e47f; op3val:0x7e32cc38; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f26, f0, f31, f6, 0x4, 0, x16, 372, x17, x15, 248, x18)

inst_32:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x69a8e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43e47f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x32cc38 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e69a8e9; op2val:0x3f43e47f; op3val:0x7e32cc38; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 256, x18)

inst_33:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x69a8e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43e47f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x32cc38 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e69a8e9; op2val:0x3f43e47f; op3val:0x7e32cc38; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 264, x18)

inst_34:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x69a8e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43e47f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x32cc38 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e69a8e9; op2val:0x3f43e47f; op3val:0x7e32cc38; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 272, x18)

inst_35:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x69a8e9 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x43e47f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x32cc38 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e69a8e9; op2val:0x3f43e47f; op3val:0x7e32cc38; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 280, x18)

inst_36:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x00003a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a33fc and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0a343b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d00003a; op2val:0x3f0a33fc; op3val:0x7c8a343b; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 288, x18)

inst_37:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x00003a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a33fc and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0a343b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d00003a; op2val:0x3f0a33fc; op3val:0x7c8a343b; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 296, x18)

inst_38:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x00003a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a33fc and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0a343b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d00003a; op2val:0x3f0a33fc; op3val:0x7c8a343b; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 304, x18)

inst_39:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x00003a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a33fc and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0a343b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d00003a; op2val:0x3f0a33fc; op3val:0x7c8a343b; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 312, x18)

inst_40:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x00003a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0a33fc and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x0a343b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d00003a; op2val:0x3f0a33fc; op3val:0x7c8a343b; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 320, x18)

inst_41:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09dc78 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0e704e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x19698b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d89dc78; op2val:0x408e704e; op3val:0x7e99698b; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 328, x18)

inst_42:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09dc78 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0e704e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x19698b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d89dc78; op2val:0x408e704e; op3val:0x7e99698b; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 336, x18)

inst_43:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09dc78 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0e704e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x19698b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d89dc78; op2val:0x408e704e; op3val:0x7e99698b; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 344, x18)

inst_44:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09dc78 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0e704e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x19698b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d89dc78; op2val:0x408e704e; op3val:0x7e99698b; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 352, x18)

inst_45:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x09dc78 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0e704e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x19698b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d89dc78; op2val:0x408e704e; op3val:0x7e99698b; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 360, x18)

inst_46:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x735419 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x55725c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4ae1ac and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b735419; op2val:0x4255725c; op3val:0x7e4ae1ac; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 368, x18)

inst_47:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x735419 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x55725c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4ae1ac and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b735419; op2val:0x4255725c; op3val:0x7e4ae1ac; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 376, x18)

inst_48:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x735419 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x55725c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4ae1ac and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b735419; op2val:0x4255725c; op3val:0x7e4ae1ac; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 384, x18)

inst_49:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x735419 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x55725c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4ae1ac and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b735419; op2val:0x4255725c; op3val:0x7e4ae1ac; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 392, x18)

inst_50:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x735419 and fs2 == 0 and fe2 == 0x84 and fm2 == 0x55725c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4ae1ac and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b735419; op2val:0x4255725c; op3val:0x7e4ae1ac; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 400, x18)

inst_51:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a5a48 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x20ba50 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x41d187 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a5a48; op2val:0x4020ba50; op3val:0x7ec1d187; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 408, x18)

inst_52:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a5a48 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x20ba50 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x41d187 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a5a48; op2val:0x4020ba50; op3val:0x7ec1d187; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 416, x18)

inst_53:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a5a48 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x20ba50 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x41d187 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a5a48; op2val:0x4020ba50; op3val:0x7ec1d187; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 424, x18)

inst_54:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a5a48 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x20ba50 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x41d187 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a5a48; op2val:0x4020ba50; op3val:0x7ec1d187; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 432, x18)

inst_55:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1a5a48 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x20ba50 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x41d187 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1a5a48; op2val:0x4020ba50; op3val:0x7ec1d187; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 440, x18)

inst_56:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x36435d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x079559 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x410fb5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb6435d; op2val:0x3f879559; op3val:0x7ec10fb5; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 448, x18)

inst_57:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x36435d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x079559 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x410fb5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb6435d; op2val:0x3f879559; op3val:0x7ec10fb5; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 456, x18)

inst_58:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x36435d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x079559 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x410fb5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb6435d; op2val:0x3f879559; op3val:0x7ec10fb5; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 464, x18)

inst_59:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x36435d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x079559 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x410fb5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb6435d; op2val:0x3f879559; op3val:0x7ec10fb5; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 472, x18)

inst_60:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x36435d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x079559 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x410fb5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb6435d; op2val:0x3f879559; op3val:0x7ec10fb5; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 480, x18)

inst_61:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x52283f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3282de and fs3 == 0 and fe3 == 0xfd and fm3 == 0x128b6b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a52283f; op2val:0x43b282de; op3val:0x7e928b6b; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 488, x18)

inst_62:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x52283f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3282de and fs3 == 0 and fe3 == 0xfd and fm3 == 0x128b6b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a52283f; op2val:0x43b282de; op3val:0x7e928b6b; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 496, x18)

inst_63:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x52283f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3282de and fs3 == 0 and fe3 == 0xfd and fm3 == 0x128b6b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a52283f; op2val:0x43b282de; op3val:0x7e928b6b; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 504, x18)

inst_64:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x52283f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3282de and fs3 == 0 and fe3 == 0xfd and fm3 == 0x128b6b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a52283f; op2val:0x43b282de; op3val:0x7e928b6b; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 512, x18)

inst_65:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x52283f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3282de and fs3 == 0 and fe3 == 0xfd and fm3 == 0x128b6b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7a52283f; op2val:0x43b282de; op3val:0x7e928b6b; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 520, x18)

inst_66:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6dbb98 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x13731e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x08ed9f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6dbb98; op2val:0x3f93731e; op3val:0x7e88ed9f; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 528, x18)

inst_67:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6dbb98 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x13731e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x08ed9f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6dbb98; op2val:0x3f93731e; op3val:0x7e88ed9f; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 536, x18)

inst_68:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6dbb98 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x13731e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x08ed9f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6dbb98; op2val:0x3f93731e; op3val:0x7e88ed9f; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 544, x18)

inst_69:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6dbb98 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x13731e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x08ed9f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6dbb98; op2val:0x3f93731e; op3val:0x7e88ed9f; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 552, x18)

inst_70:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6dbb98 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x13731e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x08ed9f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6dbb98; op2val:0x3f93731e; op3val:0x7e88ed9f; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 560, x18)

inst_71:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3bbc22 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7cd3b6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x396873 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3bbc22; op2val:0x407cd3b6; op3val:0x7f396873; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 568, x18)

inst_72:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3bbc22 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7cd3b6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x396873 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3bbc22; op2val:0x407cd3b6; op3val:0x7f396873; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 576, x18)

inst_73:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3bbc22 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7cd3b6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x396873 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3bbc22; op2val:0x407cd3b6; op3val:0x7f396873; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 584, x18)

inst_74:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3bbc22 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7cd3b6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x396873 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3bbc22; op2val:0x407cd3b6; op3val:0x7f396873; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 592, x18)

inst_75:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3bbc22 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x7cd3b6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x396873 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3bbc22; op2val:0x407cd3b6; op3val:0x7f396873; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 600, x18)

inst_76:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3abe5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ffe2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52137f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3abe5d; op2val:0x3f0ffe2d; op3val:0x7ed2137f; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 608, x18)

inst_77:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3abe5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ffe2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52137f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3abe5d; op2val:0x3f0ffe2d; op3val:0x7ed2137f; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 616, x18)

inst_78:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3abe5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ffe2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52137f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3abe5d; op2val:0x3f0ffe2d; op3val:0x7ed2137f; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 624, x18)

inst_79:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3abe5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ffe2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52137f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3abe5d; op2val:0x3f0ffe2d; op3val:0x7ed2137f; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 632, x18)

inst_80:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3abe5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x0ffe2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52137f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3abe5d; op2val:0x3f0ffe2d; op3val:0x7ed2137f; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 640, x18)

inst_81:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4a2bb0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x69d4af and fs3 == 0 and fe3 == 0xfe and fm3 == 0x38a9ba and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4a2bb0; op2val:0x4069d4af; op3val:0x7f38a9ba; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 648, x18)

inst_82:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4a2bb0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x69d4af and fs3 == 0 and fe3 == 0xfe and fm3 == 0x38a9ba and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4a2bb0; op2val:0x4069d4af; op3val:0x7f38a9ba; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 656, x18)

inst_83:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4a2bb0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x69d4af and fs3 == 0 and fe3 == 0xfe and fm3 == 0x38a9ba and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4a2bb0; op2val:0x4069d4af; op3val:0x7f38a9ba; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 664, x18)

inst_84:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4a2bb0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x69d4af and fs3 == 0 and fe3 == 0xfe and fm3 == 0x38a9ba and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4a2bb0; op2val:0x4069d4af; op3val:0x7f38a9ba; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 672, x18)

inst_85:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4a2bb0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x69d4af and fs3 == 0 and fe3 == 0xfe and fm3 == 0x38a9ba and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4a2bb0; op2val:0x4069d4af; op3val:0x7f38a9ba; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 680, x18)

inst_86:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x71f878 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x351f62 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2b3257 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df1f878; op2val:0x40351f62; op3val:0x7eab3257; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 688, x18)

inst_87:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x71f878 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x351f62 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2b3257 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df1f878; op2val:0x40351f62; op3val:0x7eab3257; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 696, x18)

inst_88:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x71f878 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x351f62 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2b3257 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df1f878; op2val:0x40351f62; op3val:0x7eab3257; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 704, x18)

inst_89:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x71f878 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x351f62 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2b3257 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df1f878; op2val:0x40351f62; op3val:0x7eab3257; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 712, x18)

inst_90:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x71f878 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x351f62 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2b3257 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df1f878; op2val:0x40351f62; op3val:0x7eab3257; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 720, x18)

inst_91:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6111a4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48ad34 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x306e0f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6111a4; op2val:0x3fc8ad34; op3val:0x7eb06e0f; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 728, x18)

inst_92:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6111a4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48ad34 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x306e0f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6111a4; op2val:0x3fc8ad34; op3val:0x7eb06e0f; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 736, x18)

inst_93:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6111a4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48ad34 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x306e0f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6111a4; op2val:0x3fc8ad34; op3val:0x7eb06e0f; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 744, x18)

inst_94:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6111a4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48ad34 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x306e0f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6111a4; op2val:0x3fc8ad34; op3val:0x7eb06e0f; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 752, x18)

inst_95:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6111a4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x48ad34 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x306e0f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6111a4; op2val:0x3fc8ad34; op3val:0x7eb06e0f; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 760, x18)

inst_96:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x588656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5beeeb and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3a04ff and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e588656; op2val:0x3f5beeeb; op3val:0x7e3a04ff; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 768, x18)

inst_97:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x588656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5beeeb and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3a04ff and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e588656; op2val:0x3f5beeeb; op3val:0x7e3a04ff; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 776, x18)

inst_98:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x588656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5beeeb and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3a04ff and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e588656; op2val:0x3f5beeeb; op3val:0x7e3a04ff; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 784, x18)

inst_99:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x588656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5beeeb and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3a04ff and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e588656; op2val:0x3f5beeeb; op3val:0x7e3a04ff; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 792, x18)

inst_100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x588656 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5beeeb and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3a04ff and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e588656; op2val:0x3f5beeeb; op3val:0x7e3a04ff; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 800, x18)

inst_101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2724ac and fs2 == 0 and fe2 == 0x7e and fm2 == 0x452ff9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00be8a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2724ac; op2val:0x3f452ff9; op3val:0x7f00be8a; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 808, x18)

inst_102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2724ac and fs2 == 0 and fe2 == 0x7e and fm2 == 0x452ff9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00be8a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2724ac; op2val:0x3f452ff9; op3val:0x7f00be8a; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 816, x18)

inst_103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2724ac and fs2 == 0 and fe2 == 0x7e and fm2 == 0x452ff9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00be8a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2724ac; op2val:0x3f452ff9; op3val:0x7f00be8a; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 824, x18)

inst_104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2724ac and fs2 == 0 and fe2 == 0x7e and fm2 == 0x452ff9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00be8a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2724ac; op2val:0x3f452ff9; op3val:0x7f00be8a; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 832, x18)

inst_105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2724ac and fs2 == 0 and fe2 == 0x7e and fm2 == 0x452ff9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00be8a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2724ac; op2val:0x3f452ff9; op3val:0x7f00be8a; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 840, x18)

inst_106:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x01c4cd and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1f5272 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21860d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d81c4cd; op2val:0x411f5272; op3val:0x7f21860d; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 848, x18)

inst_107:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x01c4cd and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1f5272 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21860d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d81c4cd; op2val:0x411f5272; op3val:0x7f21860d; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 856, x18)

inst_108:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x01c4cd and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1f5272 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21860d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d81c4cd; op2val:0x411f5272; op3val:0x7f21860d; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 864, x18)

inst_109:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x01c4cd and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1f5272 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21860d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d81c4cd; op2val:0x411f5272; op3val:0x7f21860d; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 872, x18)

inst_110:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x01c4cd and fs2 == 0 and fe2 == 0x82 and fm2 == 0x1f5272 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x21860d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d81c4cd; op2val:0x411f5272; op3val:0x7f21860d; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 880, x18)

inst_111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x444bcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x238183 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7abf24 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e444bcc; op2val:0x3f238183; op3val:0x7dfabf24; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 888, x18)

inst_112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x444bcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x238183 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7abf24 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e444bcc; op2val:0x3f238183; op3val:0x7dfabf24; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 896, x18)

inst_113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x444bcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x238183 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7abf24 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e444bcc; op2val:0x3f238183; op3val:0x7dfabf24; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 904, x18)

inst_114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x444bcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x238183 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7abf24 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e444bcc; op2val:0x3f238183; op3val:0x7dfabf24; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 912, x18)

inst_115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x444bcc and fs2 == 0 and fe2 == 0x7e and fm2 == 0x238183 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x7abf24 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e444bcc; op2val:0x3f238183; op3val:0x7dfabf24; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 920, x18)

inst_116:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5942ae and fs2 == 0 and fe2 == 0x82 and fm2 == 0x279d85 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e402f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5942ae; op2val:0x41279d85; op3val:0x7f0e402f; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 928, x18)

inst_117:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5942ae and fs2 == 0 and fe2 == 0x82 and fm2 == 0x279d85 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e402f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5942ae; op2val:0x41279d85; op3val:0x7f0e402f; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 936, x18)

inst_118:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5942ae and fs2 == 0 and fe2 == 0x82 and fm2 == 0x279d85 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e402f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5942ae; op2val:0x41279d85; op3val:0x7f0e402f; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 944, x18)

inst_119:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5942ae and fs2 == 0 and fe2 == 0x82 and fm2 == 0x279d85 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e402f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5942ae; op2val:0x41279d85; op3val:0x7f0e402f; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 952, x18)

inst_120:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5942ae and fs2 == 0 and fe2 == 0x82 and fm2 == 0x279d85 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e402f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5942ae; op2val:0x41279d85; op3val:0x7f0e402f; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 960, x18)

inst_121:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2714e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x18c28a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4766bd and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2714e2; op2val:0x4018c28a; op3val:0x7dc766bd; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 968, x18)

inst_122:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2714e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x18c28a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4766bd and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2714e2; op2val:0x4018c28a; op3val:0x7dc766bd; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 976, x18)

inst_123:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2714e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x18c28a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4766bd and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2714e2; op2val:0x4018c28a; op3val:0x7dc766bd; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 984, x18)

inst_124:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2714e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x18c28a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4766bd and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2714e2; op2val:0x4018c28a; op3val:0x7dc766bd; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 992, x18)

inst_125:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2714e2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x18c28a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x4766bd and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d2714e2; op2val:0x4018c28a; op3val:0x7dc766bd; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1000, x18)

inst_126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b6766 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5bd9f5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0575c4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9b6766; op2val:0x3f5bd9f5; op3val:0x7e8575c4; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1008, x18)

inst_127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b6766 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5bd9f5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0575c4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9b6766; op2val:0x3f5bd9f5; op3val:0x7e8575c4; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1016, x18)

inst_128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b6766 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5bd9f5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0575c4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9b6766; op2val:0x3f5bd9f5; op3val:0x7e8575c4; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1024, x18)

inst_129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b6766 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5bd9f5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0575c4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9b6766; op2val:0x3f5bd9f5; op3val:0x7e8575c4; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1032, x18)

inst_130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1b6766 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5bd9f5 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0575c4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9b6766; op2val:0x3f5bd9f5; op3val:0x7e8575c4; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1040, x18)

inst_131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07b0f7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x665f5c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x743713 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f07b0f7; op2val:0x3f665f5c; op3val:0x7ef43713; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1048, x18)

inst_132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07b0f7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x665f5c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x743713 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f07b0f7; op2val:0x3f665f5c; op3val:0x7ef43713; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1056, x18)

inst_133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07b0f7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x665f5c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x743713 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f07b0f7; op2val:0x3f665f5c; op3val:0x7ef43713; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1064, x18)

inst_134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07b0f7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x665f5c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x743713 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f07b0f7; op2val:0x3f665f5c; op3val:0x7ef43713; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1072, x18)

inst_135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07b0f7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x665f5c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x743713 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f07b0f7; op2val:0x3f665f5c; op3val:0x7ef43713; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1080, x18)

inst_136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03993b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b6de6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fcc8b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83993b; op2val:0x401b6de6; op3val:0x7f1fcc8b; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1088, x18)

inst_137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03993b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b6de6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fcc8b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83993b; op2val:0x401b6de6; op3val:0x7f1fcc8b; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1096, x18)

inst_138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03993b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b6de6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fcc8b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83993b; op2val:0x401b6de6; op3val:0x7f1fcc8b; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1104, x18)

inst_139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03993b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b6de6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fcc8b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83993b; op2val:0x401b6de6; op3val:0x7f1fcc8b; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1112, x18)

inst_140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x03993b and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1b6de6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fcc8b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e83993b; op2val:0x401b6de6; op3val:0x7f1fcc8b; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1120, x18)

inst_141:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040be1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36d928 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ca0ea and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040be1; op2val:0x3fb6d928; op3val:0x7f3ca0ea; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1128, x18)

inst_142:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040be1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36d928 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ca0ea and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040be1; op2val:0x3fb6d928; op3val:0x7f3ca0ea; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1136, x18)

inst_143:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040be1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36d928 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ca0ea and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040be1; op2val:0x3fb6d928; op3val:0x7f3ca0ea; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1144, x18)

inst_144:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040be1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36d928 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ca0ea and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040be1; op2val:0x3fb6d928; op3val:0x7f3ca0ea; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1152, x18)

inst_145:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x040be1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x36d928 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3ca0ea and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f040be1; op2val:0x3fb6d928; op3val:0x7f3ca0ea; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1160, x18)

inst_146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16f1ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x24fdc9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x429140 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96f1ee; op2val:0x3fa4fdc9; op3val:0x7ec29140; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1168, x18)

inst_147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16f1ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x24fdc9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x429140 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96f1ee; op2val:0x3fa4fdc9; op3val:0x7ec29140; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1176, x18)

inst_148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16f1ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x24fdc9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x429140 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96f1ee; op2val:0x3fa4fdc9; op3val:0x7ec29140; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1184, x18)

inst_149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16f1ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x24fdc9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x429140 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96f1ee; op2val:0x3fa4fdc9; op3val:0x7ec29140; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1192, x18)

inst_150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16f1ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x24fdc9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x429140 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96f1ee; op2val:0x3fa4fdc9; op3val:0x7ec29140; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1200, x18)

inst_151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3e14a1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57d194 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x203ef1 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebe14a1; op2val:0x3fd7d194; op3val:0x7f203ef1; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1208, x18)

inst_152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3e14a1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57d194 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x203ef1 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebe14a1; op2val:0x3fd7d194; op3val:0x7f203ef1; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1216, x18)

inst_153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3e14a1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57d194 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x203ef1 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebe14a1; op2val:0x3fd7d194; op3val:0x7f203ef1; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1224, x18)

inst_154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3e14a1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57d194 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x203ef1 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebe14a1; op2val:0x3fd7d194; op3val:0x7f203ef1; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1232, x18)

inst_155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3e14a1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57d194 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x203ef1 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ebe14a1; op2val:0x3fd7d194; op3val:0x7f203ef1; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1240, x18)

inst_156:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3b8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x071a05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25f4c8 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3b8f; op2val:0x3f071a05; op3val:0x7ea5f4c8; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1248, x18)

inst_157:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3b8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x071a05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25f4c8 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3b8f; op2val:0x3f071a05; op3val:0x7ea5f4c8; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1256, x18)

inst_158:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3b8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x071a05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25f4c8 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3b8f; op2val:0x3f071a05; op3val:0x7ea5f4c8; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1264, x18)

inst_159:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3b8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x071a05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25f4c8 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3b8f; op2val:0x3f071a05; op3val:0x7ea5f4c8; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1272, x18)

inst_160:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3b8f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x071a05 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25f4c8 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3b8f; op2val:0x3f071a05; op3val:0x7ea5f4c8; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1280, x18)

inst_161:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x337390 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x68e288 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x233f86 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f337390; op2val:0x3de8e288; op3val:0x7da33f86; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1288, x18)

inst_162:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x337390 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x68e288 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x233f86 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f337390; op2val:0x3de8e288; op3val:0x7da33f86; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1296, x18)

inst_163:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x337390 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x68e288 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x233f86 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f337390; op2val:0x3de8e288; op3val:0x7da33f86; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 1304, x18)

inst_164:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x337390 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x68e288 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x233f86 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f337390; op2val:0x3de8e288; op3val:0x7da33f86; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 1312, x18)

inst_165:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x337390 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x68e288 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x233f86 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f337390; op2val:0x3de8e288; op3val:0x7da33f86; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 1320, x18)

inst_166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1180a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2060cd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x364ede and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1180a9; op2val:0x402060cd; op3val:0x7eb64ede; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 1328, x18)

inst_167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1180a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2060cd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x364ede and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1180a9; op2val:0x402060cd; op3val:0x7eb64ede; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 1336, x18)

inst_168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1180a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2060cd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x364ede and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1180a9; op2val:0x402060cd; op3val:0x7eb64ede; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 1344, x18)

inst_169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1180a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2060cd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x364ede and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1180a9; op2val:0x402060cd; op3val:0x7eb64ede; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 1352, x18)
addi x16,x16,2040

inst_170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1180a9 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2060cd and fs3 == 0 and fe3 == 0xfd and fm3 == 0x364ede and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1180a9; op2val:0x402060cd; op3val:0x7eb64ede; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 1360, x18)

inst_171:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0cc05d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x406ebf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x539a54 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0cc05d; op2val:0x3f406ebf; op3val:0x7ed39a54; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 1368, x18)

inst_172:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0cc05d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x406ebf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x539a54 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0cc05d; op2val:0x3f406ebf; op3val:0x7ed39a54; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 1376, x18)

inst_173:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0cc05d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x406ebf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x539a54 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0cc05d; op2val:0x3f406ebf; op3val:0x7ed39a54; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 1384, x18)

inst_174:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0cc05d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x406ebf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x539a54 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0cc05d; op2val:0x3f406ebf; op3val:0x7ed39a54; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 1392, x18)

inst_175:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0cc05d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x406ebf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x539a54 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0cc05d; op2val:0x3f406ebf; op3val:0x7ed39a54; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 1400, x18)

inst_176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x40583a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7afaf3 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x3c92b5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e40583a; op2val:0x3d7afaf3; op3val:0x7c3c92b5; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 1408, x18)

inst_177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x40583a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7afaf3 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x3c92b5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e40583a; op2val:0x3d7afaf3; op3val:0x7c3c92b5; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 1416, x18)

inst_178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x40583a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7afaf3 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x3c92b5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e40583a; op2val:0x3d7afaf3; op3val:0x7c3c92b5; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 1424, x18)

inst_179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x40583a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7afaf3 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x3c92b5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e40583a; op2val:0x3d7afaf3; op3val:0x7c3c92b5; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 1432, x18)

inst_180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x40583a and fs2 == 0 and fe2 == 0x7a and fm2 == 0x7afaf3 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x3c92b5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e40583a; op2val:0x3d7afaf3; op3val:0x7c3c92b5; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 1440, x18)

inst_181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x053f96 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5665b6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x5f3031 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e853f96; op2val:0x3d5665b6; op3val:0x7c5f3031; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 1448, x18)

inst_182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x053f96 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5665b6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x5f3031 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e853f96; op2val:0x3d5665b6; op3val:0x7c5f3031; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 1456, x18)

inst_183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x053f96 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5665b6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x5f3031 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e853f96; op2val:0x3d5665b6; op3val:0x7c5f3031; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 1464, x18)

inst_184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x053f96 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5665b6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x5f3031 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e853f96; op2val:0x3d5665b6; op3val:0x7c5f3031; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 1472, x18)

inst_185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x053f96 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x5665b6 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x5f3031 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e853f96; op2val:0x3d5665b6; op3val:0x7c5f3031; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 1480, x18)

inst_186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4008b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36231f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x08a089 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec008b5; op2val:0x3eb6231f; op3val:0x7e08a089; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 1488, x18)

inst_187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4008b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36231f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x08a089 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec008b5; op2val:0x3eb6231f; op3val:0x7e08a089; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 1496, x18)

inst_188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4008b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36231f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x08a089 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec008b5; op2val:0x3eb6231f; op3val:0x7e08a089; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 1504, x18)

inst_189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4008b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36231f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x08a089 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec008b5; op2val:0x3eb6231f; op3val:0x7e08a089; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 1512, x18)

inst_190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4008b5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x36231f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x08a089 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec008b5; op2val:0x3eb6231f; op3val:0x7e08a089; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 1520, x18)

inst_191:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x11d2db and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437898 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5eb09e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f11d2db; op2val:0x3ec37898; op3val:0x7e5eb09e; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 1528, x18)

inst_192:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x11d2db and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437898 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5eb09e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f11d2db; op2val:0x3ec37898; op3val:0x7e5eb09e; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 1536, x18)

inst_193:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x11d2db and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437898 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5eb09e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f11d2db; op2val:0x3ec37898; op3val:0x7e5eb09e; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 1544, x18)

inst_194:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x11d2db and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437898 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5eb09e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f11d2db; op2val:0x3ec37898; op3val:0x7e5eb09e; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 1552, x18)

inst_195:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x11d2db and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437898 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5eb09e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f11d2db; op2val:0x3ec37898; op3val:0x7e5eb09e; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 1560, x18)

inst_196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9c33 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a4455 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6a3e7f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6f9c33; op2val:0x3f7a4455; op3val:0x7e6a3e7f; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 1568, x18)

inst_197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9c33 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a4455 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6a3e7f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6f9c33; op2val:0x3f7a4455; op3val:0x7e6a3e7f; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 1576, x18)

inst_198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9c33 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a4455 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6a3e7f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6f9c33; op2val:0x3f7a4455; op3val:0x7e6a3e7f; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 1584, x18)

inst_199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9c33 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a4455 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6a3e7f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6f9c33; op2val:0x3f7a4455; op3val:0x7e6a3e7f; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 1592, x18)

inst_200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6f9c33 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7a4455 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x6a3e7f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6f9c33; op2val:0x3f7a4455; op3val:0x7e6a3e7f; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 1600, x18)

inst_201:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x1ac438 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x00288c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1af540 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d1ac438; op2val:0x4080288c; op3val:0x7e1af540; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 1608, x18)

inst_202:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x1ac438 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x00288c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1af540 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d1ac438; op2val:0x4080288c; op3val:0x7e1af540; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 1616, x18)

inst_203:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x1ac438 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x00288c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1af540 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d1ac438; op2val:0x4080288c; op3val:0x7e1af540; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 1624, x18)

inst_204:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x1ac438 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x00288c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1af540 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d1ac438; op2val:0x4080288c; op3val:0x7e1af540; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 1632, x18)

inst_205:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x1ac438 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x00288c and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1af540 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d1ac438; op2val:0x4080288c; op3val:0x7e1af540; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 1640, x18)

inst_206:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x281e10 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ccf3f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77fc5d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da81e10; op2val:0x3fbccf3f; op3val:0x7df7fc5d; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 1648, x18)

inst_207:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x281e10 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ccf3f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77fc5d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da81e10; op2val:0x3fbccf3f; op3val:0x7df7fc5d; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 1656, x18)

inst_208:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x281e10 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ccf3f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77fc5d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da81e10; op2val:0x3fbccf3f; op3val:0x7df7fc5d; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 1664, x18)

inst_209:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x281e10 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ccf3f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77fc5d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da81e10; op2val:0x3fbccf3f; op3val:0x7df7fc5d; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1672, x18)

inst_210:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x281e10 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3ccf3f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77fc5d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da81e10; op2val:0x3fbccf3f; op3val:0x7df7fc5d; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1680, x18)

inst_211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a55da and fs2 == 0 and fe2 == 0x7d and fm2 == 0x67afd9 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x371e74 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca55da; op2val:0x3ee7afd9; op3val:0x7e371e74; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1688, x18)

inst_212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a55da and fs2 == 0 and fe2 == 0x7d and fm2 == 0x67afd9 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x371e74 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca55da; op2val:0x3ee7afd9; op3val:0x7e371e74; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1696, x18)

inst_213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a55da and fs2 == 0 and fe2 == 0x7d and fm2 == 0x67afd9 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x371e74 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca55da; op2val:0x3ee7afd9; op3val:0x7e371e74; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1704, x18)

inst_214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a55da and fs2 == 0 and fe2 == 0x7d and fm2 == 0x67afd9 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x371e74 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca55da; op2val:0x3ee7afd9; op3val:0x7e371e74; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1712, x18)

inst_215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a55da and fs2 == 0 and fe2 == 0x7d and fm2 == 0x67afd9 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x371e74 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca55da; op2val:0x3ee7afd9; op3val:0x7e371e74; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1720, x18)

inst_216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4db75d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7701a9 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x467d41 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4db75d; op2val:0x3ef701a9; op3val:0x7dc67d41; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1728, x18)

inst_217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4db75d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7701a9 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x467d41 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4db75d; op2val:0x3ef701a9; op3val:0x7dc67d41; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1736, x18)

inst_218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4db75d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7701a9 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x467d41 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4db75d; op2val:0x3ef701a9; op3val:0x7dc67d41; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1744, x18)

inst_219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4db75d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7701a9 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x467d41 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4db75d; op2val:0x3ef701a9; op3val:0x7dc67d41; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1752, x18)

inst_220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4db75d and fs2 == 0 and fe2 == 0x7d and fm2 == 0x7701a9 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x467d41 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4db75d; op2val:0x3ef701a9; op3val:0x7dc67d41; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1760, x18)

inst_221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x546069 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x567765 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x31eba5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed46069; op2val:0x3fd67765; op3val:0x7f31eba5; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1768, x18)

inst_222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x546069 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x567765 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x31eba5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed46069; op2val:0x3fd67765; op3val:0x7f31eba5; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1776, x18)

inst_223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x546069 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x567765 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x31eba5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed46069; op2val:0x3fd67765; op3val:0x7f31eba5; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1784, x18)

inst_224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x546069 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x567765 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x31eba5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed46069; op2val:0x3fd67765; op3val:0x7f31eba5; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1792, x18)

inst_225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x546069 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x567765 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x31eba5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed46069; op2val:0x3fd67765; op3val:0x7f31eba5; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1800, x18)

inst_226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e3fc0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f55d0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023bf9 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae3fc0; op2val:0x3f3f55d0; op3val:0x7e823bf9; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1808, x18)

inst_227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e3fc0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f55d0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023bf9 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae3fc0; op2val:0x3f3f55d0; op3val:0x7e823bf9; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1816, x18)

inst_228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e3fc0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f55d0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023bf9 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae3fc0; op2val:0x3f3f55d0; op3val:0x7e823bf9; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1824, x18)

inst_229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e3fc0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f55d0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023bf9 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae3fc0; op2val:0x3f3f55d0; op3val:0x7e823bf9; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1832, x18)

inst_230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e3fc0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3f55d0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023bf9 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae3fc0; op2val:0x3f3f55d0; op3val:0x7e823bf9; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1840, x18)

inst_231:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4caa17 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f3402 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25a71d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4caa17; op2val:0x414f3402; op3val:0x7f25a71d; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1848, x18)

inst_232:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4caa17 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f3402 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25a71d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4caa17; op2val:0x414f3402; op3val:0x7f25a71d; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1856, x18)

inst_233:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4caa17 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f3402 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25a71d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4caa17; op2val:0x414f3402; op3val:0x7f25a71d; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1864, x18)

inst_234:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4caa17 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f3402 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25a71d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4caa17; op2val:0x414f3402; op3val:0x7f25a71d; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1872, x18)

inst_235:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4caa17 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f3402 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25a71d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d4caa17; op2val:0x414f3402; op3val:0x7f25a71d; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1880, x18)

inst_236:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x00a0e6 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2397b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x246559 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d80a0e6; op2val:0x412397b5; op3val:0x7f246559; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1888, x18)

inst_237:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x00a0e6 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2397b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x246559 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d80a0e6; op2val:0x412397b5; op3val:0x7f246559; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1896, x18)

inst_238:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x00a0e6 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2397b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x246559 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d80a0e6; op2val:0x412397b5; op3val:0x7f246559; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1904, x18)

inst_239:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x00a0e6 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2397b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x246559 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d80a0e6; op2val:0x412397b5; op3val:0x7f246559; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1912, x18)

inst_240:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x00a0e6 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2397b5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x246559 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d80a0e6; op2val:0x412397b5; op3val:0x7f246559; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1920, x18)

inst_241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x739ff0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x21bb1a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19e9a5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef39ff0; op2val:0x3fa1bb1a; op3val:0x7f19e9a5; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1928, x18)

inst_242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x739ff0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x21bb1a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19e9a5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef39ff0; op2val:0x3fa1bb1a; op3val:0x7f19e9a5; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1936, x18)

inst_243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x739ff0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x21bb1a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19e9a5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef39ff0; op2val:0x3fa1bb1a; op3val:0x7f19e9a5; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1944, x18)

inst_244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x739ff0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x21bb1a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19e9a5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef39ff0; op2val:0x3fa1bb1a; op3val:0x7f19e9a5; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1952, x18)

inst_245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x739ff0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x21bb1a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19e9a5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef39ff0; op2val:0x3fa1bb1a; op3val:0x7f19e9a5; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1960, x18)

inst_246:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5e74c2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f5469 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3429c3 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5e74c2; op2val:0x414f5469; op3val:0x7f3429c3; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1968, x18)

inst_247:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5e74c2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f5469 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3429c3 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5e74c2; op2val:0x414f5469; op3val:0x7f3429c3; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1976, x18)

inst_248:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5e74c2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f5469 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3429c3 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5e74c2; op2val:0x414f5469; op3val:0x7f3429c3; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 1984, x18)

inst_249:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5e74c2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f5469 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3429c3 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5e74c2; op2val:0x414f5469; op3val:0x7f3429c3; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 1992, x18)

inst_250:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5e74c2 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x4f5469 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3429c3 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5e74c2; op2val:0x414f5469; op3val:0x7f3429c3; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 2000, x18)

inst_251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0422ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e35d1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x23525d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0422ad; op2val:0x3f1e35d1; op3val:0x7ea3525d; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 2008, x18)

inst_252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0422ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e35d1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x23525d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0422ad; op2val:0x3f1e35d1; op3val:0x7ea3525d; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 2016, x18)

inst_253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0422ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e35d1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x23525d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0422ad; op2val:0x3f1e35d1; op3val:0x7ea3525d; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_2)

inst_254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0422ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e35d1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x23525d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0422ad; op2val:0x3f1e35d1; op3val:0x7ea3525d; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 0, x18)

inst_255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0422ad and fs2 == 0 and fe2 == 0x7e and fm2 == 0x1e35d1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x23525d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0422ad; op2val:0x3f1e35d1; op3val:0x7ea3525d; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 8, x18)

inst_256:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0969f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x249d57 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x30b8b0 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8969f8; op2val:0x3f249d57; op3val:0x7d30b8b0; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 16, x18)

inst_257:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0969f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x249d57 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x30b8b0 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8969f8; op2val:0x3f249d57; op3val:0x7d30b8b0; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 24, x18)

inst_258:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0969f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x249d57 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x30b8b0 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8969f8; op2val:0x3f249d57; op3val:0x7d30b8b0; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 32, x18)

inst_259:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0969f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x249d57 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x30b8b0 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8969f8; op2val:0x3f249d57; op3val:0x7d30b8b0; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 40, x18)

inst_260:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x0969f8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x249d57 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x30b8b0 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d8969f8; op2val:0x3f249d57; op3val:0x7d30b8b0; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 48, x18)

inst_261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b1bc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d1f6b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x067aea and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb1bc2; op2val:0x3f9d1f6b; op3val:0x7f067aea; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 56, x18)

inst_262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b1bc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d1f6b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x067aea and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb1bc2; op2val:0x3f9d1f6b; op3val:0x7f067aea; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 64, x18)

inst_263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b1bc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d1f6b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x067aea and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb1bc2; op2val:0x3f9d1f6b; op3val:0x7f067aea; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 72, x18)

inst_264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b1bc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d1f6b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x067aea and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb1bc2; op2val:0x3f9d1f6b; op3val:0x7f067aea; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 80, x18)

inst_265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5b1bc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1d1f6b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x067aea and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edb1bc2; op2val:0x3f9d1f6b; op3val:0x7f067aea; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 88, x18)

inst_266:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x656ddd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x44eb70 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x307b1d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de56ddd; op2val:0x40c4eb70; op3val:0x7f307b1d; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 96, x18)

inst_267:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x656ddd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x44eb70 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x307b1d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de56ddd; op2val:0x40c4eb70; op3val:0x7f307b1d; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 104, x18)

inst_268:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x656ddd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x44eb70 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x307b1d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de56ddd; op2val:0x40c4eb70; op3val:0x7f307b1d; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 112, x18)

inst_269:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x656ddd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x44eb70 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x307b1d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de56ddd; op2val:0x40c4eb70; op3val:0x7f307b1d; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 120, x18)

inst_270:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x656ddd and fs2 == 0 and fe2 == 0x81 and fm2 == 0x44eb70 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x307b1d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de56ddd; op2val:0x40c4eb70; op3val:0x7f307b1d; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 128, x18)

inst_271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3e74 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x21ac9b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x469c99 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3e74; op2val:0x3ea1ac9b; op3val:0x7e469c99; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 136, x18)

inst_272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3e74 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x21ac9b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x469c99 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3e74; op2val:0x3ea1ac9b; op3val:0x7e469c99; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 144, x18)

inst_273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3e74 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x21ac9b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x469c99 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3e74; op2val:0x3ea1ac9b; op3val:0x7e469c99; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 152, x18)

inst_274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3e74 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x21ac9b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x469c99 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3e74; op2val:0x3ea1ac9b; op3val:0x7e469c99; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 160, x18)

inst_275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d3e74 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x21ac9b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x469c99 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d3e74; op2val:0x3ea1ac9b; op3val:0x7e469c99; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 168, x18)

inst_276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x222545 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a2404 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2efdcf and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea22545; op2val:0x400a2404; op3val:0x7f2efdcf; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 176, x18)

inst_277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x222545 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a2404 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2efdcf and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea22545; op2val:0x400a2404; op3val:0x7f2efdcf; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 184, x18)

inst_278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x222545 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a2404 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2efdcf and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea22545; op2val:0x400a2404; op3val:0x7f2efdcf; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 192, x18)

inst_279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x222545 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a2404 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2efdcf and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea22545; op2val:0x400a2404; op3val:0x7f2efdcf; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 200, x18)

inst_280:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x222545 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0a2404 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2efdcf and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea22545; op2val:0x400a2404; op3val:0x7f2efdcf; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 208, x18)

inst_281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4fb3dd and fs2 == 0 and fe2 == 0x7d and fm2 == 0x75453e and fs3 == 0 and fe3 == 0xfb and fm3 == 0x46ff51 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4fb3dd; op2val:0x3ef5453e; op3val:0x7dc6ff51; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 216, x18)

inst_282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4fb3dd and fs2 == 0 and fe2 == 0x7d and fm2 == 0x75453e and fs3 == 0 and fe3 == 0xfb and fm3 == 0x46ff51 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4fb3dd; op2val:0x3ef5453e; op3val:0x7dc6ff51; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 224, x18)

inst_283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4fb3dd and fs2 == 0 and fe2 == 0x7d and fm2 == 0x75453e and fs3 == 0 and fe3 == 0xfb and fm3 == 0x46ff51 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4fb3dd; op2val:0x3ef5453e; op3val:0x7dc6ff51; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 232, x18)

inst_284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4fb3dd and fs2 == 0 and fe2 == 0x7d and fm2 == 0x75453e and fs3 == 0 and fe3 == 0xfb and fm3 == 0x46ff51 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4fb3dd; op2val:0x3ef5453e; op3val:0x7dc6ff51; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 240, x18)

inst_285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4fb3dd and fs2 == 0 and fe2 == 0x7d and fm2 == 0x75453e and fs3 == 0 and fe3 == 0xfb and fm3 == 0x46ff51 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4fb3dd; op2val:0x3ef5453e; op3val:0x7dc6ff51; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 248, x18)

inst_286:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x733ad6 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1d6b90 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x159147 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf33ad6; op2val:0x419d6b90; op3val:0x7f159147; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 256, x18)

inst_287:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x733ad6 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1d6b90 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x159147 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf33ad6; op2val:0x419d6b90; op3val:0x7f159147; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 264, x18)

inst_288:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x733ad6 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1d6b90 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x159147 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf33ad6; op2val:0x419d6b90; op3val:0x7f159147; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 272, x18)

inst_289:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x733ad6 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1d6b90 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x159147 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf33ad6; op2val:0x419d6b90; op3val:0x7f159147; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 280, x18)

inst_290:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x733ad6 and fs2 == 0 and fe2 == 0x83 and fm2 == 0x1d6b90 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x159147 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf33ad6; op2val:0x419d6b90; op3val:0x7f159147; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 288, x18)

inst_291:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x20f102 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22354f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4bf40e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da0f102; op2val:0x4022354f; op3val:0x7e4bf40e; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 296, x18)

inst_292:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x20f102 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22354f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4bf40e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da0f102; op2val:0x4022354f; op3val:0x7e4bf40e; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 304, x18)

inst_293:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x20f102 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22354f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4bf40e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da0f102; op2val:0x4022354f; op3val:0x7e4bf40e; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 312, x18)

inst_294:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x20f102 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22354f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4bf40e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da0f102; op2val:0x4022354f; op3val:0x7e4bf40e; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 320, x18)

inst_295:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x20f102 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x22354f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4bf40e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da0f102; op2val:0x4022354f; op3val:0x7e4bf40e; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 328, x18)

inst_296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x175d9e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1dc428 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a90cc and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f175d9e; op2val:0x3f9dc428; op3val:0x7f3a90cc; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 336, x18)

inst_297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x175d9e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1dc428 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a90cc and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f175d9e; op2val:0x3f9dc428; op3val:0x7f3a90cc; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 344, x18)

inst_298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x175d9e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1dc428 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a90cc and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f175d9e; op2val:0x3f9dc428; op3val:0x7f3a90cc; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 352, x18)

inst_299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x175d9e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1dc428 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a90cc and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f175d9e; op2val:0x3f9dc428; op3val:0x7f3a90cc; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 360, x18)

inst_300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x175d9e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1dc428 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3a90cc and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f175d9e; op2val:0x3f9dc428; op3val:0x7f3a90cc; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 368, x18)

inst_301:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x458055 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x75282b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d22cf and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d458055; op2val:0x4175282b; op3val:0x7f3d22cf; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 376, x18)

inst_302:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x458055 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x75282b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d22cf and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d458055; op2val:0x4175282b; op3val:0x7f3d22cf; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 384, x18)

inst_303:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x458055 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x75282b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d22cf and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d458055; op2val:0x4175282b; op3val:0x7f3d22cf; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 392, x18)

inst_304:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x458055 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x75282b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d22cf and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d458055; op2val:0x4175282b; op3val:0x7f3d22cf; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 400, x18)

inst_305:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x458055 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x75282b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d22cf and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d458055; op2val:0x4175282b; op3val:0x7f3d22cf; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 408, x18)

inst_306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f9686 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x522ef6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x44b56d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef9686; op2val:0x3f522ef6; op3val:0x7ec4b56d; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 416, x18)

inst_307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f9686 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x522ef6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x44b56d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef9686; op2val:0x3f522ef6; op3val:0x7ec4b56d; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 424, x18)

inst_308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f9686 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x522ef6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x44b56d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef9686; op2val:0x3f522ef6; op3val:0x7ec4b56d; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 432, x18)

inst_309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f9686 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x522ef6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x44b56d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef9686; op2val:0x3f522ef6; op3val:0x7ec4b56d; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 440, x18)

inst_310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6f9686 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x522ef6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x44b56d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eef9686; op2val:0x3f522ef6; op3val:0x7ec4b56d; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 448, x18)

inst_311:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x5e30fd and fs2 == 0 and fe2 == 0x83 and fm2 == 0x12aa17 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7e9722 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c5e30fd; op2val:0x4192aa17; op3val:0x7e7e9722; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 456, x18)

inst_312:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x5e30fd and fs2 == 0 and fe2 == 0x83 and fm2 == 0x12aa17 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7e9722 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c5e30fd; op2val:0x4192aa17; op3val:0x7e7e9722; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 464, x18)

inst_313:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x5e30fd and fs2 == 0 and fe2 == 0x83 and fm2 == 0x12aa17 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7e9722 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c5e30fd; op2val:0x4192aa17; op3val:0x7e7e9722; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 472, x18)

inst_314:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x5e30fd and fs2 == 0 and fe2 == 0x83 and fm2 == 0x12aa17 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7e9722 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c5e30fd; op2val:0x4192aa17; op3val:0x7e7e9722; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 480, x18)

inst_315:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x5e30fd and fs2 == 0 and fe2 == 0x83 and fm2 == 0x12aa17 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x7e9722 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c5e30fd; op2val:0x4192aa17; op3val:0x7e7e9722; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 488, x18)

inst_316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54c15a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b83b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2922ca and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed4c15a; op2val:0x3f4b83b8; op3val:0x7ea922ca; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 496, x18)

inst_317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54c15a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b83b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2922ca and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed4c15a; op2val:0x3f4b83b8; op3val:0x7ea922ca; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 504, x18)

inst_318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54c15a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b83b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2922ca and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed4c15a; op2val:0x3f4b83b8; op3val:0x7ea922ca; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 512, x18)

inst_319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54c15a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b83b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2922ca and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed4c15a; op2val:0x3f4b83b8; op3val:0x7ea922ca; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 520, x18)

inst_320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54c15a and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4b83b8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2922ca and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed4c15a; op2val:0x3f4b83b8; op3val:0x7ea922ca; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 528, x18)

inst_321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aa728 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x5d031f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x6f67fd and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0aa728; op2val:0x3cdd031f; op3val:0x7c6f67fd; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 536, x18)

inst_322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aa728 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x5d031f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x6f67fd and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0aa728; op2val:0x3cdd031f; op3val:0x7c6f67fd; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 544, x18)

inst_323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aa728 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x5d031f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x6f67fd and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0aa728; op2val:0x3cdd031f; op3val:0x7c6f67fd; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 552, x18)

inst_324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aa728 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x5d031f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x6f67fd and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0aa728; op2val:0x3cdd031f; op3val:0x7c6f67fd; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 560, x18)

inst_325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0aa728 and fs2 == 0 and fe2 == 0x79 and fm2 == 0x5d031f and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x6f67fd and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0aa728; op2val:0x3cdd031f; op3val:0x7c6f67fd; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 568, x18)

inst_326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1654f7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5049bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x74a0ac and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1654f7; op2val:0x3fd049bc; op3val:0x7e74a0ac; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 576, x18)

inst_327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1654f7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5049bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x74a0ac and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1654f7; op2val:0x3fd049bc; op3val:0x7e74a0ac; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 584, x18)

inst_328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1654f7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5049bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x74a0ac and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1654f7; op2val:0x3fd049bc; op3val:0x7e74a0ac; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 592, x18)

inst_329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1654f7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5049bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x74a0ac and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1654f7; op2val:0x3fd049bc; op3val:0x7e74a0ac; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 600, x18)

inst_330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1654f7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5049bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x74a0ac and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e1654f7; op2val:0x3fd049bc; op3val:0x7e74a0ac; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 608, x18)

inst_331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45fe09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x285f5e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023878 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5fe09; op2val:0x3f285f5e; op3val:0x7e823878; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 616, x18)

inst_332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45fe09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x285f5e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023878 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5fe09; op2val:0x3f285f5e; op3val:0x7e823878; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 624, x18)

inst_333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45fe09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x285f5e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023878 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5fe09; op2val:0x3f285f5e; op3val:0x7e823878; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 632, x18)

inst_334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45fe09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x285f5e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023878 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5fe09; op2val:0x3f285f5e; op3val:0x7e823878; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 640, x18)

inst_335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45fe09 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x285f5e and fs3 == 0 and fe3 == 0xfd and fm3 == 0x023878 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5fe09; op2val:0x3f285f5e; op3val:0x7e823878; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 648, x18)

inst_336:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x780309 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b0a9f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25b451 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df80309; op2val:0x402b0a9f; op3val:0x7ea5b451; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 656, x18)

inst_337:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x780309 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b0a9f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25b451 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df80309; op2val:0x402b0a9f; op3val:0x7ea5b451; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 664, x18)

inst_338:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x780309 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b0a9f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25b451 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df80309; op2val:0x402b0a9f; op3val:0x7ea5b451; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 672, x18)

inst_339:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x780309 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b0a9f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25b451 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df80309; op2val:0x402b0a9f; op3val:0x7ea5b451; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 680, x18)
addi x16,x16,2040

inst_340:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x780309 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b0a9f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x25b451 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7df80309; op2val:0x402b0a9f; op3val:0x7ea5b451; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 688, x18)

inst_341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e0e28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57494f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fd451 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3e0e28; op2val:0x3f57494f; op3val:0x7f1fd451; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 696, x18)

inst_342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e0e28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57494f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fd451 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3e0e28; op2val:0x3f57494f; op3val:0x7f1fd451; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 704, x18)

inst_343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e0e28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57494f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fd451 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3e0e28; op2val:0x3f57494f; op3val:0x7f1fd451; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 712, x18)

inst_344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e0e28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57494f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fd451 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3e0e28; op2val:0x3f57494f; op3val:0x7f1fd451; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 720, x18)

inst_345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e0e28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x57494f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1fd451 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3e0e28; op2val:0x3f57494f; op3val:0x7f1fd451; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 728, x18)

inst_346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18ee3e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c9b1c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b1bae and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98ee3e; op2val:0x3f9c9b1c; op3val:0x7ebb1bae; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 736, x18)

inst_347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18ee3e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c9b1c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b1bae and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98ee3e; op2val:0x3f9c9b1c; op3val:0x7ebb1bae; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 744, x18)

inst_348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18ee3e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c9b1c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b1bae and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98ee3e; op2val:0x3f9c9b1c; op3val:0x7ebb1bae; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 752, x18)

inst_349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18ee3e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c9b1c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b1bae and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98ee3e; op2val:0x3f9c9b1c; op3val:0x7ebb1bae; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 760, x18)

inst_350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18ee3e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1c9b1c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3b1bae and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e98ee3e; op2val:0x3f9c9b1c; op3val:0x7ebb1bae; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 768, x18)

inst_351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x28a4b8 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ace5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36e17b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e28a4b8; op2val:0x408ace5d; op3val:0x7f36e17b; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 776, x18)

inst_352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x28a4b8 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ace5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36e17b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e28a4b8; op2val:0x408ace5d; op3val:0x7f36e17b; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 784, x18)

inst_353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x28a4b8 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ace5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36e17b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e28a4b8; op2val:0x408ace5d; op3val:0x7f36e17b; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 792, x18)

inst_354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x28a4b8 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ace5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36e17b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e28a4b8; op2val:0x408ace5d; op3val:0x7f36e17b; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 800, x18)

inst_355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x28a4b8 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0ace5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36e17b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e28a4b8; op2val:0x408ace5d; op3val:0x7f36e17b; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 808, x18)

inst_356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2980ff and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c483e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x39c4c2 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2980ff; op2val:0x3f8c483e; op3val:0x7f39c4c2; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 816, x18)

inst_357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2980ff and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c483e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x39c4c2 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2980ff; op2val:0x3f8c483e; op3val:0x7f39c4c2; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 824, x18)

inst_358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2980ff and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c483e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x39c4c2 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2980ff; op2val:0x3f8c483e; op3val:0x7f39c4c2; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 832, x18)

inst_359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2980ff and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c483e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x39c4c2 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2980ff; op2val:0x3f8c483e; op3val:0x7f39c4c2; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 840, x18)

inst_360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2980ff and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0c483e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x39c4c2 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2980ff; op2val:0x3f8c483e; op3val:0x7f39c4c2; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 848, x18)

inst_361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d89da and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5dbf76 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5b9da0 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd89da; op2val:0x3e5dbf76; op3val:0x7ddb9da0; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 856, x18)

inst_362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d89da and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5dbf76 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5b9da0 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd89da; op2val:0x3e5dbf76; op3val:0x7ddb9da0; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 864, x18)

inst_363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d89da and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5dbf76 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5b9da0 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd89da; op2val:0x3e5dbf76; op3val:0x7ddb9da0; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 872, x18)

inst_364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d89da and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5dbf76 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5b9da0 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd89da; op2val:0x3e5dbf76; op3val:0x7ddb9da0; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 880, x18)

inst_365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d89da and fs2 == 0 and fe2 == 0x7c and fm2 == 0x5dbf76 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x5b9da0 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efd89da; op2val:0x3e5dbf76; op3val:0x7ddb9da0; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 888, x18)

inst_366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6d3ae1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x145fb2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x097eb9 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ded3ae1; op2val:0x40945fb2; op3val:0x7f097eb9; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 896, x18)

inst_367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6d3ae1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x145fb2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x097eb9 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ded3ae1; op2val:0x40945fb2; op3val:0x7f097eb9; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 904, x18)

inst_368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6d3ae1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x145fb2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x097eb9 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ded3ae1; op2val:0x40945fb2; op3val:0x7f097eb9; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 912, x18)

inst_369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6d3ae1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x145fb2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x097eb9 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ded3ae1; op2val:0x40945fb2; op3val:0x7f097eb9; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 920, x18)

inst_370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6d3ae1 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x145fb2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x097eb9 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ded3ae1; op2val:0x40945fb2; op3val:0x7f097eb9; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 928, x18)

inst_371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x168405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x12771a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2c3aa4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f168405; op2val:0x3f92771a; op3val:0x7f2c3aa4; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 936, x18)

inst_372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x168405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x12771a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2c3aa4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f168405; op2val:0x3f92771a; op3val:0x7f2c3aa4; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 944, x18)

inst_373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x168405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x12771a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2c3aa4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f168405; op2val:0x3f92771a; op3val:0x7f2c3aa4; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 952, x18)

inst_374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x168405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x12771a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2c3aa4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f168405; op2val:0x3f92771a; op3val:0x7f2c3aa4; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 960, x18)

inst_375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x168405 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x12771a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2c3aa4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f168405; op2val:0x3f92771a; op3val:0x7f2c3aa4; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 968, x18)

inst_376:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x60a082 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x127dc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0089e4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d60a082; op2val:0x41127dc4; op3val:0x7f0089e4; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 976, x18)

inst_377:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x60a082 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x127dc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0089e4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d60a082; op2val:0x41127dc4; op3val:0x7f0089e4; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 984, x18)

inst_378:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x60a082 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x127dc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0089e4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d60a082; op2val:0x41127dc4; op3val:0x7f0089e4; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 992, x18)

inst_379:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x60a082 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x127dc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0089e4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d60a082; op2val:0x41127dc4; op3val:0x7f0089e4; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1000, x18)

inst_380:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x60a082 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x127dc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0089e4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d60a082; op2val:0x41127dc4; op3val:0x7f0089e4; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1008, x18)

inst_381:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5edc92 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x544a7b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x38cf80 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5edc92; op2val:0x40544a7b; op3val:0x7e38cf80; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1016, x18)

inst_382:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5edc92 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x544a7b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x38cf80 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5edc92; op2val:0x40544a7b; op3val:0x7e38cf80; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1024, x18)

inst_383:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5edc92 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x544a7b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x38cf80 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5edc92; op2val:0x40544a7b; op3val:0x7e38cf80; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1032, x18)

inst_384:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5edc92 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x544a7b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x38cf80 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5edc92; op2val:0x40544a7b; op3val:0x7e38cf80; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1040, x18)

inst_385:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5edc92 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x544a7b and fs3 == 0 and fe3 == 0xfc and fm3 == 0x38cf80 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d5edc92; op2val:0x40544a7b; op3val:0x7e38cf80; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1048, x18)

inst_386:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3acfb2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x68a6d7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x29c5f9 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbacfb2; op2val:0x4068a6d7; op3val:0x7ea9c5f9; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1056, x18)

inst_387:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3acfb2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x68a6d7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x29c5f9 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbacfb2; op2val:0x4068a6d7; op3val:0x7ea9c5f9; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1064, x18)

inst_388:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3acfb2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x68a6d7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x29c5f9 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbacfb2; op2val:0x4068a6d7; op3val:0x7ea9c5f9; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1072, x18)

inst_389:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3acfb2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x68a6d7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x29c5f9 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbacfb2; op2val:0x4068a6d7; op3val:0x7ea9c5f9; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1080, x18)

inst_390:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3acfb2 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x68a6d7 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x29c5f9 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbacfb2; op2val:0x4068a6d7; op3val:0x7ea9c5f9; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1088, x18)

inst_391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2147aa and fs2 == 0 and fe2 == 0x7c and fm2 == 0x272c67 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x52a373 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2147aa; op2val:0x3e272c67; op3val:0x7dd2a373; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1096, x18)

inst_392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2147aa and fs2 == 0 and fe2 == 0x7c and fm2 == 0x272c67 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x52a373 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2147aa; op2val:0x3e272c67; op3val:0x7dd2a373; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1104, x18)

inst_393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2147aa and fs2 == 0 and fe2 == 0x7c and fm2 == 0x272c67 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x52a373 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2147aa; op2val:0x3e272c67; op3val:0x7dd2a373; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1112, x18)

inst_394:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2147aa and fs2 == 0 and fe2 == 0x7c and fm2 == 0x272c67 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x52a373 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2147aa; op2val:0x3e272c67; op3val:0x7dd2a373; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1120, x18)

inst_395:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2147aa and fs2 == 0 and fe2 == 0x7c and fm2 == 0x272c67 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x52a373 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2147aa; op2val:0x3e272c67; op3val:0x7dd2a373; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1128, x18)

inst_396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56da71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57ca8e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x351b75 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed6da71; op2val:0x3fd7ca8e; op3val:0x7f351b75; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1136, x18)

inst_397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56da71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57ca8e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x351b75 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed6da71; op2val:0x3fd7ca8e; op3val:0x7f351b75; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1144, x18)

inst_398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56da71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57ca8e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x351b75 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed6da71; op2val:0x3fd7ca8e; op3val:0x7f351b75; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1152, x18)

inst_399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56da71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57ca8e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x351b75 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed6da71; op2val:0x3fd7ca8e; op3val:0x7f351b75; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1160, x18)

inst_400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x56da71 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x57ca8e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x351b75 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed6da71; op2val:0x3fd7ca8e; op3val:0x7f351b75; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1168, x18)

inst_401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34e60e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0d1155 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x475deb and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f34e60e; op2val:0x3e8d1155; op3val:0x7e475deb; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1176, x18)

inst_402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34e60e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0d1155 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x475deb and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f34e60e; op2val:0x3e8d1155; op3val:0x7e475deb; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1184, x18)

inst_403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34e60e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0d1155 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x475deb and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f34e60e; op2val:0x3e8d1155; op3val:0x7e475deb; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1192, x18)

inst_404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34e60e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0d1155 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x475deb and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f34e60e; op2val:0x3e8d1155; op3val:0x7e475deb; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1200, x18)

inst_405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34e60e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0d1155 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x475deb and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f34e60e; op2val:0x3e8d1155; op3val:0x7e475deb; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1208, x18)

inst_406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x063ff4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2075c6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x284b78 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f063ff4; op2val:0x3fa075c6; op3val:0x7f284b78; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1216, x18)

inst_407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x063ff4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2075c6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x284b78 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f063ff4; op2val:0x3fa075c6; op3val:0x7f284b78; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1224, x18)

inst_408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x063ff4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2075c6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x284b78 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f063ff4; op2val:0x3fa075c6; op3val:0x7f284b78; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1232, x18)

inst_409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x063ff4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2075c6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x284b78 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f063ff4; op2val:0x3fa075c6; op3val:0x7f284b78; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1240, x18)

inst_410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x063ff4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2075c6 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x284b78 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f063ff4; op2val:0x3fa075c6; op3val:0x7f284b78; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1248, x18)

inst_411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3790e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c192a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34c4a9 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb790e1; op2val:0x3ffc192a; op3val:0x7f34c4a9; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1256, x18)

inst_412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3790e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c192a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34c4a9 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb790e1; op2val:0x3ffc192a; op3val:0x7f34c4a9; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1264, x18)

inst_413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3790e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c192a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34c4a9 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb790e1; op2val:0x3ffc192a; op3val:0x7f34c4a9; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1272, x18)

inst_414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3790e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c192a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34c4a9 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb790e1; op2val:0x3ffc192a; op3val:0x7f34c4a9; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1280, x18)

inst_415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3790e1 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x7c192a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x34c4a9 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb790e1; op2val:0x3ffc192a; op3val:0x7f34c4a9; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1288, x18)

inst_416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db366 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x16e747 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4cc816 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadb366; op2val:0x3f96e747; op3val:0x7eccc816; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1296, x18)

inst_417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db366 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x16e747 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4cc816 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadb366; op2val:0x3f96e747; op3val:0x7eccc816; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1304, x18)

inst_418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db366 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x16e747 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4cc816 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadb366; op2val:0x3f96e747; op3val:0x7eccc816; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 1312, x18)

inst_419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db366 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x16e747 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4cc816 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadb366; op2val:0x3f96e747; op3val:0x7eccc816; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 1320, x18)

inst_420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db366 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x16e747 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4cc816 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eadb366; op2val:0x3f96e747; op3val:0x7eccc816; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 1328, x18)

inst_421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x44ab84 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d20ce and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05011c and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec4ab84; op2val:0x3fad20ce; op3val:0x7f05011c; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 1336, x18)

inst_422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x44ab84 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d20ce and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05011c and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec4ab84; op2val:0x3fad20ce; op3val:0x7f05011c; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 1344, x18)

inst_423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x44ab84 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d20ce and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05011c and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec4ab84; op2val:0x3fad20ce; op3val:0x7f05011c; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 1352, x18)

inst_424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x44ab84 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d20ce and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05011c and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec4ab84; op2val:0x3fad20ce; op3val:0x7f05011c; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 1360, x18)

inst_425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x44ab84 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d20ce and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05011c and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec4ab84; op2val:0x3fad20ce; op3val:0x7f05011c; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 1368, x18)

inst_426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b35f0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x534a7c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4221e4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb35f0; op2val:0x3f534a7c; op3val:0x7ec221e4; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 1376, x18)

inst_427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b35f0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x534a7c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4221e4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb35f0; op2val:0x3f534a7c; op3val:0x7ec221e4; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 1384, x18)

inst_428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b35f0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x534a7c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4221e4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb35f0; op2val:0x3f534a7c; op3val:0x7ec221e4; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 1392, x18)

inst_429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b35f0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x534a7c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4221e4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb35f0; op2val:0x3f534a7c; op3val:0x7ec221e4; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 1400, x18)

inst_430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6b35f0 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x534a7c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4221e4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eeb35f0; op2val:0x3f534a7c; op3val:0x7ec221e4; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 1408, x18)

inst_431:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f329c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78b546 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2a3516 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f329c; op2val:0x3ef8b546; op3val:0x7eaa3516; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 1416, x18)

inst_432:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f329c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78b546 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2a3516 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f329c; op2val:0x3ef8b546; op3val:0x7eaa3516; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 1424, x18)

inst_433:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f329c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78b546 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2a3516 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f329c; op2val:0x3ef8b546; op3val:0x7eaa3516; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 1432, x18)

inst_434:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f329c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78b546 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2a3516 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f329c; op2val:0x3ef8b546; op3val:0x7eaa3516; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 1440, x18)

inst_435:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2f329c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x78b546 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2a3516 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2f329c; op2val:0x3ef8b546; op3val:0x7eaa3516; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 1448, x18)

inst_436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x57b43e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d2d8b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11eb2e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed7b43e; op2val:0x3fad2d8b; op3val:0x7f11eb2e; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 1456, x18)

inst_437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x57b43e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d2d8b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11eb2e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed7b43e; op2val:0x3fad2d8b; op3val:0x7f11eb2e; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 1464, x18)

inst_438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x57b43e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d2d8b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11eb2e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed7b43e; op2val:0x3fad2d8b; op3val:0x7f11eb2e; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 1472, x18)

inst_439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x57b43e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d2d8b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11eb2e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed7b43e; op2val:0x3fad2d8b; op3val:0x7f11eb2e; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 1480, x18)

inst_440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x57b43e and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2d2d8b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x11eb2e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed7b43e; op2val:0x3fad2d8b; op3val:0x7f11eb2e; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 1488, x18)

inst_441:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14462d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x284ddf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42f650 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f14462d; op2val:0x3f284ddf; op3val:0x7ec2f650; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 1496, x18)

inst_442:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14462d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x284ddf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42f650 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f14462d; op2val:0x3f284ddf; op3val:0x7ec2f650; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 1504, x18)

inst_443:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14462d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x284ddf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42f650 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f14462d; op2val:0x3f284ddf; op3val:0x7ec2f650; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 1512, x18)

inst_444:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14462d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x284ddf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42f650 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f14462d; op2val:0x3f284ddf; op3val:0x7ec2f650; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 1520, x18)

inst_445:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14462d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x284ddf and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42f650 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f14462d; op2val:0x3f284ddf; op3val:0x7ec2f650; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 1528, x18)

inst_446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3ed7f8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ea3ff and fs3 == 0 and fe3 == 0xfc and fm3 == 0x54ac1b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3ed7f8; op2val:0x3f8ea3ff; op3val:0x7e54ac1b; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 1536, x18)

inst_447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3ed7f8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ea3ff and fs3 == 0 and fe3 == 0xfc and fm3 == 0x54ac1b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3ed7f8; op2val:0x3f8ea3ff; op3val:0x7e54ac1b; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 1544, x18)

inst_448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3ed7f8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ea3ff and fs3 == 0 and fe3 == 0xfc and fm3 == 0x54ac1b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3ed7f8; op2val:0x3f8ea3ff; op3val:0x7e54ac1b; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 1552, x18)

inst_449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3ed7f8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ea3ff and fs3 == 0 and fe3 == 0xfc and fm3 == 0x54ac1b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3ed7f8; op2val:0x3f8ea3ff; op3val:0x7e54ac1b; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 1560, x18)

inst_450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3ed7f8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ea3ff and fs3 == 0 and fe3 == 0xfc and fm3 == 0x54ac1b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3ed7f8; op2val:0x3f8ea3ff; op3val:0x7e54ac1b; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 1568, x18)

inst_451:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x22fbeb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28f8b9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x572759 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da2fbeb; op2val:0x40a8f8b9; op3val:0x7ed72759; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 1576, x18)

inst_452:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x22fbeb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28f8b9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x572759 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da2fbeb; op2val:0x40a8f8b9; op3val:0x7ed72759; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 1584, x18)

inst_453:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x22fbeb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28f8b9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x572759 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da2fbeb; op2val:0x40a8f8b9; op3val:0x7ed72759; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 1592, x18)

inst_454:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x22fbeb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28f8b9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x572759 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da2fbeb; op2val:0x40a8f8b9; op3val:0x7ed72759; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 1600, x18)

inst_455:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x22fbeb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28f8b9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x572759 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7da2fbeb; op2val:0x40a8f8b9; op3val:0x7ed72759; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 1608, x18)

inst_456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x554a27 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x34bbbd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16948f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed54a27; op2val:0x3fb4bbbd; op3val:0x7f16948f; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 1616, x18)

inst_457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x554a27 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x34bbbd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16948f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed54a27; op2val:0x3fb4bbbd; op3val:0x7f16948f; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 1624, x18)

inst_458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x554a27 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x34bbbd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16948f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed54a27; op2val:0x3fb4bbbd; op3val:0x7f16948f; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 1632, x18)

inst_459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x554a27 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x34bbbd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16948f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed54a27; op2val:0x3fb4bbbd; op3val:0x7f16948f; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 1640, x18)

inst_460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x554a27 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x34bbbd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x16948f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed54a27; op2val:0x3fb4bbbd; op3val:0x7f16948f; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 1648, x18)

inst_461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7a5ab2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4b88d9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x470bbf and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7a5ab2; op2val:0x3fcb88d9; op3val:0x7ec70bbf; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 1656, x18)

inst_462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7a5ab2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4b88d9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x470bbf and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7a5ab2; op2val:0x3fcb88d9; op3val:0x7ec70bbf; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 1664, x18)

inst_463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7a5ab2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4b88d9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x470bbf and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7a5ab2; op2val:0x3fcb88d9; op3val:0x7ec70bbf; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 1672, x18)

inst_464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7a5ab2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4b88d9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x470bbf and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7a5ab2; op2val:0x3fcb88d9; op3val:0x7ec70bbf; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 1680, x18)

inst_465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7a5ab2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4b88d9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x470bbf and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7a5ab2; op2val:0x3fcb88d9; op3val:0x7ec70bbf; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1688, x18)

inst_466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b3cb2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4470eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x55afc7 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b3cb2; op2val:0x3f4470eb; op3val:0x7ed5afc7; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1696, x18)

inst_467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b3cb2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4470eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x55afc7 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b3cb2; op2val:0x3f4470eb; op3val:0x7ed5afc7; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1704, x18)

inst_468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b3cb2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4470eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x55afc7 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b3cb2; op2val:0x3f4470eb; op3val:0x7ed5afc7; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1712, x18)

inst_469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b3cb2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4470eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x55afc7 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b3cb2; op2val:0x3f4470eb; op3val:0x7ed5afc7; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1720, x18)

inst_470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b3cb2 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4470eb and fs3 == 0 and fe3 == 0xfd and fm3 == 0x55afc7 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b3cb2; op2val:0x3f4470eb; op3val:0x7ed5afc7; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1728, x18)

inst_471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x045cbd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2fd438 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35d23f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e045cbd; op2val:0x402fd438; op3val:0x7eb5d23f; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1736, x18)

inst_472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x045cbd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2fd438 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35d23f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e045cbd; op2val:0x402fd438; op3val:0x7eb5d23f; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1744, x18)

inst_473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x045cbd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2fd438 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35d23f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e045cbd; op2val:0x402fd438; op3val:0x7eb5d23f; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1752, x18)

inst_474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x045cbd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2fd438 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35d23f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e045cbd; op2val:0x402fd438; op3val:0x7eb5d23f; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1760, x18)

inst_475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x045cbd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2fd438 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x35d23f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e045cbd; op2val:0x402fd438; op3val:0x7eb5d23f; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1768, x18)

inst_476:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x414a12 and fs2 == 0 and fe2 == 0x86 and fm2 == 0x4b3911 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1970d3 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b414a12; op2val:0x434b3911; op3val:0x7f1970d3; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1776, x18)

inst_477:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x414a12 and fs2 == 0 and fe2 == 0x86 and fm2 == 0x4b3911 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1970d3 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b414a12; op2val:0x434b3911; op3val:0x7f1970d3; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1784, x18)

inst_478:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x414a12 and fs2 == 0 and fe2 == 0x86 and fm2 == 0x4b3911 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1970d3 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b414a12; op2val:0x434b3911; op3val:0x7f1970d3; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1792, x18)

inst_479:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x414a12 and fs2 == 0 and fe2 == 0x86 and fm2 == 0x4b3911 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1970d3 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b414a12; op2val:0x434b3911; op3val:0x7f1970d3; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1800, x18)

inst_480:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x414a12 and fs2 == 0 and fe2 == 0x86 and fm2 == 0x4b3911 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1970d3 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b414a12; op2val:0x434b3911; op3val:0x7f1970d3; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1808, x18)

inst_481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x290209 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5502b1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0ca079 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea90209; op2val:0x3ed502b1; op3val:0x7e0ca079; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1816, x18)

inst_482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x290209 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5502b1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0ca079 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea90209; op2val:0x3ed502b1; op3val:0x7e0ca079; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1824, x18)

inst_483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x290209 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5502b1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0ca079 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea90209; op2val:0x3ed502b1; op3val:0x7e0ca079; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1832, x18)

inst_484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x290209 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5502b1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0ca079 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea90209; op2val:0x3ed502b1; op3val:0x7e0ca079; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1840, x18)

inst_485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x290209 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5502b1 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x0ca079 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea90209; op2val:0x3ed502b1; op3val:0x7e0ca079; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1848, x18)

inst_486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4906ca and fs2 == 0 and fe2 == 0x7a and fm2 == 0x125993 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x65d86c and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec906ca; op2val:0x3d125993; op3val:0x7c65d86c; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1856, x18)

inst_487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4906ca and fs2 == 0 and fe2 == 0x7a and fm2 == 0x125993 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x65d86c and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec906ca; op2val:0x3d125993; op3val:0x7c65d86c; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1864, x18)

inst_488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4906ca and fs2 == 0 and fe2 == 0x7a and fm2 == 0x125993 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x65d86c and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec906ca; op2val:0x3d125993; op3val:0x7c65d86c; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1872, x18)

inst_489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4906ca and fs2 == 0 and fe2 == 0x7a and fm2 == 0x125993 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x65d86c and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec906ca; op2val:0x3d125993; op3val:0x7c65d86c; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1880, x18)

inst_490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4906ca and fs2 == 0 and fe2 == 0x7a and fm2 == 0x125993 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x65d86c and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec906ca; op2val:0x3d125993; op3val:0x7c65d86c; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1888, x18)

inst_491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x40a218 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07b31d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c3884 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec0a218; op2val:0x3f87b31d; op3val:0x7ecc3884; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1896, x18)

inst_492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x40a218 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07b31d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c3884 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec0a218; op2val:0x3f87b31d; op3val:0x7ecc3884; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1904, x18)

inst_493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x40a218 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07b31d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c3884 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec0a218; op2val:0x3f87b31d; op3val:0x7ecc3884; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1912, x18)

inst_494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x40a218 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07b31d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c3884 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec0a218; op2val:0x3f87b31d; op3val:0x7ecc3884; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1920, x18)

inst_495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x40a218 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x07b31d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x4c3884 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec0a218; op2val:0x3f87b31d; op3val:0x7ecc3884; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1928, x18)

inst_496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x218570 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ba263 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3033d3 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea18570; op2val:0x400ba263; op3val:0x7f3033d3; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1936, x18)

inst_497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x218570 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ba263 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3033d3 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea18570; op2val:0x400ba263; op3val:0x7f3033d3; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1944, x18)

inst_498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x218570 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ba263 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3033d3 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea18570; op2val:0x400ba263; op3val:0x7f3033d3; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1952, x18)

inst_499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x218570 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ba263 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3033d3 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea18570; op2val:0x400ba263; op3val:0x7f3033d3; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1960, x18)

inst_500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x218570 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ba263 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3033d3 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea18570; op2val:0x400ba263; op3val:0x7f3033d3; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1968, x18)

inst_501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x600183 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x466c5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2d9ffe and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee00183; op2val:0x3fc66c5d; op3val:0x7f2d9ffe; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1976, x18)

inst_502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x600183 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x466c5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2d9ffe and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee00183; op2val:0x3fc66c5d; op3val:0x7f2d9ffe; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1984, x18)

inst_503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x600183 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x466c5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2d9ffe and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee00183; op2val:0x3fc66c5d; op3val:0x7f2d9ffe; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 1992, x18)

inst_504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x600183 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x466c5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2d9ffe and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee00183; op2val:0x3fc66c5d; op3val:0x7f2d9ffe; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 2000, x18)

inst_505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x600183 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x466c5d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2d9ffe and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee00183; op2val:0x3fc66c5d; op3val:0x7f2d9ffe; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 2008, x18)

inst_506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07da62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25c38c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fef0e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e87da62; op2val:0x3fa5c38c; op3val:0x7eafef0e; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 2016, x18)

inst_507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07da62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25c38c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fef0e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e87da62; op2val:0x3fa5c38c; op3val:0x7eafef0e; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_3)

inst_508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07da62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25c38c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fef0e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e87da62; op2val:0x3fa5c38c; op3val:0x7eafef0e; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 0, x18)

inst_509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07da62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25c38c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fef0e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e87da62; op2val:0x3fa5c38c; op3val:0x7eafef0e; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 8, x18)
addi x16,x16,2040

inst_510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x07da62 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x25c38c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2fef0e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e87da62; op2val:0x3fa5c38c; op3val:0x7eafef0e; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 16, x18)

inst_511:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x495443 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5e2b56 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2eb928 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc95443; op2val:0x40de2b56; op3val:0x7f2eb928; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 24, x18)

inst_512:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x495443 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5e2b56 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2eb928 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc95443; op2val:0x40de2b56; op3val:0x7f2eb928; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 32, x18)

inst_513:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x495443 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5e2b56 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2eb928 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc95443; op2val:0x40de2b56; op3val:0x7f2eb928; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 40, x18)

inst_514:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x495443 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5e2b56 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2eb928 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc95443; op2val:0x40de2b56; op3val:0x7f2eb928; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 48, x18)

inst_515:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x495443 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x5e2b56 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2eb928 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc95443; op2val:0x40de2b56; op3val:0x7f2eb928; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 56, x18)

inst_516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x473131 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ec9ce and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e69b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e473131; op2val:0x3fcec9ce; op3val:0x7ea0e69b; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 64, x18)

inst_517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x473131 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ec9ce and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e69b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e473131; op2val:0x3fcec9ce; op3val:0x7ea0e69b; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 72, x18)

inst_518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x473131 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ec9ce and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e69b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e473131; op2val:0x3fcec9ce; op3val:0x7ea0e69b; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 80, x18)

inst_519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x473131 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ec9ce and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e69b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e473131; op2val:0x3fcec9ce; op3val:0x7ea0e69b; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 88, x18)

inst_520:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x473131 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4ec9ce and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e69b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e473131; op2val:0x3fcec9ce; op3val:0x7ea0e69b; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 96, x18)

inst_521:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x38bbf7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1c0856 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x61311d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e38bbf7; op2val:0x401c0856; op3val:0x7ee1311d; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 104, x18)

inst_522:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x38bbf7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1c0856 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x61311d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e38bbf7; op2val:0x401c0856; op3val:0x7ee1311d; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 112, x18)

inst_523:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x38bbf7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1c0856 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x61311d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e38bbf7; op2val:0x401c0856; op3val:0x7ee1311d; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 120, x18)

inst_524:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x38bbf7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1c0856 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x61311d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e38bbf7; op2val:0x401c0856; op3val:0x7ee1311d; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 128, x18)

inst_525:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x38bbf7 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1c0856 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x61311d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e38bbf7; op2val:0x401c0856; op3val:0x7ee1311d; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 136, x18)

inst_526:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4168bc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x14e7f4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x60ff95 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4168bc; op2val:0x3f94e7f4; op3val:0x7e60ff95; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 144, x18)

inst_527:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4168bc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x14e7f4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x60ff95 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4168bc; op2val:0x3f94e7f4; op3val:0x7e60ff95; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 152, x18)

inst_528:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4168bc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x14e7f4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x60ff95 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4168bc; op2val:0x3f94e7f4; op3val:0x7e60ff95; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 160, x18)

inst_529:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4168bc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x14e7f4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x60ff95 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4168bc; op2val:0x3f94e7f4; op3val:0x7e60ff95; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 168, x18)

inst_530:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4168bc and fs2 == 0 and fe2 == 0x7f and fm2 == 0x14e7f4 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x60ff95 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e4168bc; op2val:0x3f94e7f4; op3val:0x7e60ff95; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 176, x18)

inst_531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1e9f2e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02ca7f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x22149c and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1e9f2e; op2val:0x3e82ca7f; op3val:0x7e22149c; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 184, x18)

inst_532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1e9f2e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02ca7f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x22149c and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1e9f2e; op2val:0x3e82ca7f; op3val:0x7e22149c; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 192, x18)

inst_533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1e9f2e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02ca7f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x22149c and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1e9f2e; op2val:0x3e82ca7f; op3val:0x7e22149c; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 200, x18)

inst_534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1e9f2e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02ca7f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x22149c and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1e9f2e; op2val:0x3e82ca7f; op3val:0x7e22149c; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 208, x18)

inst_535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1e9f2e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x02ca7f and fs3 == 0 and fe3 == 0xfc and fm3 == 0x22149c and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1e9f2e; op2val:0x3e82ca7f; op3val:0x7e22149c; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 216, x18)

inst_536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x269533 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x009bc1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275fe8 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea69533; op2val:0x40009bc1; op3val:0x7f275fe8; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 224, x18)

inst_537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x269533 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x009bc1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275fe8 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea69533; op2val:0x40009bc1; op3val:0x7f275fe8; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 232, x18)

inst_538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x269533 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x009bc1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275fe8 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea69533; op2val:0x40009bc1; op3val:0x7f275fe8; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 240, x18)

inst_539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x269533 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x009bc1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275fe8 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea69533; op2val:0x40009bc1; op3val:0x7f275fe8; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 248, x18)

inst_540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x269533 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x009bc1 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275fe8 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea69533; op2val:0x40009bc1; op3val:0x7f275fe8; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 256, x18)

inst_541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a3505 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62f173 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x334186 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca3505; op2val:0x3fe2f173; op3val:0x7f334186; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 264, x18)

inst_542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a3505 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62f173 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x334186 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca3505; op2val:0x3fe2f173; op3val:0x7f334186; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 272, x18)

inst_543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a3505 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62f173 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x334186 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca3505; op2val:0x3fe2f173; op3val:0x7f334186; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 280, x18)

inst_544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a3505 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62f173 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x334186 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca3505; op2val:0x3fe2f173; op3val:0x7f334186; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 288, x18)

inst_545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a3505 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x62f173 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x334186 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eca3505; op2val:0x3fe2f173; op3val:0x7f334186; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 296, x18)

inst_546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a6931 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2b4da6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x79799d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a6931; op2val:0x3f2b4da6; op3val:0x7ef9799d; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 304, x18)

inst_547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a6931 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2b4da6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x79799d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a6931; op2val:0x3f2b4da6; op3val:0x7ef9799d; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 312, x18)

inst_548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a6931 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2b4da6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x79799d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a6931; op2val:0x3f2b4da6; op3val:0x7ef9799d; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 320, x18)

inst_549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a6931 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2b4da6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x79799d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a6931; op2val:0x3f2b4da6; op3val:0x7ef9799d; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 328, x18)

inst_550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a6931 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2b4da6 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x79799d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a6931; op2val:0x3f2b4da6; op3val:0x7ef9799d; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 336, x18)

inst_551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4930f1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x5eb217 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x2f0468 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc930f1; op2val:0x3ddeb217; op3val:0x7c2f0468; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 344, x18)

inst_552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4930f1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x5eb217 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x2f0468 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc930f1; op2val:0x3ddeb217; op3val:0x7c2f0468; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 352, x18)

inst_553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4930f1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x5eb217 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x2f0468 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc930f1; op2val:0x3ddeb217; op3val:0x7c2f0468; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 360, x18)

inst_554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4930f1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x5eb217 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x2f0468 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc930f1; op2val:0x3ddeb217; op3val:0x7c2f0468; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 368, x18)

inst_555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x4930f1 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x5eb217 and fs3 == 0 and fe3 == 0xf8 and fm3 == 0x2f0468 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc930f1; op2val:0x3ddeb217; op3val:0x7c2f0468; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 376, x18)

inst_556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x068e75 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x486b61 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52af79 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e868e75; op2val:0x3fc86b61; op3val:0x7ed2af79; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 384, x18)

inst_557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x068e75 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x486b61 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52af79 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e868e75; op2val:0x3fc86b61; op3val:0x7ed2af79; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 392, x18)

inst_558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x068e75 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x486b61 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52af79 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e868e75; op2val:0x3fc86b61; op3val:0x7ed2af79; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 400, x18)

inst_559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x068e75 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x486b61 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52af79 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e868e75; op2val:0x3fc86b61; op3val:0x7ed2af79; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 408, x18)

inst_560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x068e75 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x486b61 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x52af79 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e868e75; op2val:0x3fc86b61; op3val:0x7ed2af79; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 416, x18)

inst_561:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c37fe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ba417 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c6419 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c37fe; op2val:0x3f2ba417; op3val:0x7efc6419; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 424, x18)

inst_562:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c37fe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ba417 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c6419 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c37fe; op2val:0x3f2ba417; op3val:0x7efc6419; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 432, x18)

inst_563:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c37fe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ba417 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c6419 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c37fe; op2val:0x3f2ba417; op3val:0x7efc6419; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 440, x18)

inst_564:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c37fe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ba417 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c6419 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c37fe; op2val:0x3f2ba417; op3val:0x7efc6419; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 448, x18)

inst_565:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c37fe and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ba417 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c6419 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c37fe; op2val:0x3f2ba417; op3val:0x7efc6419; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 456, x18)

inst_566:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x608613 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x34efdc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1eb0a4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de08613; op2val:0x40b4efdc; op3val:0x7f1eb0a4; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 464, x18)

inst_567:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x608613 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x34efdc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1eb0a4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de08613; op2val:0x40b4efdc; op3val:0x7f1eb0a4; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 472, x18)

inst_568:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x608613 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x34efdc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1eb0a4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de08613; op2val:0x40b4efdc; op3val:0x7f1eb0a4; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 480, x18)

inst_569:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x608613 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x34efdc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1eb0a4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de08613; op2val:0x40b4efdc; op3val:0x7f1eb0a4; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 488, x18)

inst_570:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x608613 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x34efdc and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1eb0a4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de08613; op2val:0x40b4efdc; op3val:0x7f1eb0a4; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 496, x18)

inst_571:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2dbb49 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x642cc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ad92f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2dbb49; op2val:0x3f642cc4; op3val:0x7f1ad92f; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 504, x18)

inst_572:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2dbb49 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x642cc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ad92f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2dbb49; op2val:0x3f642cc4; op3val:0x7f1ad92f; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 512, x18)

inst_573:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2dbb49 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x642cc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ad92f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2dbb49; op2val:0x3f642cc4; op3val:0x7f1ad92f; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 520, x18)

inst_574:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2dbb49 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x642cc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ad92f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2dbb49; op2val:0x3f642cc4; op3val:0x7f1ad92f; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 528, x18)

inst_575:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2dbb49 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x642cc4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ad92f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2dbb49; op2val:0x3f642cc4; op3val:0x7f1ad92f; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 536, x18)

inst_576:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x432184 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184b7b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x682adf and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc32184; op2val:0x3f984b7b; op3val:0x7de82adf; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 544, x18)

inst_577:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x432184 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184b7b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x682adf and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc32184; op2val:0x3f984b7b; op3val:0x7de82adf; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 552, x18)

inst_578:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x432184 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184b7b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x682adf and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc32184; op2val:0x3f984b7b; op3val:0x7de82adf; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 560, x18)

inst_579:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x432184 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184b7b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x682adf and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc32184; op2val:0x3f984b7b; op3val:0x7de82adf; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 568, x18)

inst_580:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x432184 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184b7b and fs3 == 0 and fe3 == 0xfb and fm3 == 0x682adf and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc32184; op2val:0x3f984b7b; op3val:0x7de82adf; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 576, x18)

inst_581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b294d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x702ea5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x029014 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b294d; op2val:0x3e702ea5; op3val:0x7e029014; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 584, x18)

inst_582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b294d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x702ea5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x029014 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b294d; op2val:0x3e702ea5; op3val:0x7e029014; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 592, x18)

inst_583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b294d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x702ea5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x029014 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b294d; op2val:0x3e702ea5; op3val:0x7e029014; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 600, x18)

inst_584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b294d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x702ea5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x029014 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b294d; op2val:0x3e702ea5; op3val:0x7e029014; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 608, x18)

inst_585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b294d and fs2 == 0 and fe2 == 0x7c and fm2 == 0x702ea5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x029014 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b294d; op2val:0x3e702ea5; op3val:0x7e029014; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 616, x18)

inst_586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a21ed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x16f6d0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35c8f6 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9a21ed; op2val:0x4016f6d0; op3val:0x7f35c8f6; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 624, x18)

inst_587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a21ed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x16f6d0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35c8f6 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9a21ed; op2val:0x4016f6d0; op3val:0x7f35c8f6; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 632, x18)

inst_588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a21ed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x16f6d0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35c8f6 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9a21ed; op2val:0x4016f6d0; op3val:0x7f35c8f6; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 640, x18)

inst_589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a21ed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x16f6d0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35c8f6 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9a21ed; op2val:0x4016f6d0; op3val:0x7f35c8f6; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 648, x18)

inst_590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1a21ed and fs2 == 0 and fe2 == 0x80 and fm2 == 0x16f6d0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35c8f6 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9a21ed; op2val:0x4016f6d0; op3val:0x7f35c8f6; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 656, x18)

inst_591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a8ee5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5094c0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x180081 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a8ee5; op2val:0x3ed094c0; op3val:0x7e980081; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 664, x18)

inst_592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a8ee5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5094c0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x180081 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a8ee5; op2val:0x3ed094c0; op3val:0x7e980081; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 672, x18)

inst_593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a8ee5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5094c0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x180081 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a8ee5; op2val:0x3ed094c0; op3val:0x7e980081; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 680, x18)

inst_594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a8ee5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5094c0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x180081 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a8ee5; op2val:0x3ed094c0; op3val:0x7e980081; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 688, x18)

inst_595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3a8ee5 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x5094c0 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x180081 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3a8ee5; op2val:0x3ed094c0; op3val:0x7e980081; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 696, x18)

inst_596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7f5f89 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a22b0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19c214 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7f5f89; op2val:0x401a22b0; op3val:0x7f19c214; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 704, x18)

inst_597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7f5f89 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a22b0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19c214 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7f5f89; op2val:0x401a22b0; op3val:0x7f19c214; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 712, x18)

inst_598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7f5f89 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a22b0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19c214 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7f5f89; op2val:0x401a22b0; op3val:0x7f19c214; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 720, x18)

inst_599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7f5f89 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a22b0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19c214 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7f5f89; op2val:0x401a22b0; op3val:0x7f19c214; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 728, x18)

inst_600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7f5f89 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1a22b0 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19c214 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7f5f89; op2val:0x401a22b0; op3val:0x7f19c214; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 736, x18)

inst_601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x091acb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0d73d3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x178395 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e091acb; op2val:0x408d73d3; op3val:0x7f178395; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 744, x18)

inst_602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x091acb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0d73d3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x178395 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e091acb; op2val:0x408d73d3; op3val:0x7f178395; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 752, x18)

inst_603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x091acb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0d73d3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x178395 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e091acb; op2val:0x408d73d3; op3val:0x7f178395; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 760, x18)

inst_604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x091acb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0d73d3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x178395 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e091acb; op2val:0x408d73d3; op3val:0x7f178395; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 768, x18)

inst_605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x091acb and fs2 == 0 and fe2 == 0x81 and fm2 == 0x0d73d3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x178395 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e091acb; op2val:0x408d73d3; op3val:0x7f178395; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 776, x18)

inst_606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1006e7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x232351 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x379087 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1006e7; op2val:0x3f232351; op3val:0x7eb79087; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 784, x18)

inst_607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1006e7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x232351 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x379087 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1006e7; op2val:0x3f232351; op3val:0x7eb79087; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 792, x18)

inst_608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1006e7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x232351 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x379087 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1006e7; op2val:0x3f232351; op3val:0x7eb79087; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 800, x18)

inst_609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1006e7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x232351 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x379087 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1006e7; op2val:0x3f232351; op3val:0x7eb79087; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 808, x18)

inst_610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1006e7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x232351 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x379087 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1006e7; op2val:0x3f232351; op3val:0x7eb79087; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 816, x18)

inst_611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ead5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5c215d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1633bf and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ead5d; op2val:0x3f5c215d; op3val:0x7f1633bf; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 824, x18)

inst_612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ead5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5c215d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1633bf and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ead5d; op2val:0x3f5c215d; op3val:0x7f1633bf; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 832, x18)

inst_613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ead5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5c215d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1633bf and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ead5d; op2val:0x3f5c215d; op3val:0x7f1633bf; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 840, x18)

inst_614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ead5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5c215d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1633bf and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ead5d; op2val:0x3f5c215d; op3val:0x7f1633bf; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 848, x18)

inst_615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2ead5d and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5c215d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1633bf and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2ead5d; op2val:0x3f5c215d; op3val:0x7f1633bf; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 856, x18)

inst_616:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x023841 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x795742 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7daa35 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d823841; op2val:0x40f95742; op3val:0x7efdaa35; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 864, x18)

inst_617:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x023841 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x795742 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7daa35 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d823841; op2val:0x40f95742; op3val:0x7efdaa35; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 872, x18)

inst_618:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x023841 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x795742 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7daa35 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d823841; op2val:0x40f95742; op3val:0x7efdaa35; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 880, x18)

inst_619:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x023841 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x795742 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7daa35 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d823841; op2val:0x40f95742; op3val:0x7efdaa35; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 888, x18)

inst_620:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x023841 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x795742 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7daa35 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d823841; op2val:0x40f95742; op3val:0x7efdaa35; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 896, x18)

inst_621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7abe59 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cc009 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x198816 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efabe59; op2val:0x3f9cc009; op3val:0x7f198816; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 904, x18)

inst_622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7abe59 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cc009 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x198816 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efabe59; op2val:0x3f9cc009; op3val:0x7f198816; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 912, x18)

inst_623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7abe59 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cc009 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x198816 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efabe59; op2val:0x3f9cc009; op3val:0x7f198816; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 920, x18)

inst_624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7abe59 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cc009 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x198816 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efabe59; op2val:0x3f9cc009; op3val:0x7f198816; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 928, x18)

inst_625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7abe59 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1cc009 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x198816 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7efabe59; op2val:0x3f9cc009; op3val:0x7f198816; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 936, x18)

inst_626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x215d15 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x120cac and fs3 == 0 and fe3 == 0xfd and fm3 == 0x381e27 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f215d15; op2val:0x3f120cac; op3val:0x7eb81e27; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 944, x18)

inst_627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x215d15 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x120cac and fs3 == 0 and fe3 == 0xfd and fm3 == 0x381e27 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f215d15; op2val:0x3f120cac; op3val:0x7eb81e27; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 952, x18)

inst_628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x215d15 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x120cac and fs3 == 0 and fe3 == 0xfd and fm3 == 0x381e27 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f215d15; op2val:0x3f120cac; op3val:0x7eb81e27; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 960, x18)

inst_629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x215d15 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x120cac and fs3 == 0 and fe3 == 0xfd and fm3 == 0x381e27 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f215d15; op2val:0x3f120cac; op3val:0x7eb81e27; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 968, x18)

inst_630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x215d15 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x120cac and fs3 == 0 and fe3 == 0xfd and fm3 == 0x381e27 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f215d15; op2val:0x3f120cac; op3val:0x7eb81e27; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 976, x18)

inst_631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6fa438 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x38a8b3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cdbf4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eefa438; op2val:0x3fb8a8b3; op3val:0x7f2cdbf4; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 984, x18)

inst_632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6fa438 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x38a8b3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cdbf4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eefa438; op2val:0x3fb8a8b3; op3val:0x7f2cdbf4; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 992, x18)

inst_633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6fa438 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x38a8b3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cdbf4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eefa438; op2val:0x3fb8a8b3; op3val:0x7f2cdbf4; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 1000, x18)

inst_634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6fa438 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x38a8b3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cdbf4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eefa438; op2val:0x3fb8a8b3; op3val:0x7f2cdbf4; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 1008, x18)

inst_635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6fa438 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x38a8b3 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2cdbf4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eefa438; op2val:0x3fb8a8b3; op3val:0x7f2cdbf4; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1016, x18)

inst_636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x171200 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04fd3a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1cf56f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e171200; op2val:0x3f84fd3a; op3val:0x7e1cf56f; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1024, x18)

inst_637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x171200 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04fd3a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1cf56f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e171200; op2val:0x3f84fd3a; op3val:0x7e1cf56f; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1032, x18)

inst_638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x171200 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04fd3a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1cf56f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e171200; op2val:0x3f84fd3a; op3val:0x7e1cf56f; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1040, x18)

inst_639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x171200 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04fd3a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1cf56f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e171200; op2val:0x3f84fd3a; op3val:0x7e1cf56f; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1048, x18)

inst_640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x171200 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04fd3a and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1cf56f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e171200; op2val:0x3f84fd3a; op3val:0x7e1cf56f; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1056, x18)

inst_641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2950a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03b4cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2e37b3 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2950a7; op2val:0x3f83b4cc; op3val:0x7e2e37b3; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1064, x18)

inst_642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2950a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03b4cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2e37b3 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2950a7; op2val:0x3f83b4cc; op3val:0x7e2e37b3; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1072, x18)

inst_643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2950a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03b4cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2e37b3 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2950a7; op2val:0x3f83b4cc; op3val:0x7e2e37b3; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1080, x18)

inst_644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2950a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03b4cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2e37b3 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2950a7; op2val:0x3f83b4cc; op3val:0x7e2e37b3; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1088, x18)

inst_645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2950a7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x03b4cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2e37b3 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2950a7; op2val:0x3f83b4cc; op3val:0x7e2e37b3; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1096, x18)

inst_646:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x375c30 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437d92 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c052a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f375c30; op2val:0x3ec37d92; op3val:0x7e8c052a; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1104, x18)

inst_647:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x375c30 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437d92 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c052a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f375c30; op2val:0x3ec37d92; op3val:0x7e8c052a; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1112, x18)

inst_648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x375c30 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437d92 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c052a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f375c30; op2val:0x3ec37d92; op3val:0x7e8c052a; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1120, x18)

inst_649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x375c30 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437d92 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c052a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f375c30; op2val:0x3ec37d92; op3val:0x7e8c052a; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1128, x18)

inst_650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x375c30 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x437d92 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c052a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f375c30; op2val:0x3ec37d92; op3val:0x7e8c052a; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1136, x18)

inst_651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33e876 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06f814 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3db40b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f33e876; op2val:0x3f86f814; op3val:0x7f3db40b; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1144, x18)

inst_652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33e876 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06f814 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3db40b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f33e876; op2val:0x3f86f814; op3val:0x7f3db40b; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1152, x18)

inst_653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33e876 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06f814 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3db40b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f33e876; op2val:0x3f86f814; op3val:0x7f3db40b; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1160, x18)

inst_654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33e876 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06f814 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3db40b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f33e876; op2val:0x3f86f814; op3val:0x7f3db40b; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1168, x18)

inst_655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33e876 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06f814 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3db40b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f33e876; op2val:0x3f86f814; op3val:0x7f3db40b; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1176, x18)

inst_656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37a6a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6f63f4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bbc44 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37a6a0; op2val:0x3eef63f4; op3val:0x7eabbc44; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1184, x18)

inst_657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37a6a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6f63f4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bbc44 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37a6a0; op2val:0x3eef63f4; op3val:0x7eabbc44; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1192, x18)

inst_658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37a6a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6f63f4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bbc44 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37a6a0; op2val:0x3eef63f4; op3val:0x7eabbc44; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1200, x18)

inst_659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37a6a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6f63f4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bbc44 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37a6a0; op2val:0x3eef63f4; op3val:0x7eabbc44; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1208, x18)

inst_660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37a6a0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6f63f4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2bbc44 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37a6a0; op2val:0x3eef63f4; op3val:0x7eabbc44; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1216, x18)

inst_661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x470bc0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b028e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x04f6d6 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e470bc0; op2val:0x402b028e; op3val:0x7f04f6d6; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1224, x18)

inst_662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x470bc0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b028e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x04f6d6 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e470bc0; op2val:0x402b028e; op3val:0x7f04f6d6; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1232, x18)

inst_663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x470bc0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b028e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x04f6d6 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e470bc0; op2val:0x402b028e; op3val:0x7f04f6d6; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1240, x18)

inst_664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x470bc0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b028e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x04f6d6 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e470bc0; op2val:0x402b028e; op3val:0x7f04f6d6; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1248, x18)

inst_665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x470bc0 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2b028e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x04f6d6 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e470bc0; op2val:0x402b028e; op3val:0x7f04f6d6; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1256, x18)

inst_666:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2ba537 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x200701 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5697ea and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7caba537; op2val:0x41200701; op3val:0x7e5697ea; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1264, x18)

inst_667:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2ba537 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x200701 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5697ea and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7caba537; op2val:0x41200701; op3val:0x7e5697ea; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1272, x18)

inst_668:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2ba537 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x200701 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5697ea and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7caba537; op2val:0x41200701; op3val:0x7e5697ea; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1280, x18)

inst_669:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2ba537 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x200701 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5697ea and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7caba537; op2val:0x41200701; op3val:0x7e5697ea; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1288, x18)

inst_670:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x2ba537 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x200701 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5697ea and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7caba537; op2val:0x41200701; op3val:0x7e5697ea; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1296, x18)

inst_671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x088938 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x26ec21 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x320dd5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e888938; op2val:0x3da6ec21; op3val:0x7cb20dd5; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1304, x18)

inst_672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x088938 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x26ec21 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x320dd5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e888938; op2val:0x3da6ec21; op3val:0x7cb20dd5; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 1312, x18)

inst_673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x088938 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x26ec21 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x320dd5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e888938; op2val:0x3da6ec21; op3val:0x7cb20dd5; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 1320, x18)

inst_674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x088938 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x26ec21 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x320dd5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e888938; op2val:0x3da6ec21; op3val:0x7cb20dd5; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 1328, x18)

inst_675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x088938 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x26ec21 and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x320dd5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e888938; op2val:0x3da6ec21; op3val:0x7cb20dd5; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 1336, x18)

inst_676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e22cb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x121c20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46c5f4 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2e22cb; op2val:0x40121c20; op3val:0x7ec6c5f4; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 1344, x18)

inst_677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e22cb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x121c20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46c5f4 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2e22cb; op2val:0x40121c20; op3val:0x7ec6c5f4; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 1352, x18)

inst_678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e22cb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x121c20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46c5f4 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2e22cb; op2val:0x40121c20; op3val:0x7ec6c5f4; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 1360, x18)

inst_679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e22cb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x121c20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46c5f4 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2e22cb; op2val:0x40121c20; op3val:0x7ec6c5f4; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 1368, x18)
addi x16,x16,2040

inst_680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e22cb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x121c20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x46c5f4 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e2e22cb; op2val:0x40121c20; op3val:0x7ec6c5f4; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 1376, x18)

inst_681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d1eb3 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x67748e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e0e3c and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d1eb3; op2val:0x3f67748e; op3val:0x7f0e0e3c; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 1384, x18)

inst_682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d1eb3 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x67748e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e0e3c and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d1eb3; op2val:0x3f67748e; op3val:0x7f0e0e3c; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 1392, x18)

inst_683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d1eb3 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x67748e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e0e3c and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d1eb3; op2val:0x3f67748e; op3val:0x7f0e0e3c; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 1400, x18)

inst_684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d1eb3 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x67748e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e0e3c and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d1eb3; op2val:0x3f67748e; op3val:0x7f0e0e3c; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 1408, x18)

inst_685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d1eb3 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x67748e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0e0e3c and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d1eb3; op2val:0x3f67748e; op3val:0x7f0e0e3c; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 1416, x18)

inst_686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23b468 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7205fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ac45f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23b468; op2val:0x3f7205fd; op3val:0x7f1ac45f; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 1424, x18)

inst_687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23b468 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7205fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ac45f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23b468; op2val:0x3f7205fd; op3val:0x7f1ac45f; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 1432, x18)

inst_688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23b468 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7205fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ac45f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23b468; op2val:0x3f7205fd; op3val:0x7f1ac45f; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 1440, x18)

inst_689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23b468 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7205fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ac45f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23b468; op2val:0x3f7205fd; op3val:0x7f1ac45f; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 1448, x18)

inst_690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x23b468 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x7205fd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ac45f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f23b468; op2val:0x3f7205fd; op3val:0x7f1ac45f; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 1456, x18)

inst_691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1bcf66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b5a50 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d1b15 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1bcf66; op2val:0x3f9b5a50; op3val:0x7f3d1b15; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 1464, x18)

inst_692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1bcf66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b5a50 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d1b15 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1bcf66; op2val:0x3f9b5a50; op3val:0x7f3d1b15; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 1472, x18)

inst_693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1bcf66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b5a50 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d1b15 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1bcf66; op2val:0x3f9b5a50; op3val:0x7f3d1b15; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 1480, x18)

inst_694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1bcf66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b5a50 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d1b15 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1bcf66; op2val:0x3f9b5a50; op3val:0x7f3d1b15; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 1488, x18)

inst_695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1bcf66 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x1b5a50 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3d1b15 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1bcf66; op2val:0x3f9b5a50; op3val:0x7f3d1b15; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 1496, x18)

inst_696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7d2ec5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d33bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b4bc6 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7d2ec5; op2val:0x3f2d33bc; op3val:0x7e2b4bc6; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 1504, x18)

inst_697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7d2ec5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d33bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b4bc6 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7d2ec5; op2val:0x3f2d33bc; op3val:0x7e2b4bc6; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 1512, x18)

inst_698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7d2ec5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d33bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b4bc6 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7d2ec5; op2val:0x3f2d33bc; op3val:0x7e2b4bc6; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 1520, x18)

inst_699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7d2ec5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d33bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b4bc6 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7d2ec5; op2val:0x3f2d33bc; op3val:0x7e2b4bc6; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 1528, x18)

inst_700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7d2ec5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2d33bc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b4bc6 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7d2ec5; op2val:0x3f2d33bc; op3val:0x7e2b4bc6; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 1536, x18)

inst_701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4c83f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b3bb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15941a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecc83f6; op2val:0x3fbb3bb8; op3val:0x7f15941a; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 1544, x18)

inst_702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4c83f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b3bb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15941a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecc83f6; op2val:0x3fbb3bb8; op3val:0x7f15941a; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 1552, x18)

inst_703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4c83f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b3bb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15941a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecc83f6; op2val:0x3fbb3bb8; op3val:0x7f15941a; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 1560, x18)

inst_704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4c83f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b3bb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15941a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecc83f6; op2val:0x3fbb3bb8; op3val:0x7f15941a; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 1568, x18)

inst_705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4c83f6 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3b3bb8 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15941a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecc83f6; op2val:0x3fbb3bb8; op3val:0x7f15941a; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 1576, x18)

inst_706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0049cc and fs2 == 0 and fe2 == 0x81 and fm2 == 0x13e107 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14364a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0049cc; op2val:0x4093e107; op3val:0x7f14364a; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 1584, x18)

inst_707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0049cc and fs2 == 0 and fe2 == 0x81 and fm2 == 0x13e107 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14364a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0049cc; op2val:0x4093e107; op3val:0x7f14364a; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 1592, x18)

inst_708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0049cc and fs2 == 0 and fe2 == 0x81 and fm2 == 0x13e107 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14364a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0049cc; op2val:0x4093e107; op3val:0x7f14364a; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 1600, x18)

inst_709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0049cc and fs2 == 0 and fe2 == 0x81 and fm2 == 0x13e107 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14364a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0049cc; op2val:0x4093e107; op3val:0x7f14364a; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 1608, x18)

inst_710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0049cc and fs2 == 0 and fe2 == 0x81 and fm2 == 0x13e107 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x14364a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0049cc; op2val:0x4093e107; op3val:0x7f14364a; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 1616, x18)

inst_711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x488955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x33c213 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cd00e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e488955; op2val:0x3fb3c213; op3val:0x7e8cd00e; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 1624, x18)

inst_712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x488955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x33c213 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cd00e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e488955; op2val:0x3fb3c213; op3val:0x7e8cd00e; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 1632, x18)

inst_713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x488955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x33c213 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cd00e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e488955; op2val:0x3fb3c213; op3val:0x7e8cd00e; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 1640, x18)

inst_714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x488955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x33c213 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cd00e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e488955; op2val:0x3fb3c213; op3val:0x7e8cd00e; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 1648, x18)

inst_715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x488955 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x33c213 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0cd00e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e488955; op2val:0x3fb3c213; op3val:0x7e8cd00e; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 1656, x18)

inst_716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x25c226 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4e711a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ab76 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f25c226; op2val:0x3f4e711a; op3val:0x7f05ab76; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 1664, x18)

inst_717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x25c226 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4e711a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ab76 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f25c226; op2val:0x3f4e711a; op3val:0x7f05ab76; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 1672, x18)

inst_718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x25c226 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4e711a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ab76 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f25c226; op2val:0x3f4e711a; op3val:0x7f05ab76; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 1680, x18)

inst_719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x25c226 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4e711a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ab76 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f25c226; op2val:0x3f4e711a; op3val:0x7f05ab76; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1688, x18)

inst_720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x25c226 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x4e711a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x05ab76 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f25c226; op2val:0x3f4e711a; op3val:0x7f05ab76; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1696, x18)

inst_721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4acb44 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6d29cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bdf4a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecacb44; op2val:0x3fed29cb; op3val:0x7f3bdf4a; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1704, x18)

inst_722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4acb44 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6d29cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bdf4a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecacb44; op2val:0x3fed29cb; op3val:0x7f3bdf4a; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1712, x18)

inst_723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4acb44 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6d29cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bdf4a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecacb44; op2val:0x3fed29cb; op3val:0x7f3bdf4a; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1720, x18)

inst_724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4acb44 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6d29cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bdf4a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecacb44; op2val:0x3fed29cb; op3val:0x7f3bdf4a; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1728, x18)

inst_725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4acb44 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6d29cb and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bdf4a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecacb44; op2val:0x3fed29cb; op3val:0x7f3bdf4a; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1736, x18)

inst_726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x509405 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4bec9d and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x262628 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed09405; op2val:0x3d4bec9d; op3val:0x7ca62628; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1744, x18)

inst_727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x509405 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4bec9d and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x262628 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed09405; op2val:0x3d4bec9d; op3val:0x7ca62628; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1752, x18)

inst_728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x509405 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4bec9d and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x262628 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed09405; op2val:0x3d4bec9d; op3val:0x7ca62628; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1760, x18)

inst_729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x509405 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4bec9d and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x262628 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed09405; op2val:0x3d4bec9d; op3val:0x7ca62628; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1768, x18)

inst_730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x509405 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x4bec9d and fs3 == 0 and fe3 == 0xf9 and fm3 == 0x262628 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed09405; op2val:0x3d4bec9d; op3val:0x7ca62628; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1776, x18)

inst_731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4ad9d0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0e173c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x612e76 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecad9d0; op2val:0x3e8e173c; op3val:0x7de12e76; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1784, x18)

inst_732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4ad9d0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0e173c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x612e76 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecad9d0; op2val:0x3e8e173c; op3val:0x7de12e76; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1792, x18)

inst_733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4ad9d0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0e173c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x612e76 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecad9d0; op2val:0x3e8e173c; op3val:0x7de12e76; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1800, x18)

inst_734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4ad9d0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0e173c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x612e76 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecad9d0; op2val:0x3e8e173c; op3val:0x7de12e76; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1808, x18)

inst_735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4ad9d0 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x0e173c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x612e76 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecad9d0; op2val:0x3e8e173c; op3val:0x7de12e76; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1816, x18)

inst_736:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0de66d and fs2 == 0 and fe2 == 0x84 and fm2 == 0x24b40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3696d7 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8de66d; op2val:0x4224b40d; op3val:0x7f3696d7; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1824, x18)

inst_737:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0de66d and fs2 == 0 and fe2 == 0x84 and fm2 == 0x24b40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3696d7 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8de66d; op2val:0x4224b40d; op3val:0x7f3696d7; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1832, x18)

inst_738:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0de66d and fs2 == 0 and fe2 == 0x84 and fm2 == 0x24b40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3696d7 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8de66d; op2val:0x4224b40d; op3val:0x7f3696d7; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1840, x18)

inst_739:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0de66d and fs2 == 0 and fe2 == 0x84 and fm2 == 0x24b40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3696d7 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8de66d; op2val:0x4224b40d; op3val:0x7f3696d7; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1848, x18)

inst_740:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0de66d and fs2 == 0 and fe2 == 0x84 and fm2 == 0x24b40d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3696d7 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8de66d; op2val:0x4224b40d; op3val:0x7f3696d7; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1856, x18)

inst_741:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f23e5 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x47728f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77f83d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f23e5; op2val:0x3e47728f; op3val:0x7df7f83d; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1864, x18)

inst_742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f23e5 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x47728f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77f83d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f23e5; op2val:0x3e47728f; op3val:0x7df7f83d; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1872, x18)

inst_743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f23e5 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x47728f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77f83d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f23e5; op2val:0x3e47728f; op3val:0x7df7f83d; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1880, x18)

inst_744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f23e5 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x47728f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77f83d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f23e5; op2val:0x3e47728f; op3val:0x7df7f83d; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1888, x18)

inst_745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1f23e5 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x47728f and fs3 == 0 and fe3 == 0xfb and fm3 == 0x77f83d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1f23e5; op2val:0x3e47728f; op3val:0x7df7f83d; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1896, x18)

inst_746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x039278 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45d015 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4b5552 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e839278; op2val:0x3f45d015; op3val:0x7e4b5552; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1904, x18)

inst_747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x039278 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45d015 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4b5552 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e839278; op2val:0x3f45d015; op3val:0x7e4b5552; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1912, x18)

inst_748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x039278 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45d015 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4b5552 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e839278; op2val:0x3f45d015; op3val:0x7e4b5552; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1920, x18)

inst_749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x039278 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45d015 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4b5552 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e839278; op2val:0x3f45d015; op3val:0x7e4b5552; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1928, x18)

inst_750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x039278 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x45d015 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x4b5552 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e839278; op2val:0x3f45d015; op3val:0x7e4b5552; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1936, x18)

inst_751:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x03eb38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184c25 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1cf5cd and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d83eb38; op2val:0x3f984c25; op3val:0x7d9cf5cd; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1944, x18)

inst_752:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x03eb38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184c25 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1cf5cd and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d83eb38; op2val:0x3f984c25; op3val:0x7d9cf5cd; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1952, x18)

inst_753:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x03eb38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184c25 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1cf5cd and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d83eb38; op2val:0x3f984c25; op3val:0x7d9cf5cd; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1960, x18)

inst_754:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x03eb38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184c25 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1cf5cd and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d83eb38; op2val:0x3f984c25; op3val:0x7d9cf5cd; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1968, x18)

inst_755:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x03eb38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x184c25 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x1cf5cd and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d83eb38; op2val:0x3f984c25; op3val:0x7d9cf5cd; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1976, x18)

inst_756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x32f0a0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04e6dc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x39cae1 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb2f0a0; op2val:0x3f84e6dc; op3val:0x7eb9cae1; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1984, x18)

inst_757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x32f0a0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04e6dc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x39cae1 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb2f0a0; op2val:0x3f84e6dc; op3val:0x7eb9cae1; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1992, x18)

inst_758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x32f0a0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04e6dc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x39cae1 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb2f0a0; op2val:0x3f84e6dc; op3val:0x7eb9cae1; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 2000, x18)

inst_759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x32f0a0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04e6dc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x39cae1 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb2f0a0; op2val:0x3f84e6dc; op3val:0x7eb9cae1; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 2008, x18)

inst_760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x32f0a0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x04e6dc and fs3 == 0 and fe3 == 0xfd and fm3 == 0x39cae1 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb2f0a0; op2val:0x3f84e6dc; op3val:0x7eb9cae1; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 2016, x18)

inst_761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22fef2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15bca2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eacfb and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f22fef2; op2val:0x3f95bca2; op3val:0x7f3eacfb; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_4)

inst_762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22fef2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15bca2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eacfb and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f22fef2; op2val:0x3f95bca2; op3val:0x7f3eacfb; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 0, x18)

inst_763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22fef2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15bca2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eacfb and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f22fef2; op2val:0x3f95bca2; op3val:0x7f3eacfb; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 8, x18)

inst_764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22fef2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15bca2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eacfb and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f22fef2; op2val:0x3f95bca2; op3val:0x7f3eacfb; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 16, x18)

inst_765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x22fef2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x15bca2 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eacfb and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f22fef2; op2val:0x3f95bca2; op3val:0x7f3eacfb; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 24, x18)

inst_766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0bd6b8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb626 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3caf87 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8bd6b8; op2val:0x3eacb626; op3val:0x7dbcaf87; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 32, x18)

inst_767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0bd6b8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb626 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3caf87 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8bd6b8; op2val:0x3eacb626; op3val:0x7dbcaf87; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 40, x18)

inst_768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0bd6b8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb626 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3caf87 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8bd6b8; op2val:0x3eacb626; op3val:0x7dbcaf87; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 48, x18)

inst_769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0bd6b8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb626 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3caf87 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8bd6b8; op2val:0x3eacb626; op3val:0x7dbcaf87; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 56, x18)

inst_770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0bd6b8 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb626 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x3caf87 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8bd6b8; op2val:0x3eacb626; op3val:0x7dbcaf87; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 64, x18)

inst_771:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41bbe4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x304583 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0565c7 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e41bbe4; op2val:0x3fb04583; op3val:0x7e8565c7; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 72, x18)

inst_772:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41bbe4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x304583 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0565c7 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e41bbe4; op2val:0x3fb04583; op3val:0x7e8565c7; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 80, x18)

inst_773:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41bbe4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x304583 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0565c7 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e41bbe4; op2val:0x3fb04583; op3val:0x7e8565c7; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 88, x18)

inst_774:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41bbe4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x304583 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0565c7 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e41bbe4; op2val:0x3fb04583; op3val:0x7e8565c7; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 96, x18)

inst_775:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41bbe4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x304583 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0565c7 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e41bbe4; op2val:0x3fb04583; op3val:0x7e8565c7; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 104, x18)

inst_776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6bcd6f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x77b7b4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x642c6c and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eebcd6f; op2val:0x3e77b7b4; op3val:0x7de42c6c; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 112, x18)

inst_777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6bcd6f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x77b7b4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x642c6c and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eebcd6f; op2val:0x3e77b7b4; op3val:0x7de42c6c; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 120, x18)

inst_778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6bcd6f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x77b7b4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x642c6c and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eebcd6f; op2val:0x3e77b7b4; op3val:0x7de42c6c; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 128, x18)

inst_779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6bcd6f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x77b7b4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x642c6c and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eebcd6f; op2val:0x3e77b7b4; op3val:0x7de42c6c; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 136, x18)

inst_780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6bcd6f and fs2 == 0 and fe2 == 0x7c and fm2 == 0x77b7b4 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x642c6c and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eebcd6f; op2val:0x3e77b7b4; op3val:0x7de42c6c; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 144, x18)

inst_781:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x1cad6c and fs2 == 0 and fe2 == 0x84 and fm2 == 0x092539 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x27df2e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c9cad6c; op2val:0x42092539; op3val:0x7f27df2e; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 152, x18)

inst_782:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x1cad6c and fs2 == 0 and fe2 == 0x84 and fm2 == 0x092539 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x27df2e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c9cad6c; op2val:0x42092539; op3val:0x7f27df2e; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 160, x18)

inst_783:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x1cad6c and fs2 == 0 and fe2 == 0x84 and fm2 == 0x092539 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x27df2e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c9cad6c; op2val:0x42092539; op3val:0x7f27df2e; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 168, x18)

inst_784:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x1cad6c and fs2 == 0 and fe2 == 0x84 and fm2 == 0x092539 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x27df2e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c9cad6c; op2val:0x42092539; op3val:0x7f27df2e; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 176, x18)

inst_785:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x1cad6c and fs2 == 0 and fe2 == 0x84 and fm2 == 0x092539 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x27df2e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c9cad6c; op2val:0x42092539; op3val:0x7f27df2e; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 184, x18)

inst_786:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1bd969 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x655a0f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ba04e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9bd969; op2val:0x40655a0f; op3val:0x7e8ba04e; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 192, x18)

inst_787:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1bd969 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x655a0f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ba04e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9bd969; op2val:0x40655a0f; op3val:0x7e8ba04e; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 200, x18)

inst_788:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1bd969 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x655a0f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ba04e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9bd969; op2val:0x40655a0f; op3val:0x7e8ba04e; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 208, x18)

inst_789:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1bd969 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x655a0f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ba04e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9bd969; op2val:0x40655a0f; op3val:0x7e8ba04e; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 216, x18)

inst_790:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1bd969 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x655a0f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0ba04e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9bd969; op2val:0x40655a0f; op3val:0x7e8ba04e; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 224, x18)

inst_791:
// fs1 == 0 and fe1 == 0xf2 and fm1 == 0x3775d9 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x221af5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6857ca and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x793775d9; op2val:0x44221af5; op3val:0x7de857ca; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 232, x18)

inst_792:
// fs1 == 0 and fe1 == 0xf2 and fm1 == 0x3775d9 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x221af5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6857ca and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x793775d9; op2val:0x44221af5; op3val:0x7de857ca; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 240, x18)

inst_793:
// fs1 == 0 and fe1 == 0xf2 and fm1 == 0x3775d9 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x221af5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6857ca and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x793775d9; op2val:0x44221af5; op3val:0x7de857ca; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 248, x18)

inst_794:
// fs1 == 0 and fe1 == 0xf2 and fm1 == 0x3775d9 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x221af5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6857ca and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x793775d9; op2val:0x44221af5; op3val:0x7de857ca; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 256, x18)

inst_795:
// fs1 == 0 and fe1 == 0xf2 and fm1 == 0x3775d9 and fs2 == 0 and fe2 == 0x88 and fm2 == 0x221af5 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x6857ca and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x793775d9; op2val:0x44221af5; op3val:0x7de857ca; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 264, x18)

inst_796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0294a2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1e5203 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x218322 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8294a2; op2val:0x3e1e5203; op3val:0x7d218322; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 272, x18)

inst_797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0294a2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1e5203 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x218322 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8294a2; op2val:0x3e1e5203; op3val:0x7d218322; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 280, x18)

inst_798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0294a2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1e5203 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x218322 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8294a2; op2val:0x3e1e5203; op3val:0x7d218322; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 288, x18)

inst_799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0294a2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1e5203 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x218322 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8294a2; op2val:0x3e1e5203; op3val:0x7d218322; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 296, x18)

inst_800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0294a2 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1e5203 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x218322 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8294a2; op2val:0x3e1e5203; op3val:0x7d218322; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 304, x18)

inst_801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x205482 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x47070a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x794c35 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e205482; op2val:0x3f47070a; op3val:0x7df94c35; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 312, x18)

inst_802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x205482 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x47070a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x794c35 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e205482; op2val:0x3f47070a; op3val:0x7df94c35; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 320, x18)

inst_803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x205482 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x47070a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x794c35 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e205482; op2val:0x3f47070a; op3val:0x7df94c35; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 328, x18)

inst_804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x205482 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x47070a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x794c35 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e205482; op2val:0x3f47070a; op3val:0x7df94c35; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 336, x18)

inst_805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x205482 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x47070a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x794c35 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e205482; op2val:0x3f47070a; op3val:0x7df94c35; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 344, x18)

inst_806:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f39ad and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a7c97 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x4ee451 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3f39ad; op2val:0x3f8a7c97; op3val:0x7d4ee451; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 352, x18)

inst_807:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f39ad and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a7c97 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x4ee451 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3f39ad; op2val:0x3f8a7c97; op3val:0x7d4ee451; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 360, x18)

inst_808:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f39ad and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a7c97 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x4ee451 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3f39ad; op2val:0x3f8a7c97; op3val:0x7d4ee451; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 368, x18)

inst_809:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f39ad and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a7c97 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x4ee451 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3f39ad; op2val:0x3f8a7c97; op3val:0x7d4ee451; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 376, x18)

inst_810:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f39ad and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0a7c97 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x4ee451 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3f39ad; op2val:0x3f8a7c97; op3val:0x7d4ee451; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 384, x18)

inst_811:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1f0870 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4409e1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x739132 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9f0870; op2val:0x40c409e1; op3val:0x7ef39132; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 392, x18)

inst_812:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1f0870 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4409e1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x739132 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9f0870; op2val:0x40c409e1; op3val:0x7ef39132; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 400, x18)

inst_813:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1f0870 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4409e1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x739132 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9f0870; op2val:0x40c409e1; op3val:0x7ef39132; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 408, x18)

inst_814:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1f0870 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4409e1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x739132 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9f0870; op2val:0x40c409e1; op3val:0x7ef39132; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 416, x18)

inst_815:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x1f0870 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x4409e1 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x739132 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d9f0870; op2val:0x40c409e1; op3val:0x7ef39132; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 424, x18)

inst_816:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16ac6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x02272a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x193536 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96ac6a; op2val:0x3f82272a; op3val:0x7e993536; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 432, x18)

inst_817:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16ac6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x02272a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x193536 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96ac6a; op2val:0x3f82272a; op3val:0x7e993536; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 440, x18)

inst_818:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16ac6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x02272a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x193536 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96ac6a; op2val:0x3f82272a; op3val:0x7e993536; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 448, x18)

inst_819:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16ac6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x02272a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x193536 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96ac6a; op2val:0x3f82272a; op3val:0x7e993536; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 456, x18)

inst_820:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x16ac6a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x02272a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x193536 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e96ac6a; op2val:0x3f82272a; op3val:0x7e993536; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 464, x18)

inst_821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27e812 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x699098 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19310e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f27e812; op2val:0x3f699098; op3val:0x7f19310e; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 472, x18)

inst_822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27e812 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x699098 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19310e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f27e812; op2val:0x3f699098; op3val:0x7f19310e; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 480, x18)

inst_823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27e812 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x699098 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19310e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f27e812; op2val:0x3f699098; op3val:0x7f19310e; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 488, x18)

inst_824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27e812 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x699098 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19310e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f27e812; op2val:0x3f699098; op3val:0x7f19310e; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 496, x18)

inst_825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x27e812 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x699098 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x19310e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f27e812; op2val:0x3f699098; op3val:0x7f19310e; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 504, x18)

inst_826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cb5d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5df921 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15c10f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cb5d8; op2val:0x3f5df921; op3val:0x7f15c10f; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 512, x18)

inst_827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cb5d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5df921 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15c10f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cb5d8; op2val:0x3f5df921; op3val:0x7f15c10f; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 520, x18)

inst_828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cb5d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5df921 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15c10f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cb5d8; op2val:0x3f5df921; op3val:0x7f15c10f; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 528, x18)

inst_829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cb5d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5df921 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15c10f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cb5d8; op2val:0x3f5df921; op3val:0x7f15c10f; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 536, x18)

inst_830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2cb5d8 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5df921 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x15c10f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f2cb5d8; op2val:0x3f5df921; op3val:0x7f15c10f; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 544, x18)

inst_831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01d495 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x238717 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x25ddbc and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01d495; op2val:0x3da38717; op3val:0x7d25ddbc; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 552, x18)

inst_832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01d495 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x238717 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x25ddbc and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01d495; op2val:0x3da38717; op3val:0x7d25ddbc; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 560, x18)

inst_833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01d495 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x238717 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x25ddbc and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01d495; op2val:0x3da38717; op3val:0x7d25ddbc; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 568, x18)

inst_834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01d495 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x238717 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x25ddbc and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01d495; op2val:0x3da38717; op3val:0x7d25ddbc; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 576, x18)

inst_835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x01d495 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x238717 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x25ddbc and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f01d495; op2val:0x3da38717; op3val:0x7d25ddbc; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 584, x18)

inst_836:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45f2de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x195a39 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d27d5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5f2de; op2val:0x3f995a39; op3val:0x7eed27d5; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 592, x18)

inst_837:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45f2de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x195a39 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d27d5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5f2de; op2val:0x3f995a39; op3val:0x7eed27d5; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 600, x18)

inst_838:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45f2de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x195a39 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d27d5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5f2de; op2val:0x3f995a39; op3val:0x7eed27d5; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 608, x18)

inst_839:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45f2de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x195a39 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d27d5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5f2de; op2val:0x3f995a39; op3val:0x7eed27d5; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 616, x18)

inst_840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x45f2de and fs2 == 0 and fe2 == 0x7f and fm2 == 0x195a39 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x6d27d5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec5f2de; op2val:0x3f995a39; op3val:0x7eed27d5; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 624, x18)

inst_841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36feaa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x39770f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x049324 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36feaa; op2val:0x3f39770f; op3val:0x7f049324; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 632, x18)

inst_842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36feaa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x39770f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x049324 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36feaa; op2val:0x3f39770f; op3val:0x7f049324; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 640, x18)

inst_843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36feaa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x39770f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x049324 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36feaa; op2val:0x3f39770f; op3val:0x7f049324; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 648, x18)

inst_844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36feaa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x39770f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x049324 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36feaa; op2val:0x3f39770f; op3val:0x7f049324; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 656, x18)

inst_845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x36feaa and fs2 == 0 and fe2 == 0x7e and fm2 == 0x39770f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x049324 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f36feaa; op2val:0x3f39770f; op3val:0x7f049324; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 664, x18)

inst_846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0dcb1a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4451ca and fs3 == 0 and fe3 == 0xfd and fm3 == 0x59799a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8dcb1a; op2val:0x3fc451ca; op3val:0x7ed9799a; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 672, x18)

inst_847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0dcb1a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4451ca and fs3 == 0 and fe3 == 0xfd and fm3 == 0x59799a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8dcb1a; op2val:0x3fc451ca; op3val:0x7ed9799a; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 680, x18)

inst_848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0dcb1a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4451ca and fs3 == 0 and fe3 == 0xfd and fm3 == 0x59799a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8dcb1a; op2val:0x3fc451ca; op3val:0x7ed9799a; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 688, x18)

inst_849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0dcb1a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4451ca and fs3 == 0 and fe3 == 0xfd and fm3 == 0x59799a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8dcb1a; op2val:0x3fc451ca; op3val:0x7ed9799a; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 696, x18)
addi x16,x16,2040

inst_850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0dcb1a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4451ca and fs3 == 0 and fe3 == 0xfd and fm3 == 0x59799a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e8dcb1a; op2val:0x3fc451ca; op3val:0x7ed9799a; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 704, x18)

inst_851:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x493572 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x4caef8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e01d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b493572; op2val:0x42ccaef8; op3val:0x7ea0e01d; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 712, x18)

inst_852:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x493572 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x4caef8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e01d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b493572; op2val:0x42ccaef8; op3val:0x7ea0e01d; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 720, x18)

inst_853:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x493572 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x4caef8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e01d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b493572; op2val:0x42ccaef8; op3val:0x7ea0e01d; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 728, x18)

inst_854:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x493572 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x4caef8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e01d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b493572; op2val:0x42ccaef8; op3val:0x7ea0e01d; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 736, x18)

inst_855:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x493572 and fs2 == 0 and fe2 == 0x85 and fm2 == 0x4caef8 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x20e01d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7b493572; op2val:0x42ccaef8; op3val:0x7ea0e01d; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 744, x18)

inst_856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623931 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x645990 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x49ca15 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23931; op2val:0x3ee45990; op3val:0x7e49ca15; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 752, x18)

inst_857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623931 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x645990 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x49ca15 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23931; op2val:0x3ee45990; op3val:0x7e49ca15; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 760, x18)

inst_858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623931 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x645990 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x49ca15 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23931; op2val:0x3ee45990; op3val:0x7e49ca15; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 768, x18)

inst_859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623931 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x645990 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x49ca15 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23931; op2val:0x3ee45990; op3val:0x7e49ca15; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 776, x18)

inst_860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x623931 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x645990 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x49ca15 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ee23931; op2val:0x3ee45990; op3val:0x7e49ca15; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 784, x18)

inst_861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3333bd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05044b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3a39c6 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3333bd; op2val:0x4005044b; op3val:0x7eba39c6; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 792, x18)

inst_862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3333bd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05044b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3a39c6 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3333bd; op2val:0x4005044b; op3val:0x7eba39c6; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 800, x18)

inst_863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3333bd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05044b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3a39c6 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3333bd; op2val:0x4005044b; op3val:0x7eba39c6; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 808, x18)

inst_864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3333bd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05044b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3a39c6 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3333bd; op2val:0x4005044b; op3val:0x7eba39c6; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 816, x18)

inst_865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3333bd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x05044b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3a39c6 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3333bd; op2val:0x4005044b; op3val:0x7eba39c6; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 824, x18)

inst_866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0755d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x287cca and fs3 == 0 and fe3 == 0xfc and fm3 == 0x322492 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0755d0; op2val:0x3fa87cca; op3val:0x7e322492; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 832, x18)

inst_867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0755d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x287cca and fs3 == 0 and fe3 == 0xfc and fm3 == 0x322492 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0755d0; op2val:0x3fa87cca; op3val:0x7e322492; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 840, x18)

inst_868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0755d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x287cca and fs3 == 0 and fe3 == 0xfc and fm3 == 0x322492 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0755d0; op2val:0x3fa87cca; op3val:0x7e322492; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 848, x18)

inst_869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0755d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x287cca and fs3 == 0 and fe3 == 0xfc and fm3 == 0x322492 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0755d0; op2val:0x3fa87cca; op3val:0x7e322492; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 856, x18)

inst_870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0755d0 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x287cca and fs3 == 0 and fe3 == 0xfc and fm3 == 0x322492 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0755d0; op2val:0x3fa87cca; op3val:0x7e322492; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 864, x18)

inst_871:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37e266 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x215d18 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67d083 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37e266; op2val:0x3e215d18; op3val:0x7de7d083; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 872, x18)

inst_872:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37e266 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x215d18 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67d083 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37e266; op2val:0x3e215d18; op3val:0x7de7d083; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 880, x18)

inst_873:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37e266 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x215d18 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67d083 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37e266; op2val:0x3e215d18; op3val:0x7de7d083; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 888, x18)

inst_874:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37e266 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x215d18 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67d083 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37e266; op2val:0x3e215d18; op3val:0x7de7d083; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 896, x18)

inst_875:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x37e266 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x215d18 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67d083 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f37e266; op2val:0x3e215d18; op3val:0x7de7d083; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 904, x18)

inst_876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x09c4a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1dba6d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29c3d8 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e89c4a3; op2val:0x401dba6d; op3val:0x7f29c3d8; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 912, x18)

inst_877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x09c4a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1dba6d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29c3d8 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e89c4a3; op2val:0x401dba6d; op3val:0x7f29c3d8; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 920, x18)

inst_878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x09c4a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1dba6d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29c3d8 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e89c4a3; op2val:0x401dba6d; op3val:0x7f29c3d8; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 928, x18)

inst_879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x09c4a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1dba6d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29c3d8 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e89c4a3; op2val:0x401dba6d; op3val:0x7f29c3d8; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 936, x18)

inst_880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x09c4a3 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x1dba6d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x29c3d8 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e89c4a3; op2val:0x401dba6d; op3val:0x7f29c3d8; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 944, x18)

inst_881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x55d3ce and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3eed2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1f794e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e55d3ce; op2val:0x3fbeed2d; op3val:0x7e9f794e; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 952, x18)

inst_882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x55d3ce and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3eed2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1f794e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e55d3ce; op2val:0x3fbeed2d; op3val:0x7e9f794e; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 960, x18)

inst_883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x55d3ce and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3eed2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1f794e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e55d3ce; op2val:0x3fbeed2d; op3val:0x7e9f794e; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 968, x18)

inst_884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x55d3ce and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3eed2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1f794e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e55d3ce; op2val:0x3fbeed2d; op3val:0x7e9f794e; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 976, x18)

inst_885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x55d3ce and fs2 == 0 and fe2 == 0x7f and fm2 == 0x3eed2d and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1f794e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e55d3ce; op2val:0x3fbeed2d; op3val:0x7e9f794e; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 984, x18)

inst_886:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d4d3d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06fc02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25e290 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d4d3d; op2val:0x3f86fc02; op3val:0x7f25e290; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 992, x18)

inst_887:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d4d3d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06fc02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25e290 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d4d3d; op2val:0x3f86fc02; op3val:0x7f25e290; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 1000, x18)

inst_888:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d4d3d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06fc02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25e290 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d4d3d; op2val:0x3f86fc02; op3val:0x7f25e290; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 1008, x18)

inst_889:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d4d3d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06fc02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25e290 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d4d3d; op2val:0x3f86fc02; op3val:0x7f25e290; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 1016, x18)

inst_890:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1d4d3d and fs2 == 0 and fe2 == 0x7f and fm2 == 0x06fc02 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x25e290 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1d4d3d; op2val:0x3f86fc02; op3val:0x7f25e290; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 1024, x18)

inst_891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52fc23 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dcc0d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x299c14 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed2fc23; op2val:0x3fcdcc0d; op3val:0x7f299c14; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 1032, x18)

inst_892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52fc23 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dcc0d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x299c14 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed2fc23; op2val:0x3fcdcc0d; op3val:0x7f299c14; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 1040, x18)

inst_893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52fc23 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dcc0d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x299c14 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed2fc23; op2val:0x3fcdcc0d; op3val:0x7f299c14; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 1048, x18)

inst_894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52fc23 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dcc0d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x299c14 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed2fc23; op2val:0x3fcdcc0d; op3val:0x7f299c14; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 1056, x18)

inst_895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52fc23 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x4dcc0d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x299c14 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed2fc23; op2val:0x3fcdcc0d; op3val:0x7f299c14; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 1064, x18)

inst_896:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x778bb6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3260f9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c7cea and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d778bb6; op2val:0x40b260f9; op3val:0x7eac7cea; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 1072, x18)

inst_897:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x778bb6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3260f9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c7cea and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d778bb6; op2val:0x40b260f9; op3val:0x7eac7cea; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 1080, x18)

inst_898:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x778bb6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3260f9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c7cea and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d778bb6; op2val:0x40b260f9; op3val:0x7eac7cea; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 1088, x18)

inst_899:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x778bb6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3260f9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c7cea and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d778bb6; op2val:0x40b260f9; op3val:0x7eac7cea; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 1096, x18)

inst_900:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x778bb6 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x3260f9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2c7cea and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d778bb6; op2val:0x40b260f9; op3val:0x7eac7cea; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 1104, x18)

inst_901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x161feb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ea7ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275021 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e961feb; op2val:0x400ea7ba; op3val:0x7f275021; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 1112, x18)

inst_902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x161feb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ea7ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275021 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e961feb; op2val:0x400ea7ba; op3val:0x7f275021; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 1120, x18)

inst_903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x161feb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ea7ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275021 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e961feb; op2val:0x400ea7ba; op3val:0x7f275021; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 1128, x18)

inst_904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x161feb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ea7ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275021 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e961feb; op2val:0x400ea7ba; op3val:0x7f275021; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 1136, x18)

inst_905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x161feb and fs2 == 0 and fe2 == 0x80 and fm2 == 0x0ea7ba and fs3 == 0 and fe3 == 0xfe and fm3 == 0x275021 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e961feb; op2val:0x400ea7ba; op3val:0x7f275021; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 1144, x18)

inst_906:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x46aaa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x750c8e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3e2b0e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc6aaa4; op2val:0x3ff50c8e; op3val:0x7e3e2b0e; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 1152, x18)

inst_907:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x46aaa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x750c8e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3e2b0e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc6aaa4; op2val:0x3ff50c8e; op3val:0x7e3e2b0e; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 1160, x18)

inst_908:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x46aaa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x750c8e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3e2b0e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc6aaa4; op2val:0x3ff50c8e; op3val:0x7e3e2b0e; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 1168, x18)

inst_909:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x46aaa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x750c8e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3e2b0e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc6aaa4; op2val:0x3ff50c8e; op3val:0x7e3e2b0e; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 1176, x18)

inst_910:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x46aaa4 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x750c8e and fs3 == 0 and fe3 == 0xfc and fm3 == 0x3e2b0e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dc6aaa4; op2val:0x3ff50c8e; op3val:0x7e3e2b0e; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 1184, x18)

inst_911:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x351ba3 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x507ed5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13802f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d351ba3; op2val:0x41507ed5; op3val:0x7f13802f; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 1192, x18)

inst_912:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x351ba3 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x507ed5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13802f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d351ba3; op2val:0x41507ed5; op3val:0x7f13802f; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 1200, x18)

inst_913:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x351ba3 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x507ed5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13802f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d351ba3; op2val:0x41507ed5; op3val:0x7f13802f; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 1208, x18)

inst_914:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x351ba3 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x507ed5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13802f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d351ba3; op2val:0x41507ed5; op3val:0x7f13802f; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 1216, x18)

inst_915:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x351ba3 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x507ed5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x13802f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d351ba3; op2val:0x41507ed5; op3val:0x7f13802f; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 1224, x18)

inst_916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x010fa7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x32615c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x33dbf0 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e010fa7; op2val:0x3f32615c; op3val:0x7db3dbf0; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 1232, x18)

inst_917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x010fa7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x32615c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x33dbf0 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e010fa7; op2val:0x3f32615c; op3val:0x7db3dbf0; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 1240, x18)

inst_918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x010fa7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x32615c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x33dbf0 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e010fa7; op2val:0x3f32615c; op3val:0x7db3dbf0; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 1248, x18)

inst_919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x010fa7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x32615c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x33dbf0 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e010fa7; op2val:0x3f32615c; op3val:0x7db3dbf0; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 1256, x18)

inst_920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x010fa7 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x32615c and fs3 == 0 and fe3 == 0xfb and fm3 == 0x33dbf0 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e010fa7; op2val:0x3f32615c; op3val:0x7db3dbf0; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 1264, x18)

inst_921:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0aa06a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x23b353 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x314a7d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8aa06a; op2val:0x41a3b353; op3val:0x7eb14a7d; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 1272, x18)

inst_922:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0aa06a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x23b353 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x314a7d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8aa06a; op2val:0x41a3b353; op3val:0x7eb14a7d; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 1280, x18)

inst_923:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0aa06a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x23b353 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x314a7d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8aa06a; op2val:0x41a3b353; op3val:0x7eb14a7d; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 1288, x18)

inst_924:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0aa06a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x23b353 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x314a7d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8aa06a; op2val:0x41a3b353; op3val:0x7eb14a7d; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 1296, x18)

inst_925:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0aa06a and fs2 == 0 and fe2 == 0x83 and fm2 == 0x23b353 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x314a7d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7c8aa06a; op2val:0x41a3b353; op3val:0x7eb14a7d; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 1304, x18)

inst_926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1424d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5dd969 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00619d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9424d7; op2val:0x3fddd969; op3val:0x7f00619d; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 1312, x18)

inst_927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1424d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5dd969 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00619d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9424d7; op2val:0x3fddd969; op3val:0x7f00619d; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 1320, x18)

inst_928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1424d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5dd969 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00619d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9424d7; op2val:0x3fddd969; op3val:0x7f00619d; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 1328, x18)

inst_929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1424d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5dd969 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00619d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9424d7; op2val:0x3fddd969; op3val:0x7f00619d; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 1336, x18)

inst_930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1424d7 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x5dd969 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x00619d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e9424d7; op2val:0x3fddd969; op3val:0x7f00619d; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 1344, x18)

inst_931:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1dcf3e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x314854 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5a91c1 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1dcf3e; op2val:0x3eb14854; op3val:0x7e5a91c1; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 1352, x18)

inst_932:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1dcf3e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x314854 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5a91c1 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1dcf3e; op2val:0x3eb14854; op3val:0x7e5a91c1; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 1360, x18)

inst_933:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1dcf3e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x314854 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5a91c1 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1dcf3e; op2val:0x3eb14854; op3val:0x7e5a91c1; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 1368, x18)

inst_934:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1dcf3e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x314854 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5a91c1 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1dcf3e; op2val:0x3eb14854; op3val:0x7e5a91c1; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 1376, x18)

inst_935:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1dcf3e and fs2 == 0 and fe2 == 0x7d and fm2 == 0x314854 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5a91c1 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f1dcf3e; op2val:0x3eb14854; op3val:0x7e5a91c1; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 1384, x18)

inst_936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x787f5a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x446e61 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eaca6 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef87f5a; op2val:0x3fc46e61; op3val:0x7f3eaca6; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 1392, x18)

inst_937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x787f5a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x446e61 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eaca6 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef87f5a; op2val:0x3fc46e61; op3val:0x7f3eaca6; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 1400, x18)

inst_938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x787f5a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x446e61 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eaca6 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef87f5a; op2val:0x3fc46e61; op3val:0x7f3eaca6; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 1408, x18)

inst_939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x787f5a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x446e61 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eaca6 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef87f5a; op2val:0x3fc46e61; op3val:0x7f3eaca6; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 1416, x18)

inst_940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x787f5a and fs2 == 0 and fe2 == 0x7f and fm2 == 0x446e61 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3eaca6 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef87f5a; op2val:0x3fc46e61; op3val:0x7f3eaca6; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 1424, x18)

inst_941:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3a6060 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x39001e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06afbc and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3a6060; op2val:0x4139001e; op3val:0x7f06afbc; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 1432, x18)

inst_942:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3a6060 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x39001e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06afbc and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3a6060; op2val:0x4139001e; op3val:0x7f06afbc; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 1440, x18)

inst_943:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3a6060 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x39001e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06afbc and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3a6060; op2val:0x4139001e; op3val:0x7f06afbc; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 1448, x18)

inst_944:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3a6060 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x39001e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06afbc and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3a6060; op2val:0x4139001e; op3val:0x7f06afbc; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 1456, x18)

inst_945:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3a6060 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x39001e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x06afbc and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d3a6060; op2val:0x4139001e; op3val:0x7f06afbc; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 1464, x18)

inst_946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x360dc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x334fd9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f08d0 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb60dc2; op2val:0x3fb34fd9; op3val:0x7eff08d0; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 1472, x18)

inst_947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x360dc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x334fd9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f08d0 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb60dc2; op2val:0x3fb34fd9; op3val:0x7eff08d0; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 1480, x18)

inst_948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x360dc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x334fd9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f08d0 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb60dc2; op2val:0x3fb34fd9; op3val:0x7eff08d0; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 1488, x18)

inst_949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x360dc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x334fd9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f08d0 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb60dc2; op2val:0x3fb34fd9; op3val:0x7eff08d0; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 1496, x18)

inst_950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x360dc2 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x334fd9 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f08d0 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eb60dc2; op2val:0x3fb34fd9; op3val:0x7eff08d0; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 1504, x18)

inst_951:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x214618 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ff4f9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3560f6 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f214618; op2val:0x3f8ff4f9; op3val:0x7f3560f6; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 1512, x18)

inst_952:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x214618 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ff4f9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3560f6 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f214618; op2val:0x3f8ff4f9; op3val:0x7f3560f6; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 1520, x18)

inst_953:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x214618 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ff4f9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3560f6 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f214618; op2val:0x3f8ff4f9; op3val:0x7f3560f6; valaddr_reg:x16; val_offset:1236; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1236, x17, x15, 1528, x18)

inst_954:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x214618 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ff4f9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3560f6 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f214618; op2val:0x3f8ff4f9; op3val:0x7f3560f6; valaddr_reg:x16; val_offset:1248; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1248, x17, x15, 1536, x18)

inst_955:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x214618 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x0ff4f9 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3560f6 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f214618; op2val:0x3f8ff4f9; op3val:0x7f3560f6; valaddr_reg:x16; val_offset:1260; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1260, x17, x15, 1544, x18)

inst_956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5eae04 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x49655f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2f2ece and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edeae04; op2val:0x3f49655f; op3val:0x7eaf2ece; valaddr_reg:x16; val_offset:1272; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1272, x17, x15, 1552, x18)

inst_957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5eae04 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x49655f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2f2ece and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edeae04; op2val:0x3f49655f; op3val:0x7eaf2ece; valaddr_reg:x16; val_offset:1284; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1284, x17, x15, 1560, x18)

inst_958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5eae04 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x49655f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2f2ece and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edeae04; op2val:0x3f49655f; op3val:0x7eaf2ece; valaddr_reg:x16; val_offset:1296; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1296, x17, x15, 1568, x18)

inst_959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5eae04 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x49655f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2f2ece and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edeae04; op2val:0x3f49655f; op3val:0x7eaf2ece; valaddr_reg:x16; val_offset:1308; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1308, x17, x15, 1576, x18)

inst_960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5eae04 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x49655f and fs3 == 0 and fe3 == 0xfd and fm3 == 0x2f2ece and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edeae04; op2val:0x3f49655f; op3val:0x7eaf2ece; valaddr_reg:x16; val_offset:1320; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1320, x17, x15, 1584, x18)

inst_961:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x057f28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ad721 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x643cef and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f057f28; op2val:0x3f5ad721; op3val:0x7ee43cef; valaddr_reg:x16; val_offset:1332; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1332, x17, x15, 1592, x18)

inst_962:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x057f28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ad721 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x643cef and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f057f28; op2val:0x3f5ad721; op3val:0x7ee43cef; valaddr_reg:x16; val_offset:1344; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1344, x17, x15, 1600, x18)

inst_963:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x057f28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ad721 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x643cef and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f057f28; op2val:0x3f5ad721; op3val:0x7ee43cef; valaddr_reg:x16; val_offset:1356; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1356, x17, x15, 1608, x18)

inst_964:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x057f28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ad721 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x643cef and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f057f28; op2val:0x3f5ad721; op3val:0x7ee43cef; valaddr_reg:x16; val_offset:1368; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1368, x17, x15, 1616, x18)

inst_965:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x057f28 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5ad721 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x643cef and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f057f28; op2val:0x3f5ad721; op3val:0x7ee43cef; valaddr_reg:x16; val_offset:1380; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1380, x17, x15, 1624, x18)

inst_966:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28177b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x377ca6 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x70f544 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28177b; op2val:0x3eb77ca6; op3val:0x7e70f544; valaddr_reg:x16; val_offset:1392; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1392, x17, x15, 1632, x18)

inst_967:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28177b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x377ca6 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x70f544 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28177b; op2val:0x3eb77ca6; op3val:0x7e70f544; valaddr_reg:x16; val_offset:1404; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1404, x17, x15, 1640, x18)

inst_968:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28177b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x377ca6 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x70f544 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28177b; op2val:0x3eb77ca6; op3val:0x7e70f544; valaddr_reg:x16; val_offset:1416; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1416, x17, x15, 1648, x18)

inst_969:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28177b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x377ca6 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x70f544 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28177b; op2val:0x3eb77ca6; op3val:0x7e70f544; valaddr_reg:x16; val_offset:1428; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1428, x17, x15, 1656, x18)

inst_970:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x28177b and fs2 == 0 and fe2 == 0x7d and fm2 == 0x377ca6 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x70f544 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f28177b; op2val:0x3eb77ca6; op3val:0x7e70f544; valaddr_reg:x16; val_offset:1440; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1440, x17, x15, 1664, x18)

inst_971:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x12cc2f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3fdd86 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c0abd and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f12cc2f; op2val:0x3f3fdd86; op3val:0x7edc0abd; valaddr_reg:x16; val_offset:1452; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1452, x17, x15, 1672, x18)

inst_972:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x12cc2f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3fdd86 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c0abd and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f12cc2f; op2val:0x3f3fdd86; op3val:0x7edc0abd; valaddr_reg:x16; val_offset:1464; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1464, x17, x15, 1680, x18)

inst_973:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x12cc2f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3fdd86 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c0abd and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f12cc2f; op2val:0x3f3fdd86; op3val:0x7edc0abd; valaddr_reg:x16; val_offset:1476; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1476, x17, x15, 1688, x18)

inst_974:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x12cc2f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3fdd86 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c0abd and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f12cc2f; op2val:0x3f3fdd86; op3val:0x7edc0abd; valaddr_reg:x16; val_offset:1488; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1488, x17, x15, 1696, x18)

inst_975:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x12cc2f and fs2 == 0 and fe2 == 0x7e and fm2 == 0x3fdd86 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c0abd and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f12cc2f; op2val:0x3f3fdd86; op3val:0x7edc0abd; valaddr_reg:x16; val_offset:1500; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1500, x17, x15, 1704, x18)

inst_976:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x70e3ae and fs2 == 0 and fe2 == 0x83 and fm2 == 0x085868 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x004c24 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf0e3ae; op2val:0x41885868; op3val:0x7f004c24; valaddr_reg:x16; val_offset:1512; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1512, x17, x15, 1712, x18)

inst_977:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x70e3ae and fs2 == 0 and fe2 == 0x83 and fm2 == 0x085868 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x004c24 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf0e3ae; op2val:0x41885868; op3val:0x7f004c24; valaddr_reg:x16; val_offset:1524; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1524, x17, x15, 1720, x18)

inst_978:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x70e3ae and fs2 == 0 and fe2 == 0x83 and fm2 == 0x085868 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x004c24 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf0e3ae; op2val:0x41885868; op3val:0x7f004c24; valaddr_reg:x16; val_offset:1536; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1536, x17, x15, 1728, x18)

inst_979:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x70e3ae and fs2 == 0 and fe2 == 0x83 and fm2 == 0x085868 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x004c24 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf0e3ae; op2val:0x41885868; op3val:0x7f004c24; valaddr_reg:x16; val_offset:1548; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1548, x17, x15, 1736, x18)

inst_980:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x70e3ae and fs2 == 0 and fe2 == 0x83 and fm2 == 0x085868 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x004c24 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7cf0e3ae; op2val:0x41885868; op3val:0x7f004c24; valaddr_reg:x16; val_offset:1560; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1560, x17, x15, 1744, x18)

inst_981:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6972bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4de670 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3bc306 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de972bf; op2val:0x404de670; op3val:0x7ebbc306; valaddr_reg:x16; val_offset:1572; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1572, x17, x15, 1752, x18)

inst_982:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6972bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4de670 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3bc306 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de972bf; op2val:0x404de670; op3val:0x7ebbc306; valaddr_reg:x16; val_offset:1584; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1584, x17, x15, 1760, x18)

inst_983:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6972bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4de670 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3bc306 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de972bf; op2val:0x404de670; op3val:0x7ebbc306; valaddr_reg:x16; val_offset:1596; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1596, x17, x15, 1768, x18)

inst_984:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6972bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4de670 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3bc306 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de972bf; op2val:0x404de670; op3val:0x7ebbc306; valaddr_reg:x16; val_offset:1608; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1608, x17, x15, 1776, x18)

inst_985:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x6972bf and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4de670 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3bc306 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7de972bf; op2val:0x404de670; op3val:0x7ebbc306; valaddr_reg:x16; val_offset:1620; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1620, x17, x15, 1784, x18)

inst_986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x208f24 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x67c89e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x115efd and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea08f24; op2val:0x3fe7c89e; op3val:0x7f115efd; valaddr_reg:x16; val_offset:1632; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1632, x17, x15, 1792, x18)

inst_987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x208f24 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x67c89e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x115efd and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea08f24; op2val:0x3fe7c89e; op3val:0x7f115efd; valaddr_reg:x16; val_offset:1644; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1644, x17, x15, 1800, x18)

inst_988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x208f24 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x67c89e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x115efd and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea08f24; op2val:0x3fe7c89e; op3val:0x7f115efd; valaddr_reg:x16; val_offset:1656; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1656, x17, x15, 1808, x18)

inst_989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x208f24 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x67c89e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x115efd and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea08f24; op2val:0x3fe7c89e; op3val:0x7f115efd; valaddr_reg:x16; val_offset:1668; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1668, x17, x15, 1816, x18)

inst_990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x208f24 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x67c89e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x115efd and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea08f24; op2val:0x3fe7c89e; op3val:0x7f115efd; valaddr_reg:x16; val_offset:1680; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1680, x17, x15, 1824, x18)

inst_991:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c318d and fs2 == 0 and fe2 == 0x7b and fm2 == 0x76b07a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x355959 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c318d; op2val:0x3df6b07a; op3val:0x7db55959; valaddr_reg:x16; val_offset:1692; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1692, x17, x15, 1832, x18)

inst_992:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c318d and fs2 == 0 and fe2 == 0x7b and fm2 == 0x76b07a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x355959 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c318d; op2val:0x3df6b07a; op3val:0x7db55959; valaddr_reg:x16; val_offset:1704; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1704, x17, x15, 1840, x18)

inst_993:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c318d and fs2 == 0 and fe2 == 0x7b and fm2 == 0x76b07a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x355959 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c318d; op2val:0x3df6b07a; op3val:0x7db55959; valaddr_reg:x16; val_offset:1716; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1716, x17, x15, 1848, x18)

inst_994:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c318d and fs2 == 0 and fe2 == 0x7b and fm2 == 0x76b07a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x355959 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c318d; op2val:0x3df6b07a; op3val:0x7db55959; valaddr_reg:x16; val_offset:1728; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1728, x17, x15, 1856, x18)

inst_995:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3c318d and fs2 == 0 and fe2 == 0x7b and fm2 == 0x76b07a and fs3 == 0 and fe3 == 0xfb and fm3 == 0x355959 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3c318d; op2val:0x3df6b07a; op3val:0x7db55959; valaddr_reg:x16; val_offset:1740; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1740, x17, x15, 1864, x18)

inst_996:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0db1 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a1abc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5d22dd and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c0db1; op2val:0x3eca1abc; op3val:0x7e5d22dd; valaddr_reg:x16; val_offset:1752; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1752, x17, x15, 1872, x18)

inst_997:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0db1 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a1abc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5d22dd and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c0db1; op2val:0x3eca1abc; op3val:0x7e5d22dd; valaddr_reg:x16; val_offset:1764; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1764, x17, x15, 1880, x18)

inst_998:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0db1 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a1abc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5d22dd and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c0db1; op2val:0x3eca1abc; op3val:0x7e5d22dd; valaddr_reg:x16; val_offset:1776; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1776, x17, x15, 1888, x18)

inst_999:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0db1 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a1abc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5d22dd and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c0db1; op2val:0x3eca1abc; op3val:0x7e5d22dd; valaddr_reg:x16; val_offset:1788; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1788, x17, x15, 1896, x18)

inst_1000:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0db1 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x4a1abc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5d22dd and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0c0db1; op2val:0x3eca1abc; op3val:0x7e5d22dd; valaddr_reg:x16; val_offset:1800; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1800, x17, x15, 1904, x18)

inst_1001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49acea and fs2 == 0 and fe2 == 0x7f and fm2 == 0x55497a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2806c1 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec9acea; op2val:0x3fd5497a; op3val:0x7f2806c1; valaddr_reg:x16; val_offset:1812; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1812, x17, x15, 1912, x18)

inst_1002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49acea and fs2 == 0 and fe2 == 0x7f and fm2 == 0x55497a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2806c1 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec9acea; op2val:0x3fd5497a; op3val:0x7f2806c1; valaddr_reg:x16; val_offset:1824; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1824, x17, x15, 1920, x18)

inst_1003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49acea and fs2 == 0 and fe2 == 0x7f and fm2 == 0x55497a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2806c1 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec9acea; op2val:0x3fd5497a; op3val:0x7f2806c1; valaddr_reg:x16; val_offset:1836; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1836, x17, x15, 1928, x18)

inst_1004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49acea and fs2 == 0 and fe2 == 0x7f and fm2 == 0x55497a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2806c1 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec9acea; op2val:0x3fd5497a; op3val:0x7f2806c1; valaddr_reg:x16; val_offset:1848; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1848, x17, x15, 1936, x18)

inst_1005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49acea and fs2 == 0 and fe2 == 0x7f and fm2 == 0x55497a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x2806c1 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ec9acea; op2val:0x3fd5497a; op3val:0x7f2806c1; valaddr_reg:x16; val_offset:1860; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1860, x17, x15, 1944, x18)

inst_1006:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3b7753 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x169be3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c9425 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3b7753; op2val:0x40169be3; op3val:0x7edc9425; valaddr_reg:x16; val_offset:1872; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1872, x17, x15, 1952, x18)

inst_1007:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3b7753 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x169be3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c9425 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3b7753; op2val:0x40169be3; op3val:0x7edc9425; valaddr_reg:x16; val_offset:1884; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1884, x17, x15, 1960, x18)

inst_1008:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3b7753 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x169be3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c9425 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3b7753; op2val:0x40169be3; op3val:0x7edc9425; valaddr_reg:x16; val_offset:1896; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1896, x17, x15, 1968, x18)

inst_1009:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3b7753 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x169be3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c9425 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3b7753; op2val:0x40169be3; op3val:0x7edc9425; valaddr_reg:x16; val_offset:1908; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1908, x17, x15, 1976, x18)

inst_1010:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3b7753 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x169be3 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5c9425 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e3b7753; op2val:0x40169be3; op3val:0x7edc9425; valaddr_reg:x16; val_offset:1920; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1920, x17, x15, 1984, x18)

inst_1011:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x188556 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6142c5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0634f9 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f188556; op2val:0x3f6142c5; op3val:0x7f0634f9; valaddr_reg:x16; val_offset:1932; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1932, x17, x15, 1992, x18)

inst_1012:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x188556 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6142c5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0634f9 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f188556; op2val:0x3f6142c5; op3val:0x7f0634f9; valaddr_reg:x16; val_offset:1944; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1944, x17, x15, 2000, x18)

inst_1013:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x188556 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6142c5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0634f9 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f188556; op2val:0x3f6142c5; op3val:0x7f0634f9; valaddr_reg:x16; val_offset:1956; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1956, x17, x15, 2008, x18)

inst_1014:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x188556 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6142c5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0634f9 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f188556; op2val:0x3f6142c5; op3val:0x7f0634f9; valaddr_reg:x16; val_offset:1968; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1968, x17, x15, 2016, x18)

inst_1015:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x188556 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x6142c5 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x0634f9 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f188556; op2val:0x3f6142c5; op3val:0x7f0634f9; valaddr_reg:x16; val_offset:1980; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1980, x17, x15, 2024, x18)
RVTEST_SIGBASE(x15,signature_x15_5)

inst_1016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e05d5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2955f8 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x663896 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae05d5; op2val:0x3f2955f8; op3val:0x7e663896; valaddr_reg:x16; val_offset:1992; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1992, x17, x15, 0, x18)

inst_1017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e05d5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2955f8 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x663896 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae05d5; op2val:0x3f2955f8; op3val:0x7e663896; valaddr_reg:x16; val_offset:2004; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 2004, x17, x15, 8, x18)

inst_1018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e05d5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2955f8 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x663896 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae05d5; op2val:0x3f2955f8; op3val:0x7e663896; valaddr_reg:x16; val_offset:2016; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 2016, x17, x15, 16, x18)

inst_1019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e05d5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2955f8 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x663896 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae05d5; op2val:0x3f2955f8; op3val:0x7e663896; valaddr_reg:x16; val_offset:2028; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 2028, x17, x15, 24, x18)
addi x16,x16,2040

inst_1020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e05d5 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2955f8 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x663896 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7eae05d5; op2val:0x3f2955f8; op3val:0x7e663896; valaddr_reg:x16; val_offset:0; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 0, x17, x15, 32, x18)

inst_1021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7143d8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6e96ab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x60db12 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7143d8; op2val:0x3fee96ab; op3val:0x7ee0db12; valaddr_reg:x16; val_offset:12; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 12, x17, x15, 40, x18)

inst_1022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7143d8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6e96ab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x60db12 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7143d8; op2val:0x3fee96ab; op3val:0x7ee0db12; valaddr_reg:x16; val_offset:24; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 24, x17, x15, 48, x18)

inst_1023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7143d8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6e96ab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x60db12 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7143d8; op2val:0x3fee96ab; op3val:0x7ee0db12; valaddr_reg:x16; val_offset:36; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 36, x17, x15, 56, x18)

inst_1024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7143d8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6e96ab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x60db12 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7143d8; op2val:0x3fee96ab; op3val:0x7ee0db12; valaddr_reg:x16; val_offset:48; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 48, x17, x15, 64, x18)

inst_1025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7143d8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x6e96ab and fs3 == 0 and fe3 == 0xfd and fm3 == 0x60db12 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e7143d8; op2val:0x3fee96ab; op3val:0x7ee0db12; valaddr_reg:x16; val_offset:60; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 60, x17, x15, 72, x18)

inst_1026:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02a304 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20e19c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x243208 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f02a304; op2val:0x3f20e19c; op3val:0x7ea43208; valaddr_reg:x16; val_offset:72; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 72, x17, x15, 80, x18)

inst_1027:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02a304 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20e19c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x243208 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f02a304; op2val:0x3f20e19c; op3val:0x7ea43208; valaddr_reg:x16; val_offset:84; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 84, x17, x15, 88, x18)

inst_1028:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02a304 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20e19c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x243208 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f02a304; op2val:0x3f20e19c; op3val:0x7ea43208; valaddr_reg:x16; val_offset:96; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 96, x17, x15, 96, x18)

inst_1029:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02a304 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20e19c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x243208 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f02a304; op2val:0x3f20e19c; op3val:0x7ea43208; valaddr_reg:x16; val_offset:108; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 108, x17, x15, 104, x18)

inst_1030:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x02a304 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x20e19c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x243208 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f02a304; op2val:0x3f20e19c; op3val:0x7ea43208; valaddr_reg:x16; val_offset:120; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 120, x17, x15, 112, x18)

inst_1031:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x371843 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5d28cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1e2d21 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d371843; op2val:0x405d28cc; op3val:0x7e1e2d21; valaddr_reg:x16; val_offset:132; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 132, x17, x15, 120, x18)

inst_1032:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x371843 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5d28cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1e2d21 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d371843; op2val:0x405d28cc; op3val:0x7e1e2d21; valaddr_reg:x16; val_offset:144; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 144, x17, x15, 128, x18)

inst_1033:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x371843 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5d28cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1e2d21 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d371843; op2val:0x405d28cc; op3val:0x7e1e2d21; valaddr_reg:x16; val_offset:156; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 156, x17, x15, 136, x18)

inst_1034:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x371843 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5d28cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1e2d21 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d371843; op2val:0x405d28cc; op3val:0x7e1e2d21; valaddr_reg:x16; val_offset:168; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 168, x17, x15, 144, x18)

inst_1035:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x371843 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x5d28cc and fs3 == 0 and fe3 == 0xfc and fm3 == 0x1e2d21 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d371843; op2val:0x405d28cc; op3val:0x7e1e2d21; valaddr_reg:x16; val_offset:180; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 180, x17, x15, 152, x18)

inst_1036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x525578 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x6ac41d and fs3 == 0 and fe3 == 0xfa and fm3 == 0x40e341 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed25578; op2val:0x3deac41d; op3val:0x7d40e341; valaddr_reg:x16; val_offset:192; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 192, x17, x15, 160, x18)

inst_1037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x525578 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x6ac41d and fs3 == 0 and fe3 == 0xfa and fm3 == 0x40e341 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed25578; op2val:0x3deac41d; op3val:0x7d40e341; valaddr_reg:x16; val_offset:204; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 204, x17, x15, 168, x18)

inst_1038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x525578 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x6ac41d and fs3 == 0 and fe3 == 0xfa and fm3 == 0x40e341 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed25578; op2val:0x3deac41d; op3val:0x7d40e341; valaddr_reg:x16; val_offset:216; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 216, x17, x15, 176, x18)

inst_1039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x525578 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x6ac41d and fs3 == 0 and fe3 == 0xfa and fm3 == 0x40e341 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed25578; op2val:0x3deac41d; op3val:0x7d40e341; valaddr_reg:x16; val_offset:228; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 228, x17, x15, 184, x18)

inst_1040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x525578 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x6ac41d and fs3 == 0 and fe3 == 0xfa and fm3 == 0x40e341 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ed25578; op2val:0x3deac41d; op3val:0x7d40e341; valaddr_reg:x16; val_offset:240; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 240, x17, x15, 192, x18)

inst_1041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7557bf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x15365b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0f002a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef557bf; op2val:0x3f15365b; op3val:0x7e8f002a; valaddr_reg:x16; val_offset:252; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 252, x17, x15, 200, x18)

inst_1042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7557bf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x15365b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0f002a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef557bf; op2val:0x3f15365b; op3val:0x7e8f002a; valaddr_reg:x16; val_offset:264; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 264, x17, x15, 208, x18)

inst_1043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7557bf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x15365b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0f002a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef557bf; op2val:0x3f15365b; op3val:0x7e8f002a; valaddr_reg:x16; val_offset:276; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 276, x17, x15, 216, x18)

inst_1044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7557bf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x15365b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0f002a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef557bf; op2val:0x3f15365b; op3val:0x7e8f002a; valaddr_reg:x16; val_offset:288; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 288, x17, x15, 224, x18)

inst_1045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7557bf and fs2 == 0 and fe2 == 0x7e and fm2 == 0x15365b and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0f002a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef557bf; op2val:0x3f15365b; op3val:0x7e8f002a; valaddr_reg:x16; val_offset:300; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 300, x17, x15, 232, x18)

inst_1046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0acc40 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4df5c4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5f559e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0acc40; op2val:0x404df5c4; op3val:0x7edf559e; valaddr_reg:x16; val_offset:312; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 312, x17, x15, 240, x18)

inst_1047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0acc40 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4df5c4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5f559e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0acc40; op2val:0x404df5c4; op3val:0x7edf559e; valaddr_reg:x16; val_offset:324; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 324, x17, x15, 248, x18)

inst_1048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0acc40 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4df5c4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5f559e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0acc40; op2val:0x404df5c4; op3val:0x7edf559e; valaddr_reg:x16; val_offset:336; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 336, x17, x15, 256, x18)

inst_1049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0acc40 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4df5c4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5f559e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0acc40; op2val:0x404df5c4; op3val:0x7edf559e; valaddr_reg:x16; val_offset:348; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 348, x17, x15, 264, x18)

inst_1050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0acc40 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4df5c4 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x5f559e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e0acc40; op2val:0x404df5c4; op3val:0x7edf559e; valaddr_reg:x16; val_offset:360; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 360, x17, x15, 272, x18)

inst_1051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ce9fd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2951df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cb23d and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6ce9fd; op2val:0x402951df; op3val:0x7f1cb23d; valaddr_reg:x16; val_offset:372; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 372, x17, x15, 280, x18)

inst_1052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ce9fd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2951df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cb23d and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6ce9fd; op2val:0x402951df; op3val:0x7f1cb23d; valaddr_reg:x16; val_offset:384; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 384, x17, x15, 288, x18)

inst_1053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ce9fd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2951df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cb23d and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6ce9fd; op2val:0x402951df; op3val:0x7f1cb23d; valaddr_reg:x16; val_offset:396; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 396, x17, x15, 296, x18)

inst_1054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ce9fd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2951df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cb23d and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6ce9fd; op2val:0x402951df; op3val:0x7f1cb23d; valaddr_reg:x16; val_offset:408; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 408, x17, x15, 304, x18)

inst_1055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x6ce9fd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2951df and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1cb23d and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e6ce9fd; op2val:0x402951df; op3val:0x7f1cb23d; valaddr_reg:x16; val_offset:420; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 420, x17, x15, 312, x18)

inst_1056:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5d9367 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5109c2 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x34edca and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddd9367; op2val:0x3f5109c2; op3val:0x7db4edca; valaddr_reg:x16; val_offset:432; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 432, x17, x15, 320, x18)

inst_1057:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5d9367 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5109c2 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x34edca and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddd9367; op2val:0x3f5109c2; op3val:0x7db4edca; valaddr_reg:x16; val_offset:444; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 444, x17, x15, 328, x18)

inst_1058:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5d9367 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5109c2 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x34edca and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddd9367; op2val:0x3f5109c2; op3val:0x7db4edca; valaddr_reg:x16; val_offset:456; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 456, x17, x15, 336, x18)

inst_1059:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5d9367 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5109c2 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x34edca and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddd9367; op2val:0x3f5109c2; op3val:0x7db4edca; valaddr_reg:x16; val_offset:468; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 468, x17, x15, 344, x18)

inst_1060:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x5d9367 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x5109c2 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x34edca and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ddd9367; op2val:0x3f5109c2; op3val:0x7db4edca; valaddr_reg:x16; val_offset:480; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 480, x17, x15, 352, x18)

inst_1061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d370 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb9e5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5e6b80 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24d370; op2val:0x3eacb9e5; op3val:0x7e5e6b80; valaddr_reg:x16; val_offset:492; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 492, x17, x15, 360, x18)

inst_1062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d370 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb9e5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5e6b80 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24d370; op2val:0x3eacb9e5; op3val:0x7e5e6b80; valaddr_reg:x16; val_offset:504; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 504, x17, x15, 368, x18)

inst_1063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d370 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb9e5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5e6b80 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24d370; op2val:0x3eacb9e5; op3val:0x7e5e6b80; valaddr_reg:x16; val_offset:516; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 516, x17, x15, 376, x18)

inst_1064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d370 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb9e5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5e6b80 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24d370; op2val:0x3eacb9e5; op3val:0x7e5e6b80; valaddr_reg:x16; val_offset:528; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 528, x17, x15, 384, x18)

inst_1065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d370 and fs2 == 0 and fe2 == 0x7d and fm2 == 0x2cb9e5 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x5e6b80 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f24d370; op2val:0x3eacb9e5; op3val:0x7e5e6b80; valaddr_reg:x16; val_offset:540; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 540, x17, x15, 392, x18)

inst_1066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b70e3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x437185 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0f1a1b and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b70e3; op2val:0x3d437185; op3val:0x7d0f1a1b; valaddr_reg:x16; val_offset:552; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 552, x17, x15, 400, x18)

inst_1067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b70e3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x437185 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0f1a1b and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b70e3; op2val:0x3d437185; op3val:0x7d0f1a1b; valaddr_reg:x16; val_offset:564; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 564, x17, x15, 408, x18)

inst_1068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b70e3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x437185 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0f1a1b and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b70e3; op2val:0x3d437185; op3val:0x7d0f1a1b; valaddr_reg:x16; val_offset:576; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 576, x17, x15, 416, x18)

inst_1069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b70e3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x437185 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0f1a1b and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b70e3; op2val:0x3d437185; op3val:0x7d0f1a1b; valaddr_reg:x16; val_offset:588; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 588, x17, x15, 424, x18)

inst_1070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3b70e3 and fs2 == 0 and fe2 == 0x7a and fm2 == 0x437185 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x0f1a1b and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3b70e3; op2val:0x3d437185; op3val:0x7d0f1a1b; valaddr_reg:x16; val_offset:600; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 600, x17, x15, 432, x18)

inst_1071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5d9b86 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ff72a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x185346 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edd9b86; op2val:0x3f2ff72a; op3val:0x7e985346; valaddr_reg:x16; val_offset:612; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 612, x17, x15, 440, x18)

inst_1072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5d9b86 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ff72a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x185346 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edd9b86; op2val:0x3f2ff72a; op3val:0x7e985346; valaddr_reg:x16; val_offset:624; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 624, x17, x15, 448, x18)

inst_1073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5d9b86 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ff72a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x185346 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edd9b86; op2val:0x3f2ff72a; op3val:0x7e985346; valaddr_reg:x16; val_offset:636; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 636, x17, x15, 456, x18)

inst_1074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5d9b86 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ff72a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x185346 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edd9b86; op2val:0x3f2ff72a; op3val:0x7e985346; valaddr_reg:x16; val_offset:648; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 648, x17, x15, 464, x18)

inst_1075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x5d9b86 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2ff72a and fs3 == 0 and fe3 == 0xfd and fm3 == 0x185346 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7edd9b86; op2val:0x3f2ff72a; op3val:0x7e985346; valaddr_reg:x16; val_offset:660; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 660, x17, x15, 472, x18)

inst_1076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x70ef31 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x41568d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35f5c9 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef0ef31; op2val:0x3fc1568d; op3val:0x7f35f5c9; valaddr_reg:x16; val_offset:672; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 672, x17, x15, 480, x18)

inst_1077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x70ef31 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x41568d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35f5c9 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef0ef31; op2val:0x3fc1568d; op3val:0x7f35f5c9; valaddr_reg:x16; val_offset:684; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 684, x17, x15, 488, x18)

inst_1078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x70ef31 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x41568d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35f5c9 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef0ef31; op2val:0x3fc1568d; op3val:0x7f35f5c9; valaddr_reg:x16; val_offset:696; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 696, x17, x15, 496, x18)

inst_1079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x70ef31 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x41568d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35f5c9 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef0ef31; op2val:0x3fc1568d; op3val:0x7f35f5c9; valaddr_reg:x16; val_offset:708; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 708, x17, x15, 504, x18)

inst_1080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x70ef31 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x41568d and fs3 == 0 and fe3 == 0xfe and fm3 == 0x35f5c9 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef0ef31; op2val:0x3fc1568d; op3val:0x7f35f5c9; valaddr_reg:x16; val_offset:720; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 720, x17, x15, 512, x18)

inst_1081:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3e28e8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x66cf10 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b7290 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbe28e8; op2val:0x3fe6cf10; op3val:0x7e2b7290; valaddr_reg:x16; val_offset:732; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 732, x17, x15, 520, x18)

inst_1082:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3e28e8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x66cf10 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b7290 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbe28e8; op2val:0x3fe6cf10; op3val:0x7e2b7290; valaddr_reg:x16; val_offset:744; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 744, x17, x15, 528, x18)

inst_1083:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3e28e8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x66cf10 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b7290 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbe28e8; op2val:0x3fe6cf10; op3val:0x7e2b7290; valaddr_reg:x16; val_offset:756; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 756, x17, x15, 536, x18)

inst_1084:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3e28e8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x66cf10 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b7290 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbe28e8; op2val:0x3fe6cf10; op3val:0x7e2b7290; valaddr_reg:x16; val_offset:768; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 768, x17, x15, 544, x18)

inst_1085:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3e28e8 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x66cf10 and fs3 == 0 and fe3 == 0xfc and fm3 == 0x2b7290 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7dbe28e8; op2val:0x3fe6cf10; op3val:0x7e2b7290; valaddr_reg:x16; val_offset:780; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 780, x17, x15, 552, x18)

inst_1086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2303ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x794f79 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ec16f and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea303ee; op2val:0x3ff94f79; op3val:0x7f1ec16f; valaddr_reg:x16; val_offset:792; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 792, x17, x15, 560, x18)

inst_1087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2303ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x794f79 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ec16f and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea303ee; op2val:0x3ff94f79; op3val:0x7f1ec16f; valaddr_reg:x16; val_offset:804; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 804, x17, x15, 568, x18)

inst_1088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2303ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x794f79 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ec16f and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea303ee; op2val:0x3ff94f79; op3val:0x7f1ec16f; valaddr_reg:x16; val_offset:816; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 816, x17, x15, 576, x18)

inst_1089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2303ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x794f79 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ec16f and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea303ee; op2val:0x3ff94f79; op3val:0x7f1ec16f; valaddr_reg:x16; val_offset:828; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 828, x17, x15, 584, x18)

inst_1090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2303ee and fs2 == 0 and fe2 == 0x7f and fm2 == 0x794f79 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x1ec16f and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ea303ee; op2val:0x3ff94f79; op3val:0x7f1ec16f; valaddr_reg:x16; val_offset:840; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 840, x17, x15, 592, x18)

inst_1091:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x569889 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2637f1 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x0b55ce and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d569889; op2val:0x3fa637f1; op3val:0x7d8b55ce; valaddr_reg:x16; val_offset:852; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 852, x17, x15, 600, x18)

inst_1092:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x569889 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2637f1 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x0b55ce and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d569889; op2val:0x3fa637f1; op3val:0x7d8b55ce; valaddr_reg:x16; val_offset:864; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 864, x17, x15, 608, x18)

inst_1093:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x569889 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2637f1 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x0b55ce and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d569889; op2val:0x3fa637f1; op3val:0x7d8b55ce; valaddr_reg:x16; val_offset:876; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 876, x17, x15, 616, x18)

inst_1094:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x569889 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2637f1 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x0b55ce and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d569889; op2val:0x3fa637f1; op3val:0x7d8b55ce; valaddr_reg:x16; val_offset:888; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 888, x17, x15, 624, x18)

inst_1095:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x569889 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2637f1 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x0b55ce and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d569889; op2val:0x3fa637f1; op3val:0x7d8b55ce; valaddr_reg:x16; val_offset:900; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 900, x17, x15, 632, x18)

inst_1096:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x665f91 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x390b28 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x26851a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ce65f91; op2val:0x41390b28; op3val:0x7ea6851a; valaddr_reg:x16; val_offset:912; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 912, x17, x15, 640, x18)

inst_1097:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x665f91 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x390b28 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x26851a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ce65f91; op2val:0x41390b28; op3val:0x7ea6851a; valaddr_reg:x16; val_offset:924; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 924, x17, x15, 648, x18)

inst_1098:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x665f91 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x390b28 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x26851a and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ce65f91; op2val:0x41390b28; op3val:0x7ea6851a; valaddr_reg:x16; val_offset:936; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 936, x17, x15, 656, x18)

inst_1099:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x665f91 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x390b28 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x26851a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ce65f91; op2val:0x41390b28; op3val:0x7ea6851a; valaddr_reg:x16; val_offset:948; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 948, x17, x15, 664, x18)

inst_1100:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x665f91 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x390b28 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x26851a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ce65f91; op2val:0x41390b28; op3val:0x7ea6851a; valaddr_reg:x16; val_offset:960; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 960, x17, x15, 672, x18)

inst_1101:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x322c35 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0bfc20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42daf5 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d322c35; op2val:0x410bfc20; op3val:0x7ec2daf5; valaddr_reg:x16; val_offset:972; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 972, x17, x15, 680, x18)

inst_1102:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x322c35 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0bfc20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42daf5 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d322c35; op2val:0x410bfc20; op3val:0x7ec2daf5; valaddr_reg:x16; val_offset:984; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 984, x17, x15, 688, x18)

inst_1103:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x322c35 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0bfc20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42daf5 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d322c35; op2val:0x410bfc20; op3val:0x7ec2daf5; valaddr_reg:x16; val_offset:996; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 996, x17, x15, 696, x18)

inst_1104:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x322c35 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0bfc20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42daf5 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d322c35; op2val:0x410bfc20; op3val:0x7ec2daf5; valaddr_reg:x16; val_offset:1008; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1008, x17, x15, 704, x18)

inst_1105:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x322c35 and fs2 == 0 and fe2 == 0x82 and fm2 == 0x0bfc20 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x42daf5 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7d322c35; op2val:0x410bfc20; op3val:0x7ec2daf5; valaddr_reg:x16; val_offset:1020; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1020, x17, x15, 712, x18)

inst_1106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4dc757 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2eb223 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c6cae and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecdc757; op2val:0x3f2eb223; op3val:0x7e8c6cae; valaddr_reg:x16; val_offset:1032; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1032, x17, x15, 720, x18)

inst_1107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4dc757 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2eb223 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c6cae and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecdc757; op2val:0x3f2eb223; op3val:0x7e8c6cae; valaddr_reg:x16; val_offset:1044; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1044, x17, x15, 728, x18)

inst_1108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4dc757 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2eb223 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c6cae and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecdc757; op2val:0x3f2eb223; op3val:0x7e8c6cae; valaddr_reg:x16; val_offset:1056; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1056, x17, x15, 736, x18)

inst_1109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4dc757 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2eb223 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c6cae and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecdc757; op2val:0x3f2eb223; op3val:0x7e8c6cae; valaddr_reg:x16; val_offset:1068; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1068, x17, x15, 744, x18)

inst_1110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4dc757 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x2eb223 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0c6cae and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ecdc757; op2val:0x3f2eb223; op3val:0x7e8c6cae; valaddr_reg:x16; val_offset:1080; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1080, x17, x15, 752, x18)

inst_1111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f575 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x63e702 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x5e8636 and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f575; op2val:0x3de3e702; op3val:0x7d5e8636; valaddr_reg:x16; val_offset:1092; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1092, x17, x15, 760, x18)

inst_1112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f575 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x63e702 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x5e8636 and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f575; op2val:0x3de3e702; op3val:0x7d5e8636; valaddr_reg:x16; val_offset:1104; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1104, x17, x15, 768, x18)

inst_1113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f575 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x63e702 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x5e8636 and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f575; op2val:0x3de3e702; op3val:0x7d5e8636; valaddr_reg:x16; val_offset:1116; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1116, x17, x15, 776, x18)

inst_1114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f575 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x63e702 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x5e8636 and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f575; op2val:0x3de3e702; op3val:0x7d5e8636; valaddr_reg:x16; val_offset:1128; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1128, x17, x15, 784, x18)

inst_1115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x79f575 and fs2 == 0 and fe2 == 0x7b and fm2 == 0x63e702 and fs3 == 0 and fe3 == 0xfa and fm3 == 0x5e8636 and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7ef9f575; op2val:0x3de3e702; op3val:0x7d5e8636; valaddr_reg:x16; val_offset:1140; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1140, x17, x15, 792, x18)

inst_1116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x78b41c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6e8086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67b44e and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e78b41c; op2val:0x3eee8086; op3val:0x7de7b44e; valaddr_reg:x16; val_offset:1152; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1152, x17, x15, 800, x18)

inst_1117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x78b41c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6e8086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67b44e and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e78b41c; op2val:0x3eee8086; op3val:0x7de7b44e; valaddr_reg:x16; val_offset:1164; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1164, x17, x15, 808, x18)

inst_1118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x78b41c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6e8086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67b44e and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e78b41c; op2val:0x3eee8086; op3val:0x7de7b44e; valaddr_reg:x16; val_offset:1176; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1176, x17, x15, 816, x18)

inst_1119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x78b41c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6e8086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67b44e and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e78b41c; op2val:0x3eee8086; op3val:0x7de7b44e; valaddr_reg:x16; val_offset:1188; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1188, x17, x15, 824, x18)

inst_1120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x78b41c and fs2 == 0 and fe2 == 0x7d and fm2 == 0x6e8086 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x67b44e and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7e78b41c; op2val:0x3eee8086; op3val:0x7de7b44e; valaddr_reg:x16; val_offset:1200; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1200, x17, x15, 832, x18)

inst_1121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7ef6ff0a; valaddr_reg:x16; val_offset:1212; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1212, x17, x15, 840, x18)

inst_1122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7ef6ff0a; valaddr_reg:x16; val_offset:1224; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1224, x17, x15, 848, x18)

inst_1123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7ef6ff0a; valaddr_reg:x16; val_offset:1236; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1236, x17, x15, 856, x18)

inst_1124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b09b4 and fs2 == 0 and fe2 == 0x7e and fm2 == 0x636346 and fs3 == 0 and fe3 == 0xfd and fm3 == 0x76ff0a and rm_val == 0  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f0b09b4; op2val:0x3f636346; op3val:0x7ef6ff0a; valaddr_reg:x16; val_offset:1248; rmval:0x0; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x0, 0, x16, 1248, x17, x15, 864, x18)

inst_1125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 4  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3d1166; op2val:0x3e1b6c79; op3val:0x7de5934c; valaddr_reg:x16; val_offset:1260; rmval:0x4; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x4, 0, x16, 1260, x17, x15, 872, x18)

inst_1126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 3  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3d1166; op2val:0x3e1b6c79; op3val:0x7de5934c; valaddr_reg:x16; val_offset:1272; rmval:0x3; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x3, 0, x16, 1272, x17, x15, 880, x18)

inst_1127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 2  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3d1166; op2val:0x3e1b6c79; op3val:0x7de5934c; valaddr_reg:x16; val_offset:1284; rmval:0x2; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x2, 0, x16, 1284, x17, x15, 888, x18)

inst_1128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d1166 and fs2 == 0 and fe2 == 0x7c and fm2 == 0x1b6c79 and fs3 == 0 and fe3 == 0xfb and fm3 == 0x65934c and rm_val == 1  
// opcode: fmsub.s ; op1:f10; op2:f11; op3:f12; dest:f13; op1val:0x7f3d1166; op2val:0x3e1b6c79; op3val:0x7de5934c; valaddr_reg:x16; val_offset:1296; rmval:0x1; testreg:x18
TEST_FPR4_OP(fmsub.s, f13, f10, f11, f12, 0x1, 0, x16, 1296, x17, x15, 896, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
test_fp:
.word 0x7e78b41c
.word 0x7e78b41c
.word 0x7e78b41c
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7f0b09b4
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7f0b09b4
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7ef6ff0a
.word 0x7f0b09b4
.word 0x3f636346
.word 0x3f636346
.word 0x7f0b09b4
.word 0x3f636346
.word 0x3f636346
.word 0x7f3d1166
.word 0x7f3d1166
.word 0x7de5934c
.word 0x7f3d1166
.word 0x7f3d1166
.word 0x7de5934c
.word 0x7f3d1166
.word 0x7f3d1166
.word 0x7f3d1166
.word 0x7f3d1166
.word 0x3e1b6c79
.word 0x7de5934c
.word 0x7f3d1166
.word 0x3e1b6c79
.word 0x7de5934c
.word 0x7e959306
.word 0x3f56580c
.word 0x7e7a78b2
.word 0x7e959306
.word 0x3f56580c
.word 0x7e7a78b2
.word 0x7e959306
.word 0x3f56580c
.word 0x7e7a78b2
.word 0x7e959306
.word 0x3f56580c
.word 0x7e7a78b2
.word 0x7e959306
.word 0x3f56580c
.word 0x7e7a78b2
.word 0x7f097882
.word 0x3f9d2845
.word 0x7f28c910
.word 0x7f097882
.word 0x3f9d2845
.word 0x7f28c910
.word 0x7f097882
.word 0x3f9d2845
.word 0x7f28c910
.word 0x7f097882
.word 0x3f9d2845
.word 0x7f28c910
.word 0x7f097882
.word 0x3f9d2845
.word 0x7f28c910
.word 0x7f101a92
.word 0x3f6047a7
.word 0x7efc7f2b
.word 0x7f101a92
.word 0x3f6047a7
.word 0x7efc7f2b
.word 0x7f101a92
.word 0x3f6047a7
.word 0x7efc7f2b
.word 0x7f101a92
.word 0x3f6047a7
.word 0x7efc7f2b
.word 0x7f101a92
.word 0x3f6047a7
.word 0x7efc7f2b
.word 0x7ee0dd2d
.word 0x3f6758a6
.word 0x7ecb3572
.word 0x7ee0dd2d
.word 0x3f6758a6
.word 0x7ecb3572
.word 0x7ee0dd2d
.word 0x3f6758a6
.word 0x7ecb3572
.word 0x7ee0dd2d
.word 0x3f6758a6
.word 0x7ecb3572
.word 0x7ee0dd2d
.word 0x3f6758a6
.word 0x7ecb3572
.word 0x7e69a8e9
.word 0x3f43e47f
.word 0x7e32cc38
.word 0x7e69a8e9
.word 0x3f43e47f
.word 0x7e32cc38
.word 0x7e69a8e9
.word 0x3f43e47f
.word 0x7e32cc38
.word 0x7e69a8e9
.word 0x3f43e47f
.word 0x7e32cc38
.word 0x7e69a8e9
.word 0x3f43e47f
.word 0x7e32cc38
.word 0x7d00003a
.word 0x3f0a33fc
.word 0x7c8a343b
.word 0x7d00003a
.word 0x3f0a33fc
.word 0x7c8a343b
.word 0x7d00003a
.word 0x3f0a33fc
.word 0x7c8a343b
.word 0x7d00003a
.word 0x3f0a33fc
.word 0x7c8a343b
.word 0x7d00003a
.word 0x3f0a33fc
.word 0x7c8a343b
.word 0x7d89dc78
.word 0x408e704e
.word 0x7e99698b
.word 0x7d89dc78
.word 0x408e704e
.word 0x7e99698b
.word 0x7d89dc78
.word 0x408e704e
.word 0x7e99698b
.word 0x7d89dc78
.word 0x408e704e
.word 0x7e99698b
.word 0x7d89dc78
.word 0x408e704e
.word 0x7e99698b
.word 0x7b735419
.word 0x4255725c
.word 0x7e4ae1ac
.word 0x7b735419
.word 0x4255725c
.word 0x7e4ae1ac
.word 0x7b735419
.word 0x4255725c
.word 0x7e4ae1ac
.word 0x7b735419
.word 0x4255725c
.word 0x7e4ae1ac
.word 0x7b735419
.word 0x4255725c
.word 0x7e4ae1ac
.word 0x7e1a5a48
.word 0x4020ba50
.word 0x7ec1d187
.word 0x7e1a5a48
.word 0x4020ba50
.word 0x7ec1d187
.word 0x7e1a5a48
.word 0x4020ba50
.word 0x7ec1d187
.word 0x7e1a5a48
.word 0x4020ba50
.word 0x7ec1d187
.word 0x7e1a5a48
.word 0x4020ba50
.word 0x7ec1d187
.word 0x7eb6435d
.word 0x3f879559
.word 0x7ec10fb5
.word 0x7eb6435d
.word 0x3f879559
.word 0x7ec10fb5
.word 0x7eb6435d
.word 0x3f879559
.word 0x7ec10fb5
.word 0x7eb6435d
.word 0x3f879559
.word 0x7ec10fb5
.word 0x7eb6435d
.word 0x3f879559
.word 0x7ec10fb5
.word 0x7a52283f
.word 0x43b282de
.word 0x7e928b6b
.word 0x7a52283f
.word 0x43b282de
.word 0x7e928b6b
.word 0x7a52283f
.word 0x43b282de
.word 0x7e928b6b
.word 0x7a52283f
.word 0x43b282de
.word 0x7e928b6b
.word 0x7a52283f
.word 0x43b282de
.word 0x7e928b6b
.word 0x7e6dbb98
.word 0x3f93731e
.word 0x7e88ed9f
.word 0x7e6dbb98
.word 0x3f93731e
.word 0x7e88ed9f
.word 0x7e6dbb98
.word 0x3f93731e
.word 0x7e88ed9f
.word 0x7e6dbb98
.word 0x3f93731e
.word 0x7e88ed9f
.word 0x7e6dbb98
.word 0x3f93731e
.word 0x7e88ed9f
.word 0x7e3bbc22
.word 0x407cd3b6
.word 0x7f396873
.word 0x7e3bbc22
.word 0x407cd3b6
.word 0x7f396873
.word 0x7e3bbc22
.word 0x407cd3b6
.word 0x7f396873
.word 0x7e3bbc22
.word 0x407cd3b6
.word 0x7f396873
.word 0x7e3bbc22
.word 0x407cd3b6
.word 0x7f396873
.word 0x7f3abe5d
.word 0x3f0ffe2d
.word 0x7ed2137f
.word 0x7f3abe5d
.word 0x3f0ffe2d
.word 0x7ed2137f
.word 0x7f3abe5d
.word 0x3f0ffe2d
.word 0x7ed2137f
.word 0x7f3abe5d
.word 0x3f0ffe2d
.word 0x7ed2137f
.word 0x7f3abe5d
.word 0x3f0ffe2d
.word 0x7ed2137f
.word 0x7e4a2bb0
.word 0x4069d4af
.word 0x7f38a9ba
.word 0x7e4a2bb0
.word 0x4069d4af
.word 0x7f38a9ba
.word 0x7e4a2bb0
.word 0x4069d4af
.word 0x7f38a9ba
.word 0x7e4a2bb0
.word 0x4069d4af
.word 0x7f38a9ba
.word 0x7e4a2bb0
.word 0x4069d4af
.word 0x7f38a9ba
.word 0x7df1f878
.word 0x40351f62
.word 0x7eab3257
.word 0x7df1f878
.word 0x40351f62
.word 0x7eab3257
.word 0x7df1f878
.word 0x40351f62
.word 0x7eab3257
.word 0x7df1f878
.word 0x40351f62
.word 0x7eab3257
.word 0x7df1f878
.word 0x40351f62
.word 0x7eab3257
.word 0x7e6111a4
.word 0x3fc8ad34
.word 0x7eb06e0f
.word 0x7e6111a4
.word 0x3fc8ad34
.word 0x7eb06e0f
.word 0x7e6111a4
.word 0x3fc8ad34
.word 0x7eb06e0f
.word 0x7e6111a4
.word 0x3fc8ad34
.word 0x7eb06e0f
.word 0x7e6111a4
.word 0x3fc8ad34
.word 0x7eb06e0f
.word 0x7e588656
.word 0x3f5beeeb
.word 0x7e3a04ff
.word 0x7e588656
.word 0x3f5beeeb
.word 0x7e3a04ff
.word 0x7e588656
.word 0x3f5beeeb
.word 0x7e3a04ff
.word 0x7e588656
.word 0x3f5beeeb
.word 0x7e3a04ff
.word 0x7e588656
.word 0x3f5beeeb
.word 0x7e3a04ff
.word 0x7f2724ac
.word 0x3f452ff9
.word 0x7f00be8a
.word 0x7f2724ac
.word 0x3f452ff9
.word 0x7f00be8a
.word 0x7f2724ac
.word 0x3f452ff9
.word 0x7f00be8a
.word 0x7f2724ac
.word 0x3f452ff9
.word 0x7f00be8a
.word 0x7f2724ac
.word 0x3f452ff9
.word 0x7f00be8a
.word 0x7d81c4cd
.word 0x411f5272
.word 0x7f21860d
.word 0x7d81c4cd
.word 0x411f5272
.word 0x7f21860d
.word 0x7d81c4cd
.word 0x411f5272
.word 0x7f21860d
.word 0x7d81c4cd
.word 0x411f5272
.word 0x7f21860d
.word 0x7d81c4cd
.word 0x411f5272
.word 0x7f21860d
.word 0x7e444bcc
.word 0x3f238183
.word 0x7dfabf24
.word 0x7e444bcc
.word 0x3f238183
.word 0x7dfabf24
.word 0x7e444bcc
.word 0x3f238183
.word 0x7dfabf24
.word 0x7e444bcc
.word 0x3f238183
.word 0x7dfabf24
.word 0x7e444bcc
.word 0x3f238183
.word 0x7dfabf24
.word 0x7d5942ae
.word 0x41279d85
.word 0x7f0e402f
.word 0x7d5942ae
.word 0x41279d85
.word 0x7f0e402f
.word 0x7d5942ae
.word 0x41279d85
.word 0x7f0e402f
.word 0x7d5942ae
.word 0x41279d85
.word 0x7f0e402f
.word 0x7d5942ae
.word 0x41279d85
.word 0x7f0e402f
.word 0x7d2714e2
.word 0x4018c28a
.word 0x7dc766bd
.word 0x7d2714e2
.word 0x4018c28a
.word 0x7dc766bd
.word 0x7d2714e2
.word 0x4018c28a
.word 0x7dc766bd
.word 0x7d2714e2
.word 0x4018c28a
.word 0x7dc766bd
.word 0x7d2714e2
.word 0x4018c28a
.word 0x7dc766bd
.word 0x7e9b6766
.word 0x3f5bd9f5
.word 0x7e8575c4
.word 0x7e9b6766
.word 0x3f5bd9f5
.word 0x7e8575c4
.word 0x7e9b6766
.word 0x3f5bd9f5
.word 0x7e8575c4
.word 0x7e9b6766
.word 0x3f5bd9f5
.word 0x7e8575c4
.word 0x7e9b6766
.word 0x3f5bd9f5
.word 0x7e8575c4
.word 0x7f07b0f7
.word 0x3f665f5c
.word 0x7ef43713
.word 0x7f07b0f7
.word 0x3f665f5c
.word 0x7ef43713
.word 0x7f07b0f7
.word 0x3f665f5c
.word 0x7ef43713
.word 0x7f07b0f7
.word 0x3f665f5c
.word 0x7ef43713
.word 0x7f07b0f7
.word 0x3f665f5c
.word 0x7ef43713
.word 0x7e83993b
.word 0x401b6de6
.word 0x7f1fcc8b
.word 0x7e83993b
.word 0x401b6de6
.word 0x7f1fcc8b
.word 0x7e83993b
.word 0x401b6de6
.word 0x7f1fcc8b
.word 0x7e83993b
.word 0x401b6de6
.word 0x7f1fcc8b
.word 0x7e83993b
.word 0x401b6de6
.word 0x7f1fcc8b
.word 0x7f040be1
.word 0x3fb6d928
.word 0x7f3ca0ea
.word 0x7f040be1
.word 0x3fb6d928
.word 0x7f3ca0ea
.word 0x7f040be1
.word 0x3fb6d928
.word 0x7f3ca0ea
.word 0x7f040be1
.word 0x3fb6d928
.word 0x7f3ca0ea
.word 0x7f040be1
.word 0x3fb6d928
.word 0x7f3ca0ea
.word 0x7e96f1ee
.word 0x3fa4fdc9
.word 0x7ec29140
.word 0x7e96f1ee
.word 0x3fa4fdc9
.word 0x7ec29140
.word 0x7e96f1ee
.word 0x3fa4fdc9
.word 0x7ec29140
.word 0x7e96f1ee
.word 0x3fa4fdc9
.word 0x7ec29140
.word 0x7e96f1ee
.word 0x3fa4fdc9
.word 0x7ec29140
.word 0x7ebe14a1
.word 0x3fd7d194
.word 0x7f203ef1
.word 0x7ebe14a1
.word 0x3fd7d194
.word 0x7f203ef1
.word 0x7ebe14a1
.word 0x3fd7d194
.word 0x7f203ef1
.word 0x7ebe14a1
.word 0x3fd7d194
.word 0x7f203ef1
.word 0x7ebe14a1
.word 0x3fd7d194
.word 0x7f203ef1
.word 0x7f1d3b8f
.word 0x3f071a05
.word 0x7ea5f4c8
.word 0x7f1d3b8f
.word 0x3f071a05
.word 0x7ea5f4c8
.word 0x7f1d3b8f
.word 0x3f071a05
.word 0x7ea5f4c8
.word 0x7f1d3b8f
.word 0x3f071a05
.word 0x7ea5f4c8
.word 0x7f1d3b8f
.word 0x3f071a05
.word 0x7ea5f4c8
.word 0x7f337390
.word 0x3de8e288
.word 0x7da33f86
.word 0x7f337390
.word 0x3de8e288
.word 0x7da33f86
.word 0x7f337390
.word 0x3de8e288
.word 0x7da33f86
.word 0x7f337390
.word 0x3de8e288
.word 0x7da33f86
.word 0x7f337390
.word 0x3de8e288
.word 0x7da33f86
.word 0x7e1180a9
.word 0x402060cd
.word 0x7eb64ede
.word 0x7e1180a9
.word 0x402060cd
.word 0x7eb64ede
.word 0x7e1180a9
.word 0x402060cd
.word 0x7eb64ede
.word 0x7e1180a9
.word 0x402060cd
.word 0x7eb64ede
.word 0x7e1180a9
.word 0x402060cd
.word 0x7eb64ede
.word 0x7f0cc05d
.word 0x3f406ebf
.word 0x7ed39a54
.word 0x7f0cc05d
.word 0x3f406ebf
.word 0x7ed39a54
.word 0x7f0cc05d
.word 0x3f406ebf
.word 0x7ed39a54
.word 0x7f0cc05d
.word 0x3f406ebf
.word 0x7ed39a54
.word 0x7f0cc05d
.word 0x3f406ebf
.word 0x7ed39a54
.word 0x7e40583a
.word 0x3d7afaf3
.word 0x7c3c92b5
.word 0x7e40583a
.word 0x3d7afaf3
.word 0x7c3c92b5
.word 0x7e40583a
.word 0x3d7afaf3
.word 0x7c3c92b5
.word 0x7e40583a
.word 0x3d7afaf3
.word 0x7c3c92b5
.word 0x7e40583a
.word 0x3d7afaf3
.word 0x7c3c92b5
.word 0x7e853f96
.word 0x3d5665b6
.word 0x7c5f3031
.word 0x7e853f96
.word 0x3d5665b6
.word 0x7c5f3031
.word 0x7e853f96
.word 0x3d5665b6
.word 0x7c5f3031
.word 0x7e853f96
.word 0x3d5665b6
.word 0x7c5f3031
.word 0x7e853f96
.word 0x3d5665b6
.word 0x7c5f3031
.word 0x7ec008b5
.word 0x3eb6231f
.word 0x7e08a089
.word 0x7ec008b5
.word 0x3eb6231f
.word 0x7e08a089
.word 0x7ec008b5
.word 0x3eb6231f
.word 0x7e08a089
.word 0x7ec008b5
.word 0x3eb6231f
.word 0x7e08a089
.word 0x7ec008b5
.word 0x3eb6231f
.word 0x7e08a089
.word 0x7f11d2db
.word 0x3ec37898
.word 0x7e5eb09e
.word 0x7f11d2db
.word 0x3ec37898
.word 0x7e5eb09e
.word 0x7f11d2db
.word 0x3ec37898
.word 0x7e5eb09e
.word 0x7f11d2db
.word 0x3ec37898
.word 0x7e5eb09e
.word 0x7f11d2db
.word 0x3ec37898
.word 0x7e5eb09e
.word 0x7e6f9c33
.word 0x3f7a4455
.word 0x7e6a3e7f
.word 0x7e6f9c33
.word 0x3f7a4455
.word 0x7e6a3e7f
.word 0x7e6f9c33
.word 0x3f7a4455
.word 0x7e6a3e7f
.word 0x7e6f9c33
.word 0x3f7a4455
.word 0x7e6a3e7f
.word 0x7e6f9c33
.word 0x3f7a4455
.word 0x7e6a3e7f
.word 0x7d1ac438
.word 0x4080288c
.word 0x7e1af540
.word 0x7d1ac438
.word 0x4080288c
.word 0x7e1af540
.word 0x7d1ac438
.word 0x4080288c
.word 0x7e1af540
.word 0x7d1ac438
.word 0x4080288c
.word 0x7e1af540
.word 0x7d1ac438
.word 0x4080288c
.word 0x7e1af540
.word 0x7da81e10
.word 0x3fbccf3f
.word 0x7df7fc5d
.word 0x7da81e10
.word 0x3fbccf3f
.word 0x7df7fc5d
.word 0x7da81e10
.word 0x3fbccf3f
.word 0x7df7fc5d
.word 0x7da81e10
.word 0x3fbccf3f
.word 0x7df7fc5d
.word 0x7da81e10
.word 0x3fbccf3f
.word 0x7df7fc5d
.word 0x7eca55da
.word 0x3ee7afd9
.word 0x7e371e74
.word 0x7eca55da
.word 0x3ee7afd9
.word 0x7e371e74
.word 0x7eca55da
.word 0x3ee7afd9
.word 0x7e371e74
.word 0x7eca55da
.word 0x3ee7afd9
.word 0x7e371e74
.word 0x7eca55da
.word 0x3ee7afd9
.word 0x7e371e74
.word 0x7e4db75d
.word 0x3ef701a9
.word 0x7dc67d41
.word 0x7e4db75d
.word 0x3ef701a9
.word 0x7dc67d41
.word 0x7e4db75d
.word 0x3ef701a9
.word 0x7dc67d41
.word 0x7e4db75d
.word 0x3ef701a9
.word 0x7dc67d41
.word 0x7e4db75d
.word 0x3ef701a9
.word 0x7dc67d41
.word 0x7ed46069
.word 0x3fd67765
.word 0x7f31eba5
.word 0x7ed46069
.word 0x3fd67765
.word 0x7f31eba5
.word 0x7ed46069
.word 0x3fd67765
.word 0x7f31eba5
.word 0x7ed46069
.word 0x3fd67765
.word 0x7f31eba5
.word 0x7ed46069
.word 0x3fd67765
.word 0x7f31eba5
.word 0x7eae3fc0
.word 0x3f3f55d0
.word 0x7e823bf9
.word 0x7eae3fc0
.word 0x3f3f55d0
.word 0x7e823bf9
.word 0x7eae3fc0
.word 0x3f3f55d0
.word 0x7e823bf9
.word 0x7eae3fc0
.word 0x3f3f55d0
.word 0x7e823bf9
.word 0x7eae3fc0
.word 0x3f3f55d0
.word 0x7e823bf9
.word 0x7d4caa17
.word 0x414f3402
.word 0x7f25a71d
.word 0x7d4caa17
.word 0x414f3402
.word 0x7f25a71d
.word 0x7d4caa17
.word 0x414f3402
.word 0x7f25a71d
.word 0x7d4caa17
.word 0x414f3402
.word 0x7f25a71d
.word 0x7d4caa17
.word 0x414f3402
.word 0x7f25a71d
.word 0x7d80a0e6
.word 0x412397b5
.word 0x7f246559
.word 0x7d80a0e6
.word 0x412397b5
.word 0x7f246559
.word 0x7d80a0e6
.word 0x412397b5
.word 0x7f246559
.word 0x7d80a0e6
.word 0x412397b5
.word 0x7f246559
.word 0x7d80a0e6
.word 0x412397b5
.word 0x7f246559
.word 0x7ef39ff0
.word 0x3fa1bb1a
.word 0x7f19e9a5
.word 0x7ef39ff0
.word 0x3fa1bb1a
.word 0x7f19e9a5
.word 0x7ef39ff0
.word 0x3fa1bb1a
.word 0x7f19e9a5
.word 0x7ef39ff0
.word 0x3fa1bb1a
.word 0x7f19e9a5
.word 0x7ef39ff0
.word 0x3fa1bb1a
.word 0x7f19e9a5
.word 0x7d5e74c2
.word 0x414f5469
.word 0x7f3429c3
.word 0x7d5e74c2
.word 0x414f5469
.word 0x7f3429c3
.word 0x7d5e74c2
.word 0x414f5469
.word 0x7f3429c3
.word 0x7d5e74c2
.word 0x414f5469
.word 0x7f3429c3
.word 0x7d5e74c2
.word 0x414f5469
.word 0x7f3429c3
.word 0x7f0422ad
.word 0x3f1e35d1
.word 0x7ea3525d
.word 0x7f0422ad
.word 0x3f1e35d1
.word 0x7ea3525d
.word 0x7f0422ad
.word 0x3f1e35d1
.word 0x7ea3525d
.word 0x7f0422ad
.word 0x3f1e35d1
.word 0x7ea3525d
.word 0x7f0422ad
.word 0x3f1e35d1
.word 0x7ea3525d
.word 0x7d8969f8
.word 0x3f249d57
.word 0x7d30b8b0
.word 0x7d8969f8
.word 0x3f249d57
.word 0x7d30b8b0
.word 0x7d8969f8
.word 0x3f249d57
.word 0x7d30b8b0
.word 0x7d8969f8
.word 0x3f249d57
.word 0x7d30b8b0
.word 0x7d8969f8
.word 0x3f249d57
.word 0x7d30b8b0
.word 0x7edb1bc2
.word 0x3f9d1f6b
.word 0x7f067aea
.word 0x7edb1bc2
.word 0x3f9d1f6b
.word 0x7f067aea
.word 0x7edb1bc2
.word 0x3f9d1f6b
.word 0x7f067aea
.word 0x7edb1bc2
.word 0x3f9d1f6b
.word 0x7f067aea
.word 0x7edb1bc2
.word 0x3f9d1f6b
.word 0x7f067aea
.word 0x7de56ddd
.word 0x40c4eb70
.word 0x7f307b1d
.word 0x7de56ddd
.word 0x40c4eb70
.word 0x7f307b1d
.word 0x7de56ddd
.word 0x40c4eb70
.word 0x7f307b1d
.word 0x7de56ddd
.word 0x40c4eb70
.word 0x7f307b1d
.word 0x7de56ddd
.word 0x40c4eb70
.word 0x7f307b1d
.word 0x7f1d3e74
.word 0x3ea1ac9b
.word 0x7e469c99
.word 0x7f1d3e74
.word 0x3ea1ac9b
.word 0x7e469c99
.word 0x7f1d3e74
.word 0x3ea1ac9b
.word 0x7e469c99
.word 0x7f1d3e74
.word 0x3ea1ac9b
.word 0x7e469c99
.word 0x7f1d3e74
.word 0x3ea1ac9b
.word 0x7e469c99
.word 0x7ea22545
.word 0x400a2404
.word 0x7f2efdcf
.word 0x7ea22545
.word 0x400a2404
.word 0x7f2efdcf
.word 0x7ea22545
.word 0x400a2404
.word 0x7f2efdcf
.word 0x7ea22545
.word 0x400a2404
.word 0x7f2efdcf
.word 0x7ea22545
.word 0x400a2404
.word 0x7f2efdcf
.word 0x7e4fb3dd
.word 0x3ef5453e
.word 0x7dc6ff51
.word 0x7e4fb3dd
.word 0x3ef5453e
.word 0x7dc6ff51
.word 0x7e4fb3dd
.word 0x3ef5453e
.word 0x7dc6ff51
.word 0x7e4fb3dd
.word 0x3ef5453e
.word 0x7dc6ff51
.word 0x7e4fb3dd
.word 0x3ef5453e
.word 0x7dc6ff51
.word 0x7cf33ad6
.word 0x419d6b90
.word 0x7f159147
.word 0x7cf33ad6
.word 0x419d6b90
.word 0x7f159147
.word 0x7cf33ad6
.word 0x419d6b90
.word 0x7f159147
.word 0x7cf33ad6
.word 0x419d6b90
.word 0x7f159147
.word 0x7cf33ad6
.word 0x419d6b90
.word 0x7f159147
.word 0x7da0f102
.word 0x4022354f
.word 0x7e4bf40e
.word 0x7da0f102
.word 0x4022354f
.word 0x7e4bf40e
.word 0x7da0f102
.word 0x4022354f
.word 0x7e4bf40e
.word 0x7da0f102
.word 0x4022354f
.word 0x7e4bf40e
.word 0x7da0f102
.word 0x4022354f
.word 0x7e4bf40e
.word 0x7f175d9e
.word 0x3f9dc428
.word 0x7f3a90cc
.word 0x7f175d9e
.word 0x3f9dc428
.word 0x7f3a90cc
.word 0x7f175d9e
.word 0x3f9dc428
.word 0x7f3a90cc
.word 0x7f175d9e
.word 0x3f9dc428
.word 0x7f3a90cc
.word 0x7f175d9e
.word 0x3f9dc428
.word 0x7f3a90cc
.word 0x7d458055
.word 0x4175282b
.word 0x7f3d22cf
.word 0x7d458055
.word 0x4175282b
.word 0x7f3d22cf
.word 0x7d458055
.word 0x4175282b
.word 0x7f3d22cf
.word 0x7d458055
.word 0x4175282b
.word 0x7f3d22cf
.word 0x7d458055
.word 0x4175282b
.word 0x7f3d22cf
.word 0x7eef9686
.word 0x3f522ef6
.word 0x7ec4b56d
.word 0x7eef9686
.word 0x3f522ef6
.word 0x7ec4b56d
.word 0x7eef9686
.word 0x3f522ef6
.word 0x7ec4b56d
.word 0x7eef9686
.word 0x3f522ef6
.word 0x7ec4b56d
.word 0x7eef9686
.word 0x3f522ef6
.word 0x7ec4b56d
.word 0x7c5e30fd
.word 0x4192aa17
.word 0x7e7e9722
.word 0x7c5e30fd
.word 0x4192aa17
.word 0x7e7e9722
.word 0x7c5e30fd
.word 0x4192aa17
.word 0x7e7e9722
.word 0x7c5e30fd
.word 0x4192aa17
.word 0x7e7e9722
.word 0x7c5e30fd
.word 0x4192aa17
.word 0x7e7e9722
.word 0x7ed4c15a
.word 0x3f4b83b8
.word 0x7ea922ca
.word 0x7ed4c15a
.word 0x3f4b83b8
.word 0x7ea922ca
.word 0x7ed4c15a
.word 0x3f4b83b8
.word 0x7ea922ca
.word 0x7ed4c15a
.word 0x3f4b83b8
.word 0x7ea922ca
.word 0x7ed4c15a
.word 0x3f4b83b8
.word 0x7ea922ca
.word 0x7f0aa728
.word 0x3cdd031f
.word 0x7c6f67fd
.word 0x7f0aa728
.word 0x3cdd031f
.word 0x7c6f67fd
.word 0x7f0aa728
.word 0x3cdd031f
.word 0x7c6f67fd
.word 0x7f0aa728
.word 0x3cdd031f
.word 0x7c6f67fd
.word 0x7f0aa728
.word 0x3cdd031f
.word 0x7c6f67fd
.word 0x7e1654f7
.word 0x3fd049bc
.word 0x7e74a0ac
.word 0x7e1654f7
.word 0x3fd049bc
.word 0x7e74a0ac
.word 0x7e1654f7
.word 0x3fd049bc
.word 0x7e74a0ac
.word 0x7e1654f7
.word 0x3fd049bc
.word 0x7e74a0ac
.word 0x7e1654f7
.word 0x3fd049bc
.word 0x7e74a0ac
.word 0x7ec5fe09
.word 0x3f285f5e
.word 0x7e823878
.word 0x7ec5fe09
.word 0x3f285f5e
.word 0x7e823878
.word 0x7ec5fe09
.word 0x3f285f5e
.word 0x7e823878
.word 0x7ec5fe09
.word 0x3f285f5e
.word 0x7e823878
.word 0x7ec5fe09
.word 0x3f285f5e
.word 0x7e823878
.word 0x7df80309
.word 0x402b0a9f
.word 0x7ea5b451
.word 0x7df80309
.word 0x402b0a9f
.word 0x7ea5b451
.word 0x7df80309
.word 0x402b0a9f
.word 0x7ea5b451
.word 0x7df80309
.word 0x402b0a9f
.word 0x7ea5b451
.word 0x7df80309
.word 0x402b0a9f
.word 0x7ea5b451
.word 0x7f3e0e28
.word 0x3f57494f
.word 0x7f1fd451
.word 0x7f3e0e28
.word 0x3f57494f
.word 0x7f1fd451
.word 0x7f3e0e28
.word 0x3f57494f
.word 0x7f1fd451
.word 0x7f3e0e28
.word 0x3f57494f
.word 0x7f1fd451
.word 0x7f3e0e28
.word 0x3f57494f
.word 0x7f1fd451
.word 0x7e98ee3e
.word 0x3f9c9b1c
.word 0x7ebb1bae
.word 0x7e98ee3e
.word 0x3f9c9b1c
.word 0x7ebb1bae
.word 0x7e98ee3e
.word 0x3f9c9b1c
.word 0x7ebb1bae
.word 0x7e98ee3e
.word 0x3f9c9b1c
.word 0x7ebb1bae
.word 0x7e98ee3e
.word 0x3f9c9b1c
.word 0x7ebb1bae
.word 0x7e28a4b8
.word 0x408ace5d
.word 0x7f36e17b
.word 0x7e28a4b8
.word 0x408ace5d
.word 0x7f36e17b
.word 0x7e28a4b8
.word 0x408ace5d
.word 0x7f36e17b
.word 0x7e28a4b8
.word 0x408ace5d
.word 0x7f36e17b
.word 0x7e28a4b8
.word 0x408ace5d
.word 0x7f36e17b
.word 0x7f2980ff
.word 0x3f8c483e
.word 0x7f39c4c2
.word 0x7f2980ff
.word 0x3f8c483e
.word 0x7f39c4c2
.word 0x7f2980ff
.word 0x3f8c483e
.word 0x7f39c4c2
.word 0x7f2980ff
.word 0x3f8c483e
.word 0x7f39c4c2
.word 0x7f2980ff
.word 0x3f8c483e
.word 0x7f39c4c2
.word 0x7efd89da
.word 0x3e5dbf76
.word 0x7ddb9da0
.word 0x7efd89da
.word 0x3e5dbf76
.word 0x7ddb9da0
.word 0x7efd89da
.word 0x3e5dbf76
.word 0x7ddb9da0
.word 0x7efd89da
.word 0x3e5dbf76
.word 0x7ddb9da0
.word 0x7efd89da
.word 0x3e5dbf76
.word 0x7ddb9da0
.word 0x7ded3ae1
.word 0x40945fb2
.word 0x7f097eb9
.word 0x7ded3ae1
.word 0x40945fb2
.word 0x7f097eb9
.word 0x7ded3ae1
.word 0x40945fb2
.word 0x7f097eb9
.word 0x7ded3ae1
.word 0x40945fb2
.word 0x7f097eb9
.word 0x7ded3ae1
.word 0x40945fb2
.word 0x7f097eb9
.word 0x7f168405
.word 0x3f92771a
.word 0x7f2c3aa4
.word 0x7f168405
.word 0x3f92771a
.word 0x7f2c3aa4
.word 0x7f168405
.word 0x3f92771a
.word 0x7f2c3aa4
.word 0x7f168405
.word 0x3f92771a
.word 0x7f2c3aa4
.word 0x7f168405
.word 0x3f92771a
.word 0x7f2c3aa4
.word 0x7d60a082
.word 0x41127dc4
.word 0x7f0089e4
.word 0x7d60a082
.word 0x41127dc4
.word 0x7f0089e4
.word 0x7d60a082
.word 0x41127dc4
.word 0x7f0089e4
.word 0x7d60a082
.word 0x41127dc4
.word 0x7f0089e4
.word 0x7d60a082
.word 0x41127dc4
.word 0x7f0089e4
.word 0x7d5edc92
.word 0x40544a7b
.word 0x7e38cf80
.word 0x7d5edc92
.word 0x40544a7b
.word 0x7e38cf80
.word 0x7d5edc92
.word 0x40544a7b
.word 0x7e38cf80
.word 0x7d5edc92
.word 0x40544a7b
.word 0x7e38cf80
.word 0x7d5edc92
.word 0x40544a7b
.word 0x7e38cf80
.word 0x7dbacfb2
.word 0x4068a6d7
.word 0x7ea9c5f9
.word 0x7dbacfb2
.word 0x4068a6d7
.word 0x7ea9c5f9
.word 0x7dbacfb2
.word 0x4068a6d7
.word 0x7ea9c5f9
.word 0x7dbacfb2
.word 0x4068a6d7
.word 0x7ea9c5f9
.word 0x7dbacfb2
.word 0x4068a6d7
.word 0x7ea9c5f9
.word 0x7f2147aa
.word 0x3e272c67
.word 0x7dd2a373
.word 0x7f2147aa
.word 0x3e272c67
.word 0x7dd2a373
.word 0x7f2147aa
.word 0x3e272c67
.word 0x7dd2a373
.word 0x7f2147aa
.word 0x3e272c67
.word 0x7dd2a373
.word 0x7f2147aa
.word 0x3e272c67
.word 0x7dd2a373
.word 0x7ed6da71
.word 0x3fd7ca8e
.word 0x7f351b75
.word 0x7ed6da71
.word 0x3fd7ca8e
.word 0x7f351b75
.word 0x7ed6da71
.word 0x3fd7ca8e
.word 0x7f351b75
.word 0x7ed6da71
.word 0x3fd7ca8e
.word 0x7f351b75
.word 0x7ed6da71
.word 0x3fd7ca8e
.word 0x7f351b75
.word 0x7f34e60e
.word 0x3e8d1155
.word 0x7e475deb
.word 0x7f34e60e
.word 0x3e8d1155
.word 0x7e475deb
.word 0x7f34e60e
.word 0x3e8d1155
.word 0x7e475deb
.word 0x7f34e60e
.word 0x3e8d1155
.word 0x7e475deb
.word 0x7f34e60e
.word 0x3e8d1155
.word 0x7e475deb
.word 0x7f063ff4
.word 0x3fa075c6
.word 0x7f284b78
.word 0x7f063ff4
.word 0x3fa075c6
.word 0x7f284b78
.word 0x7f063ff4
.word 0x3fa075c6
.word 0x7f284b78
.word 0x7f063ff4
.word 0x3fa075c6
.word 0x7f284b78
.word 0x7f063ff4
.word 0x3fa075c6
.word 0x7f284b78
.word 0x7eb790e1
.word 0x3ffc192a
.word 0x7f34c4a9
.word 0x7eb790e1
.word 0x3ffc192a
.word 0x7f34c4a9
.word 0x7eb790e1
.word 0x3ffc192a
.word 0x7f34c4a9
.word 0x7eb790e1
.word 0x3ffc192a
.word 0x7f34c4a9
.word 0x7eb790e1
.word 0x3ffc192a
.word 0x7f34c4a9
.word 0x7eadb366
.word 0x3f96e747
.word 0x7eccc816
.word 0x7eadb366
.word 0x3f96e747
.word 0x7eccc816
.word 0x7eadb366
.word 0x3f96e747
.word 0x7eccc816
.word 0x7eadb366
.word 0x3f96e747
.word 0x7eccc816
.word 0x7eadb366
.word 0x3f96e747
.word 0x7eccc816
.word 0x7ec4ab84
.word 0x3fad20ce
.word 0x7f05011c
.word 0x7ec4ab84
.word 0x3fad20ce
.word 0x7f05011c
.word 0x7ec4ab84
.word 0x3fad20ce
.word 0x7f05011c
.word 0x7ec4ab84
.word 0x3fad20ce
.word 0x7f05011c
.word 0x7ec4ab84
.word 0x3fad20ce
.word 0x7f05011c
.word 0x7eeb35f0
.word 0x3f534a7c
.word 0x7ec221e4
.word 0x7eeb35f0
.word 0x3f534a7c
.word 0x7ec221e4
.word 0x7eeb35f0
.word 0x3f534a7c
.word 0x7ec221e4
.word 0x7eeb35f0
.word 0x3f534a7c
.word 0x7ec221e4
.word 0x7eeb35f0
.word 0x3f534a7c
.word 0x7ec221e4
.word 0x7f2f329c
.word 0x3ef8b546
.word 0x7eaa3516
.word 0x7f2f329c
.word 0x3ef8b546
.word 0x7eaa3516
.word 0x7f2f329c
.word 0x3ef8b546
.word 0x7eaa3516
.word 0x7f2f329c
.word 0x3ef8b546
.word 0x7eaa3516
.word 0x7f2f329c
.word 0x3ef8b546
.word 0x7eaa3516
.word 0x7ed7b43e
.word 0x3fad2d8b
.word 0x7f11eb2e
.word 0x7ed7b43e
.word 0x3fad2d8b
.word 0x7f11eb2e
.word 0x7ed7b43e
.word 0x3fad2d8b
.word 0x7f11eb2e
.word 0x7ed7b43e
.word 0x3fad2d8b
.word 0x7f11eb2e
.word 0x7ed7b43e
.word 0x3fad2d8b
.word 0x7f11eb2e
.word 0x7f14462d
.word 0x3f284ddf
.word 0x7ec2f650
.word 0x7f14462d
.word 0x3f284ddf
.word 0x7ec2f650
.word 0x7f14462d
.word 0x3f284ddf
.word 0x7ec2f650
.word 0x7f14462d
.word 0x3f284ddf
.word 0x7ec2f650
.word 0x7f14462d
.word 0x3f284ddf
.word 0x7ec2f650
.word 0x7e3ed7f8
.word 0x3f8ea3ff
.word 0x7e54ac1b
.word 0x7e3ed7f8
.word 0x3f8ea3ff
.word 0x7e54ac1b
.word 0x7e3ed7f8
.word 0x3f8ea3ff
.word 0x7e54ac1b
.word 0x7e3ed7f8
.word 0x3f8ea3ff
.word 0x7e54ac1b
.word 0x7e3ed7f8
.word 0x3f8ea3ff
.word 0x7e54ac1b
.word 0x7da2fbeb
.word 0x40a8f8b9
.word 0x7ed72759
.word 0x7da2fbeb
.word 0x40a8f8b9
.word 0x7ed72759
.word 0x7da2fbeb
.word 0x40a8f8b9
.word 0x7ed72759
.word 0x7da2fbeb
.word 0x40a8f8b9
.word 0x7ed72759
.word 0x7da2fbeb
.word 0x40a8f8b9
.word 0x7ed72759
.word 0x7ed54a27
.word 0x3fb4bbbd
.word 0x7f16948f
.word 0x7ed54a27
.word 0x3fb4bbbd
.word 0x7f16948f
.word 0x7ed54a27
.word 0x3fb4bbbd
.word 0x7f16948f
.word 0x7ed54a27
.word 0x3fb4bbbd
.word 0x7f16948f
.word 0x7ed54a27
.word 0x3fb4bbbd
.word 0x7f16948f
.word 0x7e7a5ab2
.word 0x3fcb88d9
.word 0x7ec70bbf
.word 0x7e7a5ab2
.word 0x3fcb88d9
.word 0x7ec70bbf
.word 0x7e7a5ab2
.word 0x3fcb88d9
.word 0x7ec70bbf
.word 0x7e7a5ab2
.word 0x3fcb88d9
.word 0x7ec70bbf
.word 0x7e7a5ab2
.word 0x3fcb88d9
.word 0x7ec70bbf
.word 0x7f0b3cb2
.word 0x3f4470eb
.word 0x7ed5afc7
.word 0x7f0b3cb2
.word 0x3f4470eb
.word 0x7ed5afc7
.word 0x7f0b3cb2
.word 0x3f4470eb
.word 0x7ed5afc7
.word 0x7f0b3cb2
.word 0x3f4470eb
.word 0x7ed5afc7
.word 0x7f0b3cb2
.word 0x3f4470eb
.word 0x7ed5afc7
.word 0x7e045cbd
.word 0x402fd438
.word 0x7eb5d23f
.word 0x7e045cbd
.word 0x402fd438
.word 0x7eb5d23f
.word 0x7e045cbd
.word 0x402fd438
.word 0x7eb5d23f
.word 0x7e045cbd
.word 0x402fd438
.word 0x7eb5d23f
.word 0x7e045cbd
.word 0x402fd438
.word 0x7eb5d23f
.word 0x7b414a12
.word 0x434b3911
.word 0x7f1970d3
.word 0x7b414a12
.word 0x434b3911
.word 0x7f1970d3
.word 0x7b414a12
.word 0x434b3911
.word 0x7f1970d3
.word 0x7b414a12
.word 0x434b3911
.word 0x7f1970d3
.word 0x7b414a12
.word 0x434b3911
.word 0x7f1970d3
.word 0x7ea90209
.word 0x3ed502b1
.word 0x7e0ca079
.word 0x7ea90209
.word 0x3ed502b1
.word 0x7e0ca079
.word 0x7ea90209
.word 0x3ed502b1
.word 0x7e0ca079
.word 0x7ea90209
.word 0x3ed502b1
.word 0x7e0ca079
.word 0x7ea90209
.word 0x3ed502b1
.word 0x7e0ca079
.word 0x7ec906ca
.word 0x3d125993
.word 0x7c65d86c
.word 0x7ec906ca
.word 0x3d125993
.word 0x7c65d86c
.word 0x7ec906ca
.word 0x3d125993
.word 0x7c65d86c
.word 0x7ec906ca
.word 0x3d125993
.word 0x7c65d86c
.word 0x7ec906ca
.word 0x3d125993
.word 0x7c65d86c
.word 0x7ec0a218
.word 0x3f87b31d
.word 0x7ecc3884
.word 0x7ec0a218
.word 0x3f87b31d
.word 0x7ecc3884
.word 0x7ec0a218
.word 0x3f87b31d
.word 0x7ecc3884
.word 0x7ec0a218
.word 0x3f87b31d
.word 0x7ecc3884
.word 0x7ec0a218
.word 0x3f87b31d
.word 0x7ecc3884
.word 0x7ea18570
.word 0x400ba263
.word 0x7f3033d3
.word 0x7ea18570
.word 0x400ba263
.word 0x7f3033d3
.word 0x7ea18570
.word 0x400ba263
.word 0x7f3033d3
.word 0x7ea18570
.word 0x400ba263
.word 0x7f3033d3
.word 0x7ea18570
.word 0x400ba263
.word 0x7f3033d3
.word 0x7ee00183
.word 0x3fc66c5d
.word 0x7f2d9ffe
.word 0x7ee00183
.word 0x3fc66c5d
.word 0x7f2d9ffe
.word 0x7ee00183
.word 0x3fc66c5d
.word 0x7f2d9ffe
.word 0x7ee00183
.word 0x3fc66c5d
.word 0x7f2d9ffe
.word 0x7ee00183
.word 0x3fc66c5d
.word 0x7f2d9ffe
.word 0x7e87da62
.word 0x3fa5c38c
.word 0x7eafef0e
.word 0x7e87da62
.word 0x3fa5c38c
.word 0x7eafef0e
.word 0x7e87da62
.word 0x3fa5c38c
.word 0x7eafef0e
.word 0x7e87da62
.word 0x3fa5c38c
.word 0x7eafef0e
.word 0x7e87da62
.word 0x3fa5c38c
.word 0x7eafef0e
.word 0x7dc95443
.word 0x40de2b56
.word 0x7f2eb928
.word 0x7dc95443
.word 0x40de2b56
.word 0x7f2eb928
.word 0x7dc95443
.word 0x40de2b56
.word 0x7f2eb928
.word 0x7dc95443
.word 0x40de2b56
.word 0x7f2eb928
.word 0x7dc95443
.word 0x40de2b56
.word 0x7f2eb928
.word 0x7e473131
.word 0x3fcec9ce
.word 0x7ea0e69b
.word 0x7e473131
.word 0x3fcec9ce
.word 0x7ea0e69b
.word 0x7e473131
.word 0x3fcec9ce
.word 0x7ea0e69b
.word 0x7e473131
.word 0x3fcec9ce
.word 0x7ea0e69b
.word 0x7e473131
.word 0x3fcec9ce
.word 0x7ea0e69b
.word 0x7e38bbf7
.word 0x401c0856
.word 0x7ee1311d
.word 0x7e38bbf7
.word 0x401c0856
.word 0x7ee1311d
.word 0x7e38bbf7
.word 0x401c0856
.word 0x7ee1311d
.word 0x7e38bbf7
.word 0x401c0856
.word 0x7ee1311d
.word 0x7e38bbf7
.word 0x401c0856
.word 0x7ee1311d
.word 0x7e4168bc
.word 0x3f94e7f4
.word 0x7e60ff95
.word 0x7e4168bc
.word 0x3f94e7f4
.word 0x7e60ff95
.word 0x7e4168bc
.word 0x3f94e7f4
.word 0x7e60ff95
.word 0x7e4168bc
.word 0x3f94e7f4
.word 0x7e60ff95
.word 0x7e4168bc
.word 0x3f94e7f4
.word 0x7e60ff95
.word 0x7f1e9f2e
.word 0x3e82ca7f
.word 0x7e22149c
.word 0x7f1e9f2e
.word 0x3e82ca7f
.word 0x7e22149c
.word 0x7f1e9f2e
.word 0x3e82ca7f
.word 0x7e22149c
.word 0x7f1e9f2e
.word 0x3e82ca7f
.word 0x7e22149c
.word 0x7f1e9f2e
.word 0x3e82ca7f
.word 0x7e22149c
.word 0x7ea69533
.word 0x40009bc1
.word 0x7f275fe8
.word 0x7ea69533
.word 0x40009bc1
.word 0x7f275fe8
.word 0x7ea69533
.word 0x40009bc1
.word 0x7f275fe8
.word 0x7ea69533
.word 0x40009bc1
.word 0x7f275fe8
.word 0x7ea69533
.word 0x40009bc1
.word 0x7f275fe8
.word 0x7eca3505
.word 0x3fe2f173
.word 0x7f334186
.word 0x7eca3505
.word 0x3fe2f173
.word 0x7f334186
.word 0x7eca3505
.word 0x3fe2f173
.word 0x7f334186
.word 0x7eca3505
.word 0x3fe2f173
.word 0x7f334186
.word 0x7eca3505
.word 0x3fe2f173
.word 0x7f334186
.word 0x7f3a6931
.word 0x3f2b4da6
.word 0x7ef9799d
.word 0x7f3a6931
.word 0x3f2b4da6
.word 0x7ef9799d
.word 0x7f3a6931
.word 0x3f2b4da6
.word 0x7ef9799d
.word 0x7f3a6931
.word 0x3f2b4da6
.word 0x7ef9799d
.word 0x7f3a6931
.word 0x3f2b4da6
.word 0x7ef9799d
.word 0x7dc930f1
.word 0x3ddeb217
.word 0x7c2f0468
.word 0x7dc930f1
.word 0x3ddeb217
.word 0x7c2f0468
.word 0x7dc930f1
.word 0x3ddeb217
.word 0x7c2f0468
.word 0x7dc930f1
.word 0x3ddeb217
.word 0x7c2f0468
.word 0x7dc930f1
.word 0x3ddeb217
.word 0x7c2f0468
.word 0x7e868e75
.word 0x3fc86b61
.word 0x7ed2af79
.word 0x7e868e75
.word 0x3fc86b61
.word 0x7ed2af79
.word 0x7e868e75
.word 0x3fc86b61
.word 0x7ed2af79
.word 0x7e868e75
.word 0x3fc86b61
.word 0x7ed2af79
.word 0x7e868e75
.word 0x3fc86b61
.word 0x7ed2af79
.word 0x7f3c37fe
.word 0x3f2ba417
.word 0x7efc6419
.word 0x7f3c37fe
.word 0x3f2ba417
.word 0x7efc6419
.word 0x7f3c37fe
.word 0x3f2ba417
.word 0x7efc6419
.word 0x7f3c37fe
.word 0x3f2ba417
.word 0x7efc6419
.word 0x7f3c37fe
.word 0x3f2ba417
.word 0x7efc6419
.word 0x7de08613
.word 0x40b4efdc
.word 0x7f1eb0a4
.word 0x7de08613
.word 0x40b4efdc
.word 0x7f1eb0a4
.word 0x7de08613
.word 0x40b4efdc
.word 0x7f1eb0a4
.word 0x7de08613
.word 0x40b4efdc
.word 0x7f1eb0a4
.word 0x7de08613
.word 0x40b4efdc
.word 0x7f1eb0a4
.word 0x7f2dbb49
.word 0x3f642cc4
.word 0x7f1ad92f
.word 0x7f2dbb49
.word 0x3f642cc4
.word 0x7f1ad92f
.word 0x7f2dbb49
.word 0x3f642cc4
.word 0x7f1ad92f
.word 0x7f2dbb49
.word 0x3f642cc4
.word 0x7f1ad92f
.word 0x7f2dbb49
.word 0x3f642cc4
.word 0x7f1ad92f
.word 0x7dc32184
.word 0x3f984b7b
.word 0x7de82adf
.word 0x7dc32184
.word 0x3f984b7b
.word 0x7de82adf
.word 0x7dc32184
.word 0x3f984b7b
.word 0x7de82adf
.word 0x7dc32184
.word 0x3f984b7b
.word 0x7de82adf
.word 0x7dc32184
.word 0x3f984b7b
.word 0x7de82adf
.word 0x7f0b294d
.word 0x3e702ea5
.word 0x7e029014
.word 0x7f0b294d
.word 0x3e702ea5
.word 0x7e029014
.word 0x7f0b294d
.word 0x3e702ea5
.word 0x7e029014
.word 0x7f0b294d
.word 0x3e702ea5
.word 0x7e029014
.word 0x7f0b294d
.word 0x3e702ea5
.word 0x7e029014
.word 0x7e9a21ed
.word 0x4016f6d0
.word 0x7f35c8f6
.word 0x7e9a21ed
.word 0x4016f6d0
.word 0x7f35c8f6
.word 0x7e9a21ed
.word 0x4016f6d0
.word 0x7f35c8f6
.word 0x7e9a21ed
.word 0x4016f6d0
.word 0x7f35c8f6
.word 0x7e9a21ed
.word 0x4016f6d0
.word 0x7f35c8f6
.word 0x7f3a8ee5
.word 0x3ed094c0
.word 0x7e980081
.word 0x7f3a8ee5
.word 0x3ed094c0
.word 0x7e980081
.word 0x7f3a8ee5
.word 0x3ed094c0
.word 0x7e980081
.word 0x7f3a8ee5
.word 0x3ed094c0
.word 0x7e980081
.word 0x7f3a8ee5
.word 0x3ed094c0
.word 0x7e980081
.word 0x7e7f5f89
.word 0x401a22b0
.word 0x7f19c214
.word 0x7e7f5f89
.word 0x401a22b0
.word 0x7f19c214
.word 0x7e7f5f89
.word 0x401a22b0
.word 0x7f19c214
.word 0x7e7f5f89
.word 0x401a22b0
.word 0x7f19c214
.word 0x7e7f5f89
.word 0x401a22b0
.word 0x7f19c214
.word 0x7e091acb
.word 0x408d73d3
.word 0x7f178395
.word 0x7e091acb
.word 0x408d73d3
.word 0x7f178395
.word 0x7e091acb
.word 0x408d73d3
.word 0x7f178395
.word 0x7e091acb
.word 0x408d73d3
.word 0x7f178395
.word 0x7e091acb
.word 0x408d73d3
.word 0x7f178395
.word 0x7f1006e7
.word 0x3f232351
.word 0x7eb79087
.word 0x7f1006e7
.word 0x3f232351
.word 0x7eb79087
.word 0x7f1006e7
.word 0x3f232351
.word 0x7eb79087
.word 0x7f1006e7
.word 0x3f232351
.word 0x7eb79087
.word 0x7f1006e7
.word 0x3f232351
.word 0x7eb79087
.word 0x7f2ead5d
.word 0x3f5c215d
.word 0x7f1633bf
.word 0x7f2ead5d
.word 0x3f5c215d
.word 0x7f1633bf
.word 0x7f2ead5d
.word 0x3f5c215d
.word 0x7f1633bf
.word 0x7f2ead5d
.word 0x3f5c215d
.word 0x7f1633bf
.word 0x7f2ead5d
.word 0x3f5c215d
.word 0x7f1633bf
.word 0x7d823841
.word 0x40f95742
.word 0x7efdaa35
.word 0x7d823841
.word 0x40f95742
.word 0x7efdaa35
.word 0x7d823841
.word 0x40f95742
.word 0x7efdaa35
.word 0x7d823841
.word 0x40f95742
.word 0x7efdaa35
.word 0x7d823841
.word 0x40f95742
.word 0x7efdaa35
.word 0x7efabe59
.word 0x3f9cc009
.word 0x7f198816
.word 0x7efabe59
.word 0x3f9cc009
.word 0x7f198816
.word 0x7efabe59
.word 0x3f9cc009
.word 0x7f198816
.word 0x7efabe59
.word 0x3f9cc009
.word 0x7f198816
.word 0x7efabe59
.word 0x3f9cc009
.word 0x7f198816
.word 0x7f215d15
.word 0x3f120cac
.word 0x7eb81e27
.word 0x7f215d15
.word 0x3f120cac
.word 0x7eb81e27
.word 0x7f215d15
.word 0x3f120cac
.word 0x7eb81e27
.word 0x7f215d15
.word 0x3f120cac
.word 0x7eb81e27
.word 0x7f215d15
.word 0x3f120cac
.word 0x7eb81e27
.word 0x7eefa438
.word 0x3fb8a8b3
.word 0x7f2cdbf4
.word 0x7eefa438
.word 0x3fb8a8b3
.word 0x7f2cdbf4
.word 0x7eefa438
.word 0x3fb8a8b3
.word 0x7f2cdbf4
.word 0x7eefa438
.word 0x3fb8a8b3
.word 0x7f2cdbf4
.word 0x7eefa438
.word 0x3fb8a8b3
.word 0x7f2cdbf4
.word 0x7e171200
.word 0x3f84fd3a
.word 0x7e1cf56f
.word 0x7e171200
.word 0x3f84fd3a
.word 0x7e1cf56f
.word 0x7e171200
.word 0x3f84fd3a
.word 0x7e1cf56f
.word 0x7e171200
.word 0x3f84fd3a
.word 0x7e1cf56f
.word 0x7e171200
.word 0x3f84fd3a
.word 0x7e1cf56f
.word 0x7e2950a7
.word 0x3f83b4cc
.word 0x7e2e37b3
.word 0x7e2950a7
.word 0x3f83b4cc
.word 0x7e2e37b3
.word 0x7e2950a7
.word 0x3f83b4cc
.word 0x7e2e37b3
.word 0x7e2950a7
.word 0x3f83b4cc
.word 0x7e2e37b3
.word 0x7e2950a7
.word 0x3f83b4cc
.word 0x7e2e37b3
.word 0x7f375c30
.word 0x3ec37d92
.word 0x7e8c052a
.word 0x7f375c30
.word 0x3ec37d92
.word 0x7e8c052a
.word 0x7f375c30
.word 0x3ec37d92
.word 0x7e8c052a
.word 0x7f375c30
.word 0x3ec37d92
.word 0x7e8c052a
.word 0x7f375c30
.word 0x3ec37d92
.word 0x7e8c052a
.word 0x7f33e876
.word 0x3f86f814
.word 0x7f3db40b
.word 0x7f33e876
.word 0x3f86f814
.word 0x7f3db40b
.word 0x7f33e876
.word 0x3f86f814
.word 0x7f3db40b
.word 0x7f33e876
.word 0x3f86f814
.word 0x7f3db40b
.word 0x7f33e876
.word 0x3f86f814
.word 0x7f3db40b
.word 0x7f37a6a0
.word 0x3eef63f4
.word 0x7eabbc44
.word 0x7f37a6a0
.word 0x3eef63f4
.word 0x7eabbc44
.word 0x7f37a6a0
.word 0x3eef63f4
.word 0x7eabbc44
.word 0x7f37a6a0
.word 0x3eef63f4
.word 0x7eabbc44
.word 0x7f37a6a0
.word 0x3eef63f4
.word 0x7eabbc44
.word 0x7e470bc0
.word 0x402b028e
.word 0x7f04f6d6
.word 0x7e470bc0
.word 0x402b028e
.word 0x7f04f6d6
.word 0x7e470bc0
.word 0x402b028e
.word 0x7f04f6d6
.word 0x7e470bc0
.word 0x402b028e
.word 0x7f04f6d6
.word 0x7e470bc0
.word 0x402b028e
.word 0x7f04f6d6
.word 0x7caba537
.word 0x41200701
.word 0x7e5697ea
.word 0x7caba537
.word 0x41200701
.word 0x7e5697ea
.word 0x7caba537
.word 0x41200701
.word 0x7e5697ea
.word 0x7caba537
.word 0x41200701
.word 0x7e5697ea
.word 0x7caba537
.word 0x41200701
.word 0x7e5697ea
.word 0x7e888938
.word 0x3da6ec21
.word 0x7cb20dd5
.word 0x7e888938
.word 0x3da6ec21
.word 0x7cb20dd5
.word 0x7e888938
.word 0x3da6ec21
.word 0x7cb20dd5
.word 0x7e888938
.word 0x3da6ec21
.word 0x7cb20dd5
.word 0x7e888938
.word 0x3da6ec21
.word 0x7cb20dd5
.word 0x7e2e22cb
.word 0x40121c20
.word 0x7ec6c5f4
.word 0x7e2e22cb
.word 0x40121c20
.word 0x7ec6c5f4
.word 0x7e2e22cb
.word 0x40121c20
.word 0x7ec6c5f4
.word 0x7e2e22cb
.word 0x40121c20
.word 0x7ec6c5f4
.word 0x7e2e22cb
.word 0x40121c20
.word 0x7ec6c5f4
.word 0x7f1d1eb3
.word 0x3f67748e
.word 0x7f0e0e3c
.word 0x7f1d1eb3
.word 0x3f67748e
.word 0x7f0e0e3c
.word 0x7f1d1eb3
.word 0x3f67748e
.word 0x7f0e0e3c
.word 0x7f1d1eb3
.word 0x3f67748e
.word 0x7f0e0e3c
.word 0x7f1d1eb3
.word 0x3f67748e
.word 0x7f0e0e3c
.word 0x7f23b468
.word 0x3f7205fd
.word 0x7f1ac45f
.word 0x7f23b468
.word 0x3f7205fd
.word 0x7f1ac45f
.word 0x7f23b468
.word 0x3f7205fd
.word 0x7f1ac45f
.word 0x7f23b468
.word 0x3f7205fd
.word 0x7f1ac45f
.word 0x7f23b468
.word 0x3f7205fd
.word 0x7f1ac45f
.word 0x7f1bcf66
.word 0x3f9b5a50
.word 0x7f3d1b15
.word 0x7f1bcf66
.word 0x3f9b5a50
.word 0x7f3d1b15
.word 0x7f1bcf66
.word 0x3f9b5a50
.word 0x7f3d1b15
.word 0x7f1bcf66
.word 0x3f9b5a50
.word 0x7f3d1b15
.word 0x7f1bcf66
.word 0x3f9b5a50
.word 0x7f3d1b15
.word 0x7e7d2ec5
.word 0x3f2d33bc
.word 0x7e2b4bc6
.word 0x7e7d2ec5
.word 0x3f2d33bc
.word 0x7e2b4bc6
.word 0x7e7d2ec5
.word 0x3f2d33bc
.word 0x7e2b4bc6
.word 0x7e7d2ec5
.word 0x3f2d33bc
.word 0x7e2b4bc6
.word 0x7e7d2ec5
.word 0x3f2d33bc
.word 0x7e2b4bc6
.word 0x7ecc83f6
.word 0x3fbb3bb8
.word 0x7f15941a
.word 0x7ecc83f6
.word 0x3fbb3bb8
.word 0x7f15941a
.word 0x7ecc83f6
.word 0x3fbb3bb8
.word 0x7f15941a
.word 0x7ecc83f6
.word 0x3fbb3bb8
.word 0x7f15941a
.word 0x7ecc83f6
.word 0x3fbb3bb8
.word 0x7f15941a
.word 0x7e0049cc
.word 0x4093e107
.word 0x7f14364a
.word 0x7e0049cc
.word 0x4093e107
.word 0x7f14364a
.word 0x7e0049cc
.word 0x4093e107
.word 0x7f14364a
.word 0x7e0049cc
.word 0x4093e107
.word 0x7f14364a
.word 0x7e0049cc
.word 0x4093e107
.word 0x7f14364a
.word 0x7e488955
.word 0x3fb3c213
.word 0x7e8cd00e
.word 0x7e488955
.word 0x3fb3c213
.word 0x7e8cd00e
.word 0x7e488955
.word 0x3fb3c213
.word 0x7e8cd00e
.word 0x7e488955
.word 0x3fb3c213
.word 0x7e8cd00e
.word 0x7e488955
.word 0x3fb3c213
.word 0x7e8cd00e
.word 0x7f25c226
.word 0x3f4e711a
.word 0x7f05ab76
.word 0x7f25c226
.word 0x3f4e711a
.word 0x7f05ab76
.word 0x7f25c226
.word 0x3f4e711a
.word 0x7f05ab76
.word 0x7f25c226
.word 0x3f4e711a
.word 0x7f05ab76
.word 0x7f25c226
.word 0x3f4e711a
.word 0x7f05ab76
.word 0x7ecacb44
.word 0x3fed29cb
.word 0x7f3bdf4a
.word 0x7ecacb44
.word 0x3fed29cb
.word 0x7f3bdf4a
.word 0x7ecacb44
.word 0x3fed29cb
.word 0x7f3bdf4a
.word 0x7ecacb44
.word 0x3fed29cb
.word 0x7f3bdf4a
.word 0x7ecacb44
.word 0x3fed29cb
.word 0x7f3bdf4a
.word 0x7ed09405
.word 0x3d4bec9d
.word 0x7ca62628
.word 0x7ed09405
.word 0x3d4bec9d
.word 0x7ca62628
.word 0x7ed09405
.word 0x3d4bec9d
.word 0x7ca62628
.word 0x7ed09405
.word 0x3d4bec9d
.word 0x7ca62628
.word 0x7ed09405
.word 0x3d4bec9d
.word 0x7ca62628
.word 0x7ecad9d0
.word 0x3e8e173c
.word 0x7de12e76
.word 0x7ecad9d0
.word 0x3e8e173c
.word 0x7de12e76
.word 0x7ecad9d0
.word 0x3e8e173c
.word 0x7de12e76
.word 0x7ecad9d0
.word 0x3e8e173c
.word 0x7de12e76
.word 0x7ecad9d0
.word 0x3e8e173c
.word 0x7de12e76
.word 0x7c8de66d
.word 0x4224b40d
.word 0x7f3696d7
.word 0x7c8de66d
.word 0x4224b40d
.word 0x7f3696d7
.word 0x7c8de66d
.word 0x4224b40d
.word 0x7f3696d7
.word 0x7c8de66d
.word 0x4224b40d
.word 0x7f3696d7
.word 0x7c8de66d
.word 0x4224b40d
.word 0x7f3696d7
.word 0x7f1f23e5
.word 0x3e47728f
.word 0x7df7f83d
.word 0x7f1f23e5
.word 0x3e47728f
.word 0x7df7f83d
.word 0x7f1f23e5
.word 0x3e47728f
.word 0x7df7f83d
.word 0x7f1f23e5
.word 0x3e47728f
.word 0x7df7f83d
.word 0x7f1f23e5
.word 0x3e47728f
.word 0x7df7f83d
.word 0x7e839278
.word 0x3f45d015
.word 0x7e4b5552
.word 0x7e839278
.word 0x3f45d015
.word 0x7e4b5552
.word 0x7e839278
.word 0x3f45d015
.word 0x7e4b5552
.word 0x7e839278
.word 0x3f45d015
.word 0x7e4b5552
.word 0x7e839278
.word 0x3f45d015
.word 0x7e4b5552
.word 0x7d83eb38
.word 0x3f984c25
.word 0x7d9cf5cd
.word 0x7d83eb38
.word 0x3f984c25
.word 0x7d9cf5cd
.word 0x7d83eb38
.word 0x3f984c25
.word 0x7d9cf5cd
.word 0x7d83eb38
.word 0x3f984c25
.word 0x7d9cf5cd
.word 0x7d83eb38
.word 0x3f984c25
.word 0x7d9cf5cd
.word 0x7eb2f0a0
.word 0x3f84e6dc
.word 0x7eb9cae1
.word 0x7eb2f0a0
.word 0x3f84e6dc
.word 0x7eb9cae1
.word 0x7eb2f0a0
.word 0x3f84e6dc
.word 0x7eb9cae1
.word 0x7eb2f0a0
.word 0x3f84e6dc
.word 0x7eb9cae1
.word 0x7eb2f0a0
.word 0x3f84e6dc
.word 0x7eb9cae1
.word 0x7f22fef2
.word 0x3f95bca2
.word 0x7f3eacfb
.word 0x7f22fef2
.word 0x3f95bca2
.word 0x7f3eacfb
.word 0x7f22fef2
.word 0x3f95bca2
.word 0x7f3eacfb
.word 0x7f22fef2
.word 0x3f95bca2
.word 0x7f3eacfb
.word 0x7f22fef2
.word 0x3f95bca2
.word 0x7f3eacfb
.word 0x7e8bd6b8
.word 0x3eacb626
.word 0x7dbcaf87
.word 0x7e8bd6b8
.word 0x3eacb626
.word 0x7dbcaf87
.word 0x7e8bd6b8
.word 0x3eacb626
.word 0x7dbcaf87
.word 0x7e8bd6b8
.word 0x3eacb626
.word 0x7dbcaf87
.word 0x7e8bd6b8
.word 0x3eacb626
.word 0x7dbcaf87
.word 0x7e41bbe4
.word 0x3fb04583
.word 0x7e8565c7
.word 0x7e41bbe4
.word 0x3fb04583
.word 0x7e8565c7
.word 0x7e41bbe4
.word 0x3fb04583
.word 0x7e8565c7
.word 0x7e41bbe4
.word 0x3fb04583
.word 0x7e8565c7
.word 0x7e41bbe4
.word 0x3fb04583
.word 0x7e8565c7
.word 0x7eebcd6f
.word 0x3e77b7b4
.word 0x7de42c6c
.word 0x7eebcd6f
.word 0x3e77b7b4
.word 0x7de42c6c
.word 0x7eebcd6f
.word 0x3e77b7b4
.word 0x7de42c6c
.word 0x7eebcd6f
.word 0x3e77b7b4
.word 0x7de42c6c
.word 0x7eebcd6f
.word 0x3e77b7b4
.word 0x7de42c6c
.word 0x7c9cad6c
.word 0x42092539
.word 0x7f27df2e
.word 0x7c9cad6c
.word 0x42092539
.word 0x7f27df2e
.word 0x7c9cad6c
.word 0x42092539
.word 0x7f27df2e
.word 0x7c9cad6c
.word 0x42092539
.word 0x7f27df2e
.word 0x7c9cad6c
.word 0x42092539
.word 0x7f27df2e
.word 0x7d9bd969
.word 0x40655a0f
.word 0x7e8ba04e
.word 0x7d9bd969
.word 0x40655a0f
.word 0x7e8ba04e
.word 0x7d9bd969
.word 0x40655a0f
.word 0x7e8ba04e
.word 0x7d9bd969
.word 0x40655a0f
.word 0x7e8ba04e
.word 0x7d9bd969
.word 0x40655a0f
.word 0x7e8ba04e
.word 0x793775d9
.word 0x44221af5
.word 0x7de857ca
.word 0x793775d9
.word 0x44221af5
.word 0x7de857ca
.word 0x793775d9
.word 0x44221af5
.word 0x7de857ca
.word 0x793775d9
.word 0x44221af5
.word 0x7de857ca
.word 0x793775d9
.word 0x44221af5
.word 0x7de857ca
.word 0x7e8294a2
.word 0x3e1e5203
.word 0x7d218322
.word 0x7e8294a2
.word 0x3e1e5203
.word 0x7d218322
.word 0x7e8294a2
.word 0x3e1e5203
.word 0x7d218322
.word 0x7e8294a2
.word 0x3e1e5203
.word 0x7d218322
.word 0x7e8294a2
.word 0x3e1e5203
.word 0x7d218322
.word 0x7e205482
.word 0x3f47070a
.word 0x7df94c35
.word 0x7e205482
.word 0x3f47070a
.word 0x7df94c35
.word 0x7e205482
.word 0x3f47070a
.word 0x7df94c35
.word 0x7e205482
.word 0x3f47070a
.word 0x7df94c35
.word 0x7e205482
.word 0x3f47070a
.word 0x7df94c35
.word 0x7d3f39ad
.word 0x3f8a7c97
.word 0x7d4ee451
.word 0x7d3f39ad
.word 0x3f8a7c97
.word 0x7d4ee451
.word 0x7d3f39ad
.word 0x3f8a7c97
.word 0x7d4ee451
.word 0x7d3f39ad
.word 0x3f8a7c97
.word 0x7d4ee451
.word 0x7d3f39ad
.word 0x3f8a7c97
.word 0x7d4ee451
.word 0x7d9f0870
.word 0x40c409e1
.word 0x7ef39132
.word 0x7d9f0870
.word 0x40c409e1
.word 0x7ef39132
.word 0x7d9f0870
.word 0x40c409e1
.word 0x7ef39132
.word 0x7d9f0870
.word 0x40c409e1
.word 0x7ef39132
.word 0x7d9f0870
.word 0x40c409e1
.word 0x7ef39132
.word 0x7e96ac6a
.word 0x3f82272a
.word 0x7e993536
.word 0x7e96ac6a
.word 0x3f82272a
.word 0x7e993536
.word 0x7e96ac6a
.word 0x3f82272a
.word 0x7e993536
.word 0x7e96ac6a
.word 0x3f82272a
.word 0x7e993536
.word 0x7e96ac6a
.word 0x3f82272a
.word 0x7e993536
.word 0x7f27e812
.word 0x3f699098
.word 0x7f19310e
.word 0x7f27e812
.word 0x3f699098
.word 0x7f19310e
.word 0x7f27e812
.word 0x3f699098
.word 0x7f19310e
.word 0x7f27e812
.word 0x3f699098
.word 0x7f19310e
.word 0x7f27e812
.word 0x3f699098
.word 0x7f19310e
.word 0x7f2cb5d8
.word 0x3f5df921
.word 0x7f15c10f
.word 0x7f2cb5d8
.word 0x3f5df921
.word 0x7f15c10f
.word 0x7f2cb5d8
.word 0x3f5df921
.word 0x7f15c10f
.word 0x7f2cb5d8
.word 0x3f5df921
.word 0x7f15c10f
.word 0x7f2cb5d8
.word 0x3f5df921
.word 0x7f15c10f
.word 0x7f01d495
.word 0x3da38717
.word 0x7d25ddbc
.word 0x7f01d495
.word 0x3da38717
.word 0x7d25ddbc
.word 0x7f01d495
.word 0x3da38717
.word 0x7d25ddbc
.word 0x7f01d495
.word 0x3da38717
.word 0x7d25ddbc
.word 0x7f01d495
.word 0x3da38717
.word 0x7d25ddbc
.word 0x7ec5f2de
.word 0x3f995a39
.word 0x7eed27d5
.word 0x7ec5f2de
.word 0x3f995a39
.word 0x7eed27d5
.word 0x7ec5f2de
.word 0x3f995a39
.word 0x7eed27d5
.word 0x7ec5f2de
.word 0x3f995a39
.word 0x7eed27d5
.word 0x7ec5f2de
.word 0x3f995a39
.word 0x7eed27d5
.word 0x7f36feaa
.word 0x3f39770f
.word 0x7f049324
.word 0x7f36feaa
.word 0x3f39770f
.word 0x7f049324
.word 0x7f36feaa
.word 0x3f39770f
.word 0x7f049324
.word 0x7f36feaa
.word 0x3f39770f
.word 0x7f049324
.word 0x7f36feaa
.word 0x3f39770f
.word 0x7f049324
.word 0x7e8dcb1a
.word 0x3fc451ca
.word 0x7ed9799a
.word 0x7e8dcb1a
.word 0x3fc451ca
.word 0x7ed9799a
.word 0x7e8dcb1a
.word 0x3fc451ca
.word 0x7ed9799a
.word 0x7e8dcb1a
.word 0x3fc451ca
.word 0x7ed9799a
.word 0x7e8dcb1a
.word 0x3fc451ca
.word 0x7ed9799a
.word 0x7b493572
.word 0x42ccaef8
.word 0x7ea0e01d
.word 0x7b493572
.word 0x42ccaef8
.word 0x7ea0e01d
.word 0x7b493572
.word 0x42ccaef8
.word 0x7ea0e01d
.word 0x7b493572
.word 0x42ccaef8
.word 0x7ea0e01d
.word 0x7b493572
.word 0x42ccaef8
.word 0x7ea0e01d
.word 0x7ee23931
.word 0x3ee45990
.word 0x7e49ca15
.word 0x7ee23931
.word 0x3ee45990
.word 0x7e49ca15
.word 0x7ee23931
.word 0x3ee45990
.word 0x7e49ca15
.word 0x7ee23931
.word 0x3ee45990
.word 0x7e49ca15
.word 0x7ee23931
.word 0x3ee45990
.word 0x7e49ca15
.word 0x7e3333bd
.word 0x4005044b
.word 0x7eba39c6
.word 0x7e3333bd
.word 0x4005044b
.word 0x7eba39c6
.word 0x7e3333bd
.word 0x4005044b
.word 0x7eba39c6
.word 0x7e3333bd
.word 0x4005044b
.word 0x7eba39c6
.word 0x7e3333bd
.word 0x4005044b
.word 0x7eba39c6
.word 0x7e0755d0
.word 0x3fa87cca
.word 0x7e322492
.word 0x7e0755d0
.word 0x3fa87cca
.word 0x7e322492
.word 0x7e0755d0
.word 0x3fa87cca
.word 0x7e322492
.word 0x7e0755d0
.word 0x3fa87cca
.word 0x7e322492
.word 0x7e0755d0
.word 0x3fa87cca
.word 0x7e322492
.word 0x7f37e266
.word 0x3e215d18
.word 0x7de7d083
.word 0x7f37e266
.word 0x3e215d18
.word 0x7de7d083
.word 0x7f37e266
.word 0x3e215d18
.word 0x7de7d083
.word 0x7f37e266
.word 0x3e215d18
.word 0x7de7d083
.word 0x7f37e266
.word 0x3e215d18
.word 0x7de7d083
.word 0x7e89c4a3
.word 0x401dba6d
.word 0x7f29c3d8
.word 0x7e89c4a3
.word 0x401dba6d
.word 0x7f29c3d8
.word 0x7e89c4a3
.word 0x401dba6d
.word 0x7f29c3d8
.word 0x7e89c4a3
.word 0x401dba6d
.word 0x7f29c3d8
.word 0x7e89c4a3
.word 0x401dba6d
.word 0x7f29c3d8
.word 0x7e55d3ce
.word 0x3fbeed2d
.word 0x7e9f794e
.word 0x7e55d3ce
.word 0x3fbeed2d
.word 0x7e9f794e
.word 0x7e55d3ce
.word 0x3fbeed2d
.word 0x7e9f794e
.word 0x7e55d3ce
.word 0x3fbeed2d
.word 0x7e9f794e
.word 0x7e55d3ce
.word 0x3fbeed2d
.word 0x7e9f794e
.word 0x7f1d4d3d
.word 0x3f86fc02
.word 0x7f25e290
.word 0x7f1d4d3d
.word 0x3f86fc02
.word 0x7f25e290
.word 0x7f1d4d3d
.word 0x3f86fc02
.word 0x7f25e290
.word 0x7f1d4d3d
.word 0x3f86fc02
.word 0x7f25e290
.word 0x7f1d4d3d
.word 0x3f86fc02
.word 0x7f25e290
.word 0x7ed2fc23
.word 0x3fcdcc0d
.word 0x7f299c14
.word 0x7ed2fc23
.word 0x3fcdcc0d
.word 0x7f299c14
.word 0x7ed2fc23
.word 0x3fcdcc0d
.word 0x7f299c14
.word 0x7ed2fc23
.word 0x3fcdcc0d
.word 0x7f299c14
.word 0x7ed2fc23
.word 0x3fcdcc0d
.word 0x7f299c14
.word 0x7d778bb6
.word 0x40b260f9
.word 0x7eac7cea
.word 0x7d778bb6
.word 0x40b260f9
.word 0x7eac7cea
.word 0x7d778bb6
.word 0x40b260f9
.word 0x7eac7cea
.word 0x7d778bb6
.word 0x40b260f9
.word 0x7eac7cea
.word 0x7d778bb6
.word 0x40b260f9
.word 0x7eac7cea
.word 0x7e961feb
.word 0x400ea7ba
.word 0x7f275021
.word 0x7e961feb
.word 0x400ea7ba
.word 0x7f275021
.word 0x7e961feb
.word 0x400ea7ba
.word 0x7f275021
.word 0x7e961feb
.word 0x400ea7ba
.word 0x7f275021
.word 0x7e961feb
.word 0x400ea7ba
.word 0x7f275021
.word 0x7dc6aaa4
.word 0x3ff50c8e
.word 0x7e3e2b0e
.word 0x7dc6aaa4
.word 0x3ff50c8e
.word 0x7e3e2b0e
.word 0x7dc6aaa4
.word 0x3ff50c8e
.word 0x7e3e2b0e
.word 0x7dc6aaa4
.word 0x3ff50c8e
.word 0x7e3e2b0e
.word 0x7dc6aaa4
.word 0x3ff50c8e
.word 0x7e3e2b0e
.word 0x7d351ba3
.word 0x41507ed5
.word 0x7f13802f
.word 0x7d351ba3
.word 0x41507ed5
.word 0x7f13802f
.word 0x7d351ba3
.word 0x41507ed5
.word 0x7f13802f
.word 0x7d351ba3
.word 0x41507ed5
.word 0x7f13802f
.word 0x7d351ba3
.word 0x41507ed5
.word 0x7f13802f
.word 0x7e010fa7
.word 0x3f32615c
.word 0x7db3dbf0
.word 0x7e010fa7
.word 0x3f32615c
.word 0x7db3dbf0
.word 0x7e010fa7
.word 0x3f32615c
.word 0x7db3dbf0
.word 0x7e010fa7
.word 0x3f32615c
.word 0x7db3dbf0
.word 0x7e010fa7
.word 0x3f32615c
.word 0x7db3dbf0
.word 0x7c8aa06a
.word 0x41a3b353
.word 0x7eb14a7d
.word 0x7c8aa06a
.word 0x41a3b353
.word 0x7eb14a7d
.word 0x7c8aa06a
.word 0x41a3b353
.word 0x7eb14a7d
.word 0x7c8aa06a
.word 0x41a3b353
.word 0x7eb14a7d
.word 0x7c8aa06a
.word 0x41a3b353
.word 0x7eb14a7d
.word 0x7e9424d7
.word 0x3fddd969
.word 0x7f00619d
.word 0x7e9424d7
.word 0x3fddd969
.word 0x7f00619d
.word 0x7e9424d7
.word 0x3fddd969
.word 0x7f00619d
.word 0x7e9424d7
.word 0x3fddd969
.word 0x7f00619d
.word 0x7e9424d7
.word 0x3fddd969
.word 0x7f00619d
.word 0x7f1dcf3e
.word 0x3eb14854
.word 0x7e5a91c1
.word 0x7f1dcf3e
.word 0x3eb14854
.word 0x7e5a91c1
.word 0x7f1dcf3e
.word 0x3eb14854
.word 0x7e5a91c1
.word 0x7f1dcf3e
.word 0x3eb14854
.word 0x7e5a91c1
.word 0x7f1dcf3e
.word 0x3eb14854
.word 0x7e5a91c1
.word 0x7ef87f5a
.word 0x3fc46e61
.word 0x7f3eaca6
.word 0x7ef87f5a
.word 0x3fc46e61
.word 0x7f3eaca6
.word 0x7ef87f5a
.word 0x3fc46e61
.word 0x7f3eaca6
.word 0x7ef87f5a
.word 0x3fc46e61
.word 0x7f3eaca6
.word 0x7ef87f5a
.word 0x3fc46e61
.word 0x7f3eaca6
.word 0x7d3a6060
.word 0x4139001e
.word 0x7f06afbc
.word 0x7d3a6060
.word 0x4139001e
.word 0x7f06afbc
.word 0x7d3a6060
.word 0x4139001e
.word 0x7f06afbc
.word 0x7d3a6060
.word 0x4139001e
.word 0x7f06afbc
.word 0x7d3a6060
.word 0x4139001e
.word 0x7f06afbc
.word 0x7eb60dc2
.word 0x3fb34fd9
.word 0x7eff08d0
.word 0x7eb60dc2
.word 0x3fb34fd9
.word 0x7eff08d0
.word 0x7eb60dc2
.word 0x3fb34fd9
.word 0x7eff08d0
.word 0x7eb60dc2
.word 0x3fb34fd9
.word 0x7eff08d0
.word 0x7eb60dc2
.word 0x3fb34fd9
.word 0x7eff08d0
.word 0x7f214618
.word 0x3f8ff4f9
.word 0x7f3560f6
.word 0x7f214618
.word 0x3f8ff4f9
.word 0x7f3560f6
.word 0x7f214618
.word 0x3f8ff4f9
.word 0x7f3560f6
.word 0x7f214618
.word 0x3f8ff4f9
.word 0x7f3560f6
.word 0x7f214618
.word 0x3f8ff4f9
.word 0x7f3560f6
.word 0x7edeae04
.word 0x3f49655f
.word 0x7eaf2ece
.word 0x7edeae04
.word 0x3f49655f
.word 0x7eaf2ece
.word 0x7edeae04
.word 0x3f49655f
.word 0x7eaf2ece
.word 0x7edeae04
.word 0x3f49655f
.word 0x7eaf2ece
.word 0x7edeae04
.word 0x3f49655f
.word 0x7eaf2ece
.word 0x7f057f28
.word 0x3f5ad721
.word 0x7ee43cef
.word 0x7f057f28
.word 0x3f5ad721
.word 0x7ee43cef
.word 0x7f057f28
.word 0x3f5ad721
.word 0x7ee43cef
.word 0x7f057f28
.word 0x3f5ad721
.word 0x7ee43cef
.word 0x7f057f28
.word 0x3f5ad721
.word 0x7ee43cef
.word 0x7f28177b
.word 0x3eb77ca6
.word 0x7e70f544
.word 0x7f28177b
.word 0x3eb77ca6
.word 0x7e70f544
.word 0x7f28177b
.word 0x3eb77ca6
.word 0x7e70f544
.word 0x7f28177b
.word 0x3eb77ca6
.word 0x7e70f544
.word 0x7f28177b
.word 0x3eb77ca6
.word 0x7e70f544
.word 0x7f12cc2f
.word 0x3f3fdd86
.word 0x7edc0abd
.word 0x7f12cc2f
.word 0x3f3fdd86
.word 0x7edc0abd
.word 0x7f12cc2f
.word 0x3f3fdd86
.word 0x7edc0abd
.word 0x7f12cc2f
.word 0x3f3fdd86
.word 0x7edc0abd
.word 0x7f12cc2f
.word 0x3f3fdd86
.word 0x7edc0abd
.word 0x7cf0e3ae
.word 0x41885868
.word 0x7f004c24
.word 0x7cf0e3ae
.word 0x41885868
.word 0x7f004c24
.word 0x7cf0e3ae
.word 0x41885868
.word 0x7f004c24
.word 0x7cf0e3ae
.word 0x41885868
.word 0x7f004c24
.word 0x7cf0e3ae
.word 0x41885868
.word 0x7f004c24
.word 0x7de972bf
.word 0x404de670
.word 0x7ebbc306
.word 0x7de972bf
.word 0x404de670
.word 0x7ebbc306
.word 0x7de972bf
.word 0x404de670
.word 0x7ebbc306
.word 0x7de972bf
.word 0x404de670
.word 0x7ebbc306
.word 0x7de972bf
.word 0x404de670
.word 0x7ebbc306
.word 0x7ea08f24
.word 0x3fe7c89e
.word 0x7f115efd
.word 0x7ea08f24
.word 0x3fe7c89e
.word 0x7f115efd
.word 0x7ea08f24
.word 0x3fe7c89e
.word 0x7f115efd
.word 0x7ea08f24
.word 0x3fe7c89e
.word 0x7f115efd
.word 0x7ea08f24
.word 0x3fe7c89e
.word 0x7f115efd
.word 0x7f3c318d
.word 0x3df6b07a
.word 0x7db55959
.word 0x7f3c318d
.word 0x3df6b07a
.word 0x7db55959
.word 0x7f3c318d
.word 0x3df6b07a
.word 0x7db55959
.word 0x7f3c318d
.word 0x3df6b07a
.word 0x7db55959
.word 0x7f3c318d
.word 0x3df6b07a
.word 0x7db55959
.word 0x7f0c0db1
.word 0x3eca1abc
.word 0x7e5d22dd
.word 0x7f0c0db1
.word 0x3eca1abc
.word 0x7e5d22dd
.word 0x7f0c0db1
.word 0x3eca1abc
.word 0x7e5d22dd
.word 0x7f0c0db1
.word 0x3eca1abc
.word 0x7e5d22dd
.word 0x7f0c0db1
.word 0x3eca1abc
.word 0x7e5d22dd
.word 0x7ec9acea
.word 0x3fd5497a
.word 0x7f2806c1
.word 0x7ec9acea
.word 0x3fd5497a
.word 0x7f2806c1
.word 0x7ec9acea
.word 0x3fd5497a
.word 0x7f2806c1
.word 0x7ec9acea
.word 0x3fd5497a
.word 0x7f2806c1
.word 0x7ec9acea
.word 0x3fd5497a
.word 0x7f2806c1
.word 0x7e3b7753
.word 0x40169be3
.word 0x7edc9425
.word 0x7e3b7753
.word 0x40169be3
.word 0x7edc9425
.word 0x7e3b7753
.word 0x40169be3
.word 0x7edc9425
.word 0x7e3b7753
.word 0x40169be3
.word 0x7edc9425
.word 0x7e3b7753
.word 0x40169be3
.word 0x7edc9425
.word 0x7f188556
.word 0x3f6142c5
.word 0x7f0634f9
.word 0x7f188556
.word 0x3f6142c5
.word 0x7f0634f9
.word 0x7f188556
.word 0x3f6142c5
.word 0x7f0634f9
.word 0x7f188556
.word 0x3f6142c5
.word 0x7f0634f9
.word 0x7f188556
.word 0x3f6142c5
.word 0x7f0634f9
.word 0x7eae05d5
.word 0x3f2955f8
.word 0x7e663896
.word 0x7eae05d5
.word 0x3f2955f8
.word 0x7e663896
.word 0x7eae05d5
.word 0x3f2955f8
.word 0x7e663896
.word 0x7eae05d5
.word 0x3f2955f8
.word 0x7e663896
.word 0x7eae05d5
.word 0x3f2955f8
.word 0x7e663896
.word 0x7e7143d8
.word 0x3fee96ab
.word 0x7ee0db12
.word 0x7e7143d8
.word 0x3fee96ab
.word 0x7ee0db12
.word 0x7e7143d8
.word 0x3fee96ab
.word 0x7ee0db12
.word 0x7e7143d8
.word 0x3fee96ab
.word 0x7ee0db12
.word 0x7e7143d8
.word 0x3fee96ab
.word 0x7ee0db12
.word 0x7f02a304
.word 0x3f20e19c
.word 0x7ea43208
.word 0x7f02a304
.word 0x3f20e19c
.word 0x7ea43208
.word 0x7f02a304
.word 0x3f20e19c
.word 0x7ea43208
.word 0x7f02a304
.word 0x3f20e19c
.word 0x7ea43208
.word 0x7f02a304
.word 0x3f20e19c
.word 0x7ea43208
.word 0x7d371843
.word 0x405d28cc
.word 0x7e1e2d21
.word 0x7d371843
.word 0x405d28cc
.word 0x7e1e2d21
.word 0x7d371843
.word 0x405d28cc
.word 0x7e1e2d21
.word 0x7d371843
.word 0x405d28cc
.word 0x7e1e2d21
.word 0x7d371843
.word 0x405d28cc
.word 0x7e1e2d21
.word 0x7ed25578
.word 0x3deac41d
.word 0x7d40e341
.word 0x7ed25578
.word 0x3deac41d
.word 0x7d40e341
.word 0x7ed25578
.word 0x3deac41d
.word 0x7d40e341
.word 0x7ed25578
.word 0x3deac41d
.word 0x7d40e341
.word 0x7ed25578
.word 0x3deac41d
.word 0x7d40e341
.word 0x7ef557bf
.word 0x3f15365b
.word 0x7e8f002a
.word 0x7ef557bf
.word 0x3f15365b
.word 0x7e8f002a
.word 0x7ef557bf
.word 0x3f15365b
.word 0x7e8f002a
.word 0x7ef557bf
.word 0x3f15365b
.word 0x7e8f002a
.word 0x7ef557bf
.word 0x3f15365b
.word 0x7e8f002a
.word 0x7e0acc40
.word 0x404df5c4
.word 0x7edf559e
.word 0x7e0acc40
.word 0x404df5c4
.word 0x7edf559e
.word 0x7e0acc40
.word 0x404df5c4
.word 0x7edf559e
.word 0x7e0acc40
.word 0x404df5c4
.word 0x7edf559e
.word 0x7e0acc40
.word 0x404df5c4
.word 0x7edf559e
.word 0x7e6ce9fd
.word 0x402951df
.word 0x7f1cb23d
.word 0x7e6ce9fd
.word 0x402951df
.word 0x7f1cb23d
.word 0x7e6ce9fd
.word 0x402951df
.word 0x7f1cb23d
.word 0x7e6ce9fd
.word 0x402951df
.word 0x7f1cb23d
.word 0x7e6ce9fd
.word 0x402951df
.word 0x7f1cb23d
.word 0x7ddd9367
.word 0x3f5109c2
.word 0x7db4edca
.word 0x7ddd9367
.word 0x3f5109c2
.word 0x7db4edca
.word 0x7ddd9367
.word 0x3f5109c2
.word 0x7db4edca
.word 0x7ddd9367
.word 0x3f5109c2
.word 0x7db4edca
.word 0x7ddd9367
.word 0x3f5109c2
.word 0x7db4edca
.word 0x7f24d370
.word 0x3eacb9e5
.word 0x7e5e6b80
.word 0x7f24d370
.word 0x3eacb9e5
.word 0x7e5e6b80
.word 0x7f24d370
.word 0x3eacb9e5
.word 0x7e5e6b80
.word 0x7f24d370
.word 0x3eacb9e5
.word 0x7e5e6b80
.word 0x7f24d370
.word 0x3eacb9e5
.word 0x7e5e6b80
.word 0x7f3b70e3
.word 0x3d437185
.word 0x7d0f1a1b
.word 0x7f3b70e3
.word 0x3d437185
.word 0x7d0f1a1b
.word 0x7f3b70e3
.word 0x3d437185
.word 0x7d0f1a1b
.word 0x7f3b70e3
.word 0x3d437185
.word 0x7d0f1a1b
.word 0x7f3b70e3
.word 0x3d437185
.word 0x7d0f1a1b
.word 0x7edd9b86
.word 0x3f2ff72a
.word 0x7e985346
.word 0x7edd9b86
.word 0x3f2ff72a
.word 0x7e985346
.word 0x7edd9b86
.word 0x3f2ff72a
.word 0x7e985346
.word 0x7edd9b86
.word 0x3f2ff72a
.word 0x7e985346
.word 0x7edd9b86
.word 0x3f2ff72a
.word 0x7e985346
.word 0x7ef0ef31
.word 0x3fc1568d
.word 0x7f35f5c9
.word 0x7ef0ef31
.word 0x3fc1568d
.word 0x7f35f5c9
.word 0x7ef0ef31
.word 0x3fc1568d
.word 0x7f35f5c9
.word 0x7ef0ef31
.word 0x3fc1568d
.word 0x7f35f5c9
.word 0x7ef0ef31
.word 0x3fc1568d
.word 0x7f35f5c9
.word 0x7dbe28e8
.word 0x3fe6cf10
.word 0x7e2b7290
.word 0x7dbe28e8
.word 0x3fe6cf10
.word 0x7e2b7290
.word 0x7dbe28e8
.word 0x3fe6cf10
.word 0x7e2b7290
.word 0x7dbe28e8
.word 0x3fe6cf10
.word 0x7e2b7290
.word 0x7dbe28e8
.word 0x3fe6cf10
.word 0x7e2b7290
.word 0x7ea303ee
.word 0x3ff94f79
.word 0x7f1ec16f
.word 0x7ea303ee
.word 0x3ff94f79
.word 0x7f1ec16f
.word 0x7ea303ee
.word 0x3ff94f79
.word 0x7f1ec16f
.word 0x7ea303ee
.word 0x3ff94f79
.word 0x7f1ec16f
.word 0x7ea303ee
.word 0x3ff94f79
.word 0x7f1ec16f
.word 0x7d569889
.word 0x3fa637f1
.word 0x7d8b55ce
.word 0x7d569889
.word 0x3fa637f1
.word 0x7d8b55ce
.word 0x7d569889
.word 0x3fa637f1
.word 0x7d8b55ce
.word 0x7d569889
.word 0x3fa637f1
.word 0x7d8b55ce
.word 0x7d569889
.word 0x3fa637f1
.word 0x7d8b55ce
.word 0x7ce65f91
.word 0x41390b28
.word 0x7ea6851a
.word 0x7ce65f91
.word 0x41390b28
.word 0x7ea6851a
.word 0x7ce65f91
.word 0x41390b28
.word 0x7ea6851a
.word 0x7ce65f91
.word 0x41390b28
.word 0x7ea6851a
.word 0x7ce65f91
.word 0x41390b28
.word 0x7ea6851a
.word 0x7d322c35
.word 0x410bfc20
.word 0x7ec2daf5
.word 0x7d322c35
.word 0x410bfc20
.word 0x7ec2daf5
.word 0x7d322c35
.word 0x410bfc20
.word 0x7ec2daf5
.word 0x7d322c35
.word 0x410bfc20
.word 0x7ec2daf5
.word 0x7d322c35
.word 0x410bfc20
.word 0x7ec2daf5
.word 0x7ecdc757
.word 0x3f2eb223
.word 0x7e8c6cae
.word 0x7ecdc757
.word 0x3f2eb223
.word 0x7e8c6cae
.word 0x7ecdc757
.word 0x3f2eb223
.word 0x7e8c6cae
.word 0x7ecdc757
.word 0x3f2eb223
.word 0x7e8c6cae
.word 0x7ecdc757
.word 0x3f2eb223
.word 0x7e8c6cae
.word 0x7ef9f575
.word 0x3de3e702
.word 0x7d5e8636
.word 0x7ef9f575
.word 0x3de3e702
.word 0x7d5e8636
.word 0x7ef9f575
.word 0x3de3e702
.word 0x7d5e8636
.word 0x7ef9f575
.word 0x3de3e702
.word 0x7d5e8636
.word 0x7ef9f575
.word 0x3de3e702
.word 0x7d5e8636
.word 0x7e78b41c
.word 0x3eee8086
.word 0x7de7b44e
.word 0x7e78b41c
.word 0x3eee8086
.word 0x7de7b44e
.word 0x7e78b41c
.word 0x3eee8086
.word 0x7de7b44e
.word 0x7e78b41c
.word 0x3eee8086
.word 0x7de7b44e
.word 0x7e78b41c
.word 0x3eee8086
.word 0x7de7b44e
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7ef6ff0a
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7ef6ff0a
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7ef6ff0a
.word 0x7f0b09b4
.word 0x3f636346
.word 0x7ef6ff0a
.word 0x7f3d1166
.word 0x3e1b6c79
.word 0x7de5934c
.word 0x7f3d1166
.word 0x3e1b6c79
.word 0x7de5934c
.word 0x7f3d1166
.word 0x3e1b6c79
.word 0x7de5934c
.word 0x7f3d1166
.word 0x3e1b6c79
.word 0x7de5934c
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 508*(XLEN/32),4,0xdeadbeef


signature_x15_5:
    .fill 226*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
