
BluePillHAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005460  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08005570  08005570  00015570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005738  08005738  00020170  2**0
                  CONTENTS
  4 .ARM          00000000  08005738  08005738  00020170  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005738  08005738  00020170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005738  08005738  00015738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800573c  0800573c  0001573c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  08005740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014e4  20000170  080058b0  00020170  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001654  080058b0  00021654  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013028  00000000  00000000  00020199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e28  00000000  00000000  000331c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00035ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd8  00000000  00000000  00037110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cc1  00000000  00000000  000380e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010d48  00000000  00000000  00051da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093c61  00000000  00000000  00062af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f6752  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005238  00000000  00000000  000f67a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000170 	.word	0x20000170
 800012c:	00000000 	.word	0x00000000
 8000130:	08005558 	.word	0x08005558

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000174 	.word	0x20000174
 800014c:	08005558 	.word	0x08005558

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	4a06      	ldr	r2, [pc, #24]	; (8000188 <vApplicationGetIdleTaskMemory+0x28>)
 8000170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	4a05      	ldr	r2, [pc, #20]	; (800018c <vApplicationGetIdleTaskMemory+0x2c>)
 8000176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2280      	movs	r2, #128	; 0x80
 800017c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800017e:	bf00      	nop
 8000180:	3714      	adds	r7, #20
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	2000018c 	.word	0x2000018c
 800018c:	200001e0 	.word	0x200001e0

08000190 <SARA_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void SARA_Init() {
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, SARAate0, strlen(SARAate0), 50);
 8000194:	4833      	ldr	r0, [pc, #204]	; (8000264 <SARA_Init+0xd4>)
 8000196:	f7ff ffdb 	bl	8000150 <strlen>
 800019a:	4603      	mov	r3, r0
 800019c:	b29a      	uxth	r2, r3
 800019e:	2332      	movs	r3, #50	; 0x32
 80001a0:	4930      	ldr	r1, [pc, #192]	; (8000264 <SARA_Init+0xd4>)
 80001a2:	4831      	ldr	r0, [pc, #196]	; (8000268 <SARA_Init+0xd8>)
 80001a4:	f002 fb83 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 80001a8:	2364      	movs	r3, #100	; 0x64
 80001aa:	2280      	movs	r2, #128	; 0x80
 80001ac:	492f      	ldr	r1, [pc, #188]	; (800026c <SARA_Init+0xdc>)
 80001ae:	482e      	ldr	r0, [pc, #184]	; (8000268 <SARA_Init+0xd8>)
 80001b0:	f002 fc0f 	bl	80029d2 <HAL_UART_Receive>
	osDelay(500);
 80001b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001b8:	f002 fdec 	bl	8002d94 <osDelay>
	HAL_UART_Transmit(&huart1, SARAumnoprof, strlen(SARAumnoprof), 50);
 80001bc:	482c      	ldr	r0, [pc, #176]	; (8000270 <SARA_Init+0xe0>)
 80001be:	f7ff ffc7 	bl	8000150 <strlen>
 80001c2:	4603      	mov	r3, r0
 80001c4:	b29a      	uxth	r2, r3
 80001c6:	2332      	movs	r3, #50	; 0x32
 80001c8:	4929      	ldr	r1, [pc, #164]	; (8000270 <SARA_Init+0xe0>)
 80001ca:	4827      	ldr	r0, [pc, #156]	; (8000268 <SARA_Init+0xd8>)
 80001cc:	f002 fb6f 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 80001d0:	2364      	movs	r3, #100	; 0x64
 80001d2:	2280      	movs	r2, #128	; 0x80
 80001d4:	4925      	ldr	r1, [pc, #148]	; (800026c <SARA_Init+0xdc>)
 80001d6:	4824      	ldr	r0, [pc, #144]	; (8000268 <SARA_Init+0xd8>)
 80001d8:	f002 fbfb 	bl	80029d2 <HAL_UART_Receive>
	osDelay(500);
 80001dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001e0:	f002 fdd8 	bl	8002d94 <osDelay>
	//HAL_UART_Transmit(&huart1, cereg, strlen(cereg), 10);
	//osDelay(250);
	HAL_UART_Transmit(&huart1, SARAcops, strlen(SARAcops), 50);
 80001e4:	4823      	ldr	r0, [pc, #140]	; (8000274 <SARA_Init+0xe4>)
 80001e6:	f7ff ffb3 	bl	8000150 <strlen>
 80001ea:	4603      	mov	r3, r0
 80001ec:	b29a      	uxth	r2, r3
 80001ee:	2332      	movs	r3, #50	; 0x32
 80001f0:	4920      	ldr	r1, [pc, #128]	; (8000274 <SARA_Init+0xe4>)
 80001f2:	481d      	ldr	r0, [pc, #116]	; (8000268 <SARA_Init+0xd8>)
 80001f4:	f002 fb5b 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 80001f8:	2364      	movs	r3, #100	; 0x64
 80001fa:	2280      	movs	r2, #128	; 0x80
 80001fc:	491b      	ldr	r1, [pc, #108]	; (800026c <SARA_Init+0xdc>)
 80001fe:	481a      	ldr	r0, [pc, #104]	; (8000268 <SARA_Init+0xd8>)
 8000200:	f002 fbe7 	bl	80029d2 <HAL_UART_Receive>
	osDelay(500);
 8000204:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000208:	f002 fdc4 	bl	8002d94 <osDelay>
	HAL_UART_Transmit(&huart1, SARAconnLTE, strlen(SARAconnLTE), 50);
 800020c:	481a      	ldr	r0, [pc, #104]	; (8000278 <SARA_Init+0xe8>)
 800020e:	f7ff ff9f 	bl	8000150 <strlen>
 8000212:	4603      	mov	r3, r0
 8000214:	b29a      	uxth	r2, r3
 8000216:	2332      	movs	r3, #50	; 0x32
 8000218:	4917      	ldr	r1, [pc, #92]	; (8000278 <SARA_Init+0xe8>)
 800021a:	4813      	ldr	r0, [pc, #76]	; (8000268 <SARA_Init+0xd8>)
 800021c:	f002 fb47 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 8000220:	2364      	movs	r3, #100	; 0x64
 8000222:	2280      	movs	r2, #128	; 0x80
 8000224:	4911      	ldr	r1, [pc, #68]	; (800026c <SARA_Init+0xdc>)
 8000226:	4810      	ldr	r0, [pc, #64]	; (8000268 <SARA_Init+0xd8>)
 8000228:	f002 fbd3 	bl	80029d2 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart1, SARAate0, strlen(SARAate0), 50);
 800022c:	480d      	ldr	r0, [pc, #52]	; (8000264 <SARA_Init+0xd4>)
 800022e:	f7ff ff8f 	bl	8000150 <strlen>
 8000232:	4603      	mov	r3, r0
 8000234:	b29a      	uxth	r2, r3
 8000236:	2332      	movs	r3, #50	; 0x32
 8000238:	490a      	ldr	r1, [pc, #40]	; (8000264 <SARA_Init+0xd4>)
 800023a:	480b      	ldr	r0, [pc, #44]	; (8000268 <SARA_Init+0xd8>)
 800023c:	f002 fb37 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 8000240:	2364      	movs	r3, #100	; 0x64
 8000242:	2280      	movs	r2, #128	; 0x80
 8000244:	4909      	ldr	r1, [pc, #36]	; (800026c <SARA_Init+0xdc>)
 8000246:	4808      	ldr	r0, [pc, #32]	; (8000268 <SARA_Init+0xd8>)
 8000248:	f002 fbc3 	bl	80029d2 <HAL_UART_Receive>

	osDelay(500);
 800024c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000250:	f002 fda0 	bl	8002d94 <osDelay>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 8000254:	2364      	movs	r3, #100	; 0x64
 8000256:	2280      	movs	r2, #128	; 0x80
 8000258:	4904      	ldr	r1, [pc, #16]	; (800026c <SARA_Init+0xdc>)
 800025a:	4803      	ldr	r0, [pc, #12]	; (8000268 <SARA_Init+0xd8>)
 800025c:	f002 fbb9 	bl	80029d2 <HAL_UART_Receive>

}
 8000260:	bf00      	nop
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000000 	.word	0x20000000
 8000268:	200012d8 	.word	0x200012d8
 800026c:	20001208 	.word	0x20001208
 8000270:	20000008 	.word	0x20000008
 8000274:	2000001c 	.word	0x2000001c
 8000278:	2000002c 	.word	0x2000002c

0800027c <nemeus_Power_Cycle>:

void nemeus_Power_Cycle() {
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000280:	2200      	movs	r2, #0
 8000282:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000286:	4832      	ldr	r0, [pc, #200]	; (8000350 <nemeus_Power_Cycle+0xd4>)
 8000288:	f001 fbfe 	bl	8001a88 <HAL_GPIO_WritePin>
    osDelay(1500);
 800028c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000290:	f002 fd80 	bl	8002d94 <osDelay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000294:	2201      	movs	r2, #1
 8000296:	f44f 7180 	mov.w	r1, #256	; 0x100
 800029a:	482d      	ldr	r0, [pc, #180]	; (8000350 <nemeus_Power_Cycle+0xd4>)
 800029c:	f001 fbf4 	bl	8001a88 <HAL_GPIO_WritePin>
	//osDelay(150);
    HAL_UART_Receive(&huart3, trash, 128, 150);
 80002a0:	2396      	movs	r3, #150	; 0x96
 80002a2:	2280      	movs	r2, #128	; 0x80
 80002a4:	492b      	ldr	r1, [pc, #172]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 80002a6:	482c      	ldr	r0, [pc, #176]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 80002a8:	f002 fb93 	bl	80029d2 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart3, syncLora, strlen(syncLora), 10);
 80002ac:	482b      	ldr	r0, [pc, #172]	; (800035c <nemeus_Power_Cycle+0xe0>)
 80002ae:	f7ff ff4f 	bl	8000150 <strlen>
 80002b2:	4603      	mov	r3, r0
 80002b4:	b29a      	uxth	r2, r3
 80002b6:	230a      	movs	r3, #10
 80002b8:	4928      	ldr	r1, [pc, #160]	; (800035c <nemeus_Power_Cycle+0xe0>)
 80002ba:	4827      	ldr	r0, [pc, #156]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 80002bc:	f002 faf7 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, trash, 128, 100);
 80002c0:	2364      	movs	r3, #100	; 0x64
 80002c2:	2280      	movs	r2, #128	; 0x80
 80002c4:	4923      	ldr	r1, [pc, #140]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 80002c6:	4824      	ldr	r0, [pc, #144]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 80002c8:	f002 fb83 	bl	80029d2 <HAL_UART_Receive>
	osDelay(500);
 80002cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002d0:	f002 fd60 	bl	8002d94 <osDelay>

	HAL_UART_Transmit(&huart3, beginLora, strlen(beginLora), 10);
 80002d4:	4822      	ldr	r0, [pc, #136]	; (8000360 <nemeus_Power_Cycle+0xe4>)
 80002d6:	f7ff ff3b 	bl	8000150 <strlen>
 80002da:	4603      	mov	r3, r0
 80002dc:	b29a      	uxth	r2, r3
 80002de:	230a      	movs	r3, #10
 80002e0:	491f      	ldr	r1, [pc, #124]	; (8000360 <nemeus_Power_Cycle+0xe4>)
 80002e2:	481d      	ldr	r0, [pc, #116]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 80002e4:	f002 fae3 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, trash, 128, 100);
 80002e8:	2364      	movs	r3, #100	; 0x64
 80002ea:	2280      	movs	r2, #128	; 0x80
 80002ec:	4919      	ldr	r1, [pc, #100]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 80002ee:	481a      	ldr	r0, [pc, #104]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 80002f0:	f002 fb6f 	bl	80029d2 <HAL_UART_Receive>
	//osDelay(1500);
	memset(trash, '\0', 128);
 80002f4:	2280      	movs	r2, #128	; 0x80
 80002f6:	2100      	movs	r1, #0
 80002f8:	4816      	ldr	r0, [pc, #88]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 80002fa:	f003 ff01 	bl	8004100 <memset>
	//HAL_UART_Receive(&huart3, trash, 128, 4000);
	HAL_UART_Receive(&huart3, trash, 10, 40000);
 80002fe:	f649 4340 	movw	r3, #40000	; 0x9c40
 8000302:	220a      	movs	r2, #10
 8000304:	4913      	ldr	r1, [pc, #76]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 8000306:	4814      	ldr	r0, [pc, #80]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 8000308:	f002 fb63 	bl	80029d2 <HAL_UART_Receive>
	HAL_UART_Receive(&huart3, trash, 128, 100);
 800030c:	2364      	movs	r3, #100	; 0x64
 800030e:	2280      	movs	r2, #128	; 0x80
 8000310:	4910      	ldr	r1, [pc, #64]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 8000312:	4811      	ldr	r0, [pc, #68]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 8000314:	f002 fb5d 	bl	80029d2 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart3, beginSigfox, strlen(beginSigfox), 10);
 8000318:	4812      	ldr	r0, [pc, #72]	; (8000364 <nemeus_Power_Cycle+0xe8>)
 800031a:	f7ff ff19 	bl	8000150 <strlen>
 800031e:	4603      	mov	r3, r0
 8000320:	b29a      	uxth	r2, r3
 8000322:	230a      	movs	r3, #10
 8000324:	490f      	ldr	r1, [pc, #60]	; (8000364 <nemeus_Power_Cycle+0xe8>)
 8000326:	480c      	ldr	r0, [pc, #48]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 8000328:	f002 fac1 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, trash, 128, 100);
 800032c:	2364      	movs	r3, #100	; 0x64
 800032e:	2280      	movs	r2, #128	; 0x80
 8000330:	4908      	ldr	r1, [pc, #32]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 8000332:	4809      	ldr	r0, [pc, #36]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 8000334:	f002 fb4d 	bl	80029d2 <HAL_UART_Receive>
	osDelay(50);
 8000338:	2032      	movs	r0, #50	; 0x32
 800033a:	f002 fd2b 	bl	8002d94 <osDelay>
	HAL_UART_Receive(&huart3, trash, 128, 100);
 800033e:	2364      	movs	r3, #100	; 0x64
 8000340:	2280      	movs	r2, #128	; 0x80
 8000342:	4904      	ldr	r1, [pc, #16]	; (8000354 <nemeus_Power_Cycle+0xd8>)
 8000344:	4804      	ldr	r0, [pc, #16]	; (8000358 <nemeus_Power_Cycle+0xdc>)
 8000346:	f002 fb44 	bl	80029d2 <HAL_UART_Receive>


}
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	40010800 	.word	0x40010800
 8000354:	20001208 	.word	0x20001208
 8000358:	200011c0 	.word	0x200011c0
 800035c:	20000088 	.word	0x20000088
 8000360:	20000094 	.word	0x20000094
 8000364:	200000b8 	.word	0x200000b8

08000368 <SARA_ChangeTech>:
	HAL_UART_Transmit(&huart1, cmd, strlen(cmd), 10);
	HAL_UART_Receive(&huart1, SARAresult, 128, 100);
}


void SARA_ChangeTech(uint8_t tech){ //tech should be 9 for NB
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	71fb      	strb	r3, [r7, #7]
	uint8_t lpwanTechnology[12];
	if(tech == '7'){
 8000372:	79fb      	ldrb	r3, [r7, #7]
 8000374:	2b37      	cmp	r3, #55	; 0x37
 8000376:	d106      	bne.n	8000386 <SARA_ChangeTech+0x1e>
		strcpy(lpwanTechnology,SARAconnLTE);
 8000378:	f107 030c 	add.w	r3, r7, #12
 800037c:	494f      	ldr	r1, [pc, #316]	; (80004bc <SARA_ChangeTech+0x154>)
 800037e:	4618      	mov	r0, r3
 8000380:	f004 f819 	bl	80043b6 <strcpy>
 8000384:	e008      	b.n	8000398 <SARA_ChangeTech+0x30>
	}
	else if (tech == '9') {
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	2b39      	cmp	r3, #57	; 0x39
 800038a:	d105      	bne.n	8000398 <SARA_ChangeTech+0x30>
		strcpy(lpwanTechnology,SARAconnNB);
 800038c:	f107 030c 	add.w	r3, r7, #12
 8000390:	494b      	ldr	r1, [pc, #300]	; (80004c0 <SARA_ChangeTech+0x158>)
 8000392:	4618      	mov	r0, r3
 8000394:	f004 f80f 	bl	80043b6 <strcpy>
	}
	HAL_UART_Transmit(&huart1, lpwanTechnology, strlen(lpwanTechnology), 50);
 8000398:	f107 030c 	add.w	r3, r7, #12
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff fed7 	bl	8000150 <strlen>
 80003a2:	4603      	mov	r3, r0
 80003a4:	b29a      	uxth	r2, r3
 80003a6:	f107 010c 	add.w	r1, r7, #12
 80003aa:	2332      	movs	r3, #50	; 0x32
 80003ac:	4845      	ldr	r0, [pc, #276]	; (80004c4 <SARA_ChangeTech+0x15c>)
 80003ae:	f002 fa7e 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 80003b2:	2364      	movs	r3, #100	; 0x64
 80003b4:	2280      	movs	r2, #128	; 0x80
 80003b6:	4944      	ldr	r1, [pc, #272]	; (80004c8 <SARA_ChangeTech+0x160>)
 80003b8:	4842      	ldr	r0, [pc, #264]	; (80004c4 <SARA_ChangeTech+0x15c>)
 80003ba:	f002 fb0a 	bl	80029d2 <HAL_UART_Receive>

	HAL_UART_Transmit(&huart1, SARAcfun15, strlen(SARAcfun15), 50);
 80003be:	4843      	ldr	r0, [pc, #268]	; (80004cc <SARA_ChangeTech+0x164>)
 80003c0:	f7ff fec6 	bl	8000150 <strlen>
 80003c4:	4603      	mov	r3, r0
 80003c6:	b29a      	uxth	r2, r3
 80003c8:	2332      	movs	r3, #50	; 0x32
 80003ca:	4940      	ldr	r1, [pc, #256]	; (80004cc <SARA_ChangeTech+0x164>)
 80003cc:	483d      	ldr	r0, [pc, #244]	; (80004c4 <SARA_ChangeTech+0x15c>)
 80003ce:	f002 fa6e 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 100);
 80003d2:	2364      	movs	r3, #100	; 0x64
 80003d4:	2280      	movs	r2, #128	; 0x80
 80003d6:	493c      	ldr	r1, [pc, #240]	; (80004c8 <SARA_ChangeTech+0x160>)
 80003d8:	483a      	ldr	r0, [pc, #232]	; (80004c4 <SARA_ChangeTech+0x15c>)
 80003da:	f002 fafa 	bl	80029d2 <HAL_UART_Receive>

	// Wait for device to restart and
	osDelay(7500);
 80003de:	f641 504c 	movw	r0, #7500	; 0x1d4c
 80003e2:	f002 fcd7 	bl	8002d94 <osDelay>

	HAL_UART_Transmit(&huart1, SARAate0, strlen(SARAate0), 50);
 80003e6:	483a      	ldr	r0, [pc, #232]	; (80004d0 <SARA_ChangeTech+0x168>)
 80003e8:	f7ff feb2 	bl	8000150 <strlen>
 80003ec:	4603      	mov	r3, r0
 80003ee:	b29a      	uxth	r2, r3
 80003f0:	2332      	movs	r3, #50	; 0x32
 80003f2:	4937      	ldr	r1, [pc, #220]	; (80004d0 <SARA_ChangeTech+0x168>)
 80003f4:	4833      	ldr	r0, [pc, #204]	; (80004c4 <SARA_ChangeTech+0x15c>)
 80003f6:	f002 fa5a 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 250);
 80003fa:	23fa      	movs	r3, #250	; 0xfa
 80003fc:	2280      	movs	r2, #128	; 0x80
 80003fe:	4932      	ldr	r1, [pc, #200]	; (80004c8 <SARA_ChangeTech+0x160>)
 8000400:	4830      	ldr	r0, [pc, #192]	; (80004c4 <SARA_ChangeTech+0x15c>)
 8000402:	f002 fae6 	bl	80029d2 <HAL_UART_Receive>

	if (tech == '9'){ // give NB-IoT additional boot-up time.
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	2b39      	cmp	r3, #57	; 0x39
 800040a:	d103      	bne.n	8000414 <SARA_ChangeTech+0xac>
		osDelay(2000);
 800040c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000410:	f002 fcc0 	bl	8002d94 <osDelay>
	}

	HAL_UART_Transmit(&huart1, SARAate0, strlen(SARAate0), 50);
 8000414:	482e      	ldr	r0, [pc, #184]	; (80004d0 <SARA_ChangeTech+0x168>)
 8000416:	f7ff fe9b 	bl	8000150 <strlen>
 800041a:	4603      	mov	r3, r0
 800041c:	b29a      	uxth	r2, r3
 800041e:	2332      	movs	r3, #50	; 0x32
 8000420:	492b      	ldr	r1, [pc, #172]	; (80004d0 <SARA_ChangeTech+0x168>)
 8000422:	4828      	ldr	r0, [pc, #160]	; (80004c4 <SARA_ChangeTech+0x15c>)
 8000424:	f002 fa43 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, trash, 128, 250);
 8000428:	23fa      	movs	r3, #250	; 0xfa
 800042a:	2280      	movs	r2, #128	; 0x80
 800042c:	4926      	ldr	r1, [pc, #152]	; (80004c8 <SARA_ChangeTech+0x160>)
 800042e:	4825      	ldr	r0, [pc, #148]	; (80004c4 <SARA_ChangeTech+0x15c>)
 8000430:	f002 facf 	bl	80029d2 <HAL_UART_Receive>

	int i = 0;
 8000434:	2300      	movs	r3, #0
 8000436:	61fb      	str	r3, [r7, #28]
	int msgLength;
	do {
		SARA_CheckTech();
 8000438:	f000 f852 	bl	80004e0 <SARA_CheckTech>
		msgLength = strlen(SARAtech);
 800043c:	4825      	ldr	r0, [pc, #148]	; (80004d4 <SARA_ChangeTech+0x16c>)
 800043e:	f7ff fe87 	bl	8000150 <strlen>
 8000442:	4603      	mov	r3, r0
 8000444:	61bb      	str	r3, [r7, #24]
		getResultParameterURAT(3, SARAtech, msgLength);
 8000446:	69ba      	ldr	r2, [r7, #24]
 8000448:	4922      	ldr	r1, [pc, #136]	; (80004d4 <SARA_ChangeTech+0x16c>)
 800044a:	2003      	movs	r0, #3
 800044c:	f000 f86c 	bl	8000528 <getResultParameterURAT>
		osDelay(200);//sendToESP(SARATechnology);
 8000450:	20c8      	movs	r0, #200	; 0xc8
 8000452:	f002 fc9f 	bl	8002d94 <osDelay>
		osDelay(1500);
 8000456:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800045a:	f002 fc9b 	bl	8002d94 <osDelay>
		i++;
 800045e:	69fb      	ldr	r3, [r7, #28]
 8000460:	3301      	adds	r3, #1
 8000462:	61fb      	str	r3, [r7, #28]
		if(i > 3){
 8000464:	69fb      	ldr	r3, [r7, #28]
 8000466:	2b03      	cmp	r3, #3
 8000468:	dd1b      	ble.n	80004a2 <SARA_ChangeTech+0x13a>
			__HAL_UART_FLUSH_DRREGISTER(&huart1);
 800046a:	4b16      	ldr	r3, [pc, #88]	; (80004c4 <SARA_ChangeTech+0x15c>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	685b      	ldr	r3, [r3, #4]
			if(&huart1.ErrorCode == HAL_UART_ERROR_ORE){
 8000470:	4b19      	ldr	r3, [pc, #100]	; (80004d8 <SARA_ChangeTech+0x170>)
 8000472:	2b08      	cmp	r3, #8
 8000474:	d105      	bne.n	8000482 <SARA_ChangeTech+0x11a>
				HAL_UART_Receive(&huart1, trash, 1, 20);
 8000476:	2314      	movs	r3, #20
 8000478:	2201      	movs	r2, #1
 800047a:	4913      	ldr	r1, [pc, #76]	; (80004c8 <SARA_ChangeTech+0x160>)
 800047c:	4811      	ldr	r0, [pc, #68]	; (80004c4 <SARA_ChangeTech+0x15c>)
 800047e:	f002 faa8 	bl	80029d2 <HAL_UART_Receive>
				//sendToESP("Overrun Error code!!!!");
			}

			HAL_UART_Transmit(&huart1, SARAate0, strlen(SARAate0), 50);
 8000482:	4813      	ldr	r0, [pc, #76]	; (80004d0 <SARA_ChangeTech+0x168>)
 8000484:	f7ff fe64 	bl	8000150 <strlen>
 8000488:	4603      	mov	r3, r0
 800048a:	b29a      	uxth	r2, r3
 800048c:	2332      	movs	r3, #50	; 0x32
 800048e:	4910      	ldr	r1, [pc, #64]	; (80004d0 <SARA_ChangeTech+0x168>)
 8000490:	480c      	ldr	r0, [pc, #48]	; (80004c4 <SARA_ChangeTech+0x15c>)
 8000492:	f002 fa0c 	bl	80028ae <HAL_UART_Transmit>
			HAL_UART_Receive(&huart1, trash, 128, 250);
 8000496:	23fa      	movs	r3, #250	; 0xfa
 8000498:	2280      	movs	r2, #128	; 0x80
 800049a:	490b      	ldr	r1, [pc, #44]	; (80004c8 <SARA_ChangeTech+0x160>)
 800049c:	4809      	ldr	r0, [pc, #36]	; (80004c4 <SARA_ChangeTech+0x15c>)
 800049e:	f002 fa98 	bl	80029d2 <HAL_UART_Receive>
		}
	} while (SARATechnology[0] != tech && i < 5);
 80004a2:	4b0e      	ldr	r3, [pc, #56]	; (80004dc <SARA_ChangeTech+0x174>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	79fa      	ldrb	r2, [r7, #7]
 80004a8:	429a      	cmp	r2, r3
 80004aa:	d002      	beq.n	80004b2 <SARA_ChangeTech+0x14a>
 80004ac:	69fb      	ldr	r3, [r7, #28]
 80004ae:	2b04      	cmp	r3, #4
 80004b0:	ddc2      	ble.n	8000438 <SARA_ChangeTech+0xd0>

}
 80004b2:	bf00      	nop
 80004b4:	3720      	adds	r7, #32
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	2000002c 	.word	0x2000002c
 80004c0:	20000038 	.word	0x20000038
 80004c4:	200012d8 	.word	0x200012d8
 80004c8:	20001208 	.word	0x20001208
 80004cc:	20000068 	.word	0x20000068
 80004d0:	20000000 	.word	0x20000000
 80004d4:	20001568 	.word	0x20001568
 80004d8:	20001314 	.word	0x20001314
 80004dc:	200012d4 	.word	0x200012d4

080004e0 <SARA_CheckTech>:

void SARA_CheckTech(){
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
	memset(SARAtech,'\0',50);
 80004e4:	2232      	movs	r2, #50	; 0x32
 80004e6:	2100      	movs	r1, #0
 80004e8:	480c      	ldr	r0, [pc, #48]	; (800051c <SARA_CheckTech+0x3c>)
 80004ea:	f003 fe09 	bl	8004100 <memset>
	HAL_UART_Transmit(&huart1, SARAcopsCheck, strlen(SARAcopsCheck), 10);
 80004ee:	480c      	ldr	r0, [pc, #48]	; (8000520 <SARA_CheckTech+0x40>)
 80004f0:	f7ff fe2e 	bl	8000150 <strlen>
 80004f4:	4603      	mov	r3, r0
 80004f6:	b29a      	uxth	r2, r3
 80004f8:	230a      	movs	r3, #10
 80004fa:	4909      	ldr	r1, [pc, #36]	; (8000520 <SARA_CheckTech+0x40>)
 80004fc:	4809      	ldr	r0, [pc, #36]	; (8000524 <SARA_CheckTech+0x44>)
 80004fe:	f002 f9d6 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, SARAtech, 50, 1500);
 8000502:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000506:	2232      	movs	r2, #50	; 0x32
 8000508:	4904      	ldr	r1, [pc, #16]	; (800051c <SARA_CheckTech+0x3c>)
 800050a:	4806      	ldr	r0, [pc, #24]	; (8000524 <SARA_CheckTech+0x44>)
 800050c:	f002 fa61 	bl	80029d2 <HAL_UART_Receive>
	osDelay(200);//sendToESP(SARAtech);
 8000510:	20c8      	movs	r0, #200	; 0xc8
 8000512:	f002 fc3f 	bl	8002d94 <osDelay>
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20001568 	.word	0x20001568
 8000520:	20000044 	.word	0x20000044
 8000524:	200012d8 	.word	0x200012d8

08000528 <getResultParameterURAT>:

void getResultParameterURAT(int nParam, uint8_t * msg, int msgLength){
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	60b9      	str	r1, [r7, #8]
 8000532:	607a      	str	r2, [r7, #4]
 8000534:	4b1c      	ldr	r3, [pc, #112]	; (80005a8 <getResultParameterURAT+0x80>)
 8000536:	2200      	movs	r2, #0
 8000538:	701a      	strb	r2, [r3, #0]
	memset(SARATechnology,'\0',1);
	int commaCnt = 0;
 800053a:	2300      	movs	r3, #0
 800053c:	617b      	str	r3, [r7, #20]
	int i = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	613b      	str	r3, [r7, #16]
	//sendToESP(msg);
	osDelay(200);
 8000542:	20c8      	movs	r0, #200	; 0xc8
 8000544:	f002 fc26 	bl	8002d94 <osDelay>
	while (msg[i] != '\0' && i < msgLength){
 8000548:	e021      	b.n	800058e <getResultParameterURAT+0x66>
		osDelay(50);
 800054a:	2032      	movs	r0, #50	; 0x32
 800054c:	f002 fc22 	bl	8002d94 <osDelay>
		if(msg[i] == ',' && commaCnt == nParam-1){
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	68ba      	ldr	r2, [r7, #8]
 8000554:	4413      	add	r3, r2
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2b2c      	cmp	r3, #44	; 0x2c
 800055a:	d10c      	bne.n	8000576 <getResultParameterURAT+0x4e>
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	3b01      	subs	r3, #1
 8000560:	697a      	ldr	r2, [r7, #20]
 8000562:	429a      	cmp	r2, r3
 8000564:	d107      	bne.n	8000576 <getResultParameterURAT+0x4e>
			//memset(SARATechnology,'\0',1); //probably unnecessary since its already done in beg
			SARATechnology[0] = msg[i+1];
 8000566:	693b      	ldr	r3, [r7, #16]
 8000568:	3301      	adds	r3, #1
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	4413      	add	r3, r2
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	4b0d      	ldr	r3, [pc, #52]	; (80005a8 <getResultParameterURAT+0x80>)
 8000572:	701a      	strb	r2, [r3, #0]
			return;
 8000574:	e015      	b.n	80005a2 <getResultParameterURAT+0x7a>
		} else if(msg[i] == ','){
 8000576:	693b      	ldr	r3, [r7, #16]
 8000578:	68ba      	ldr	r2, [r7, #8]
 800057a:	4413      	add	r3, r2
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b2c      	cmp	r3, #44	; 0x2c
 8000580:	d102      	bne.n	8000588 <getResultParameterURAT+0x60>
			commaCnt++;
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	3301      	adds	r3, #1
 8000586:	617b      	str	r3, [r7, #20]
		}
		i++;	}
 8000588:	693b      	ldr	r3, [r7, #16]
 800058a:	3301      	adds	r3, #1
 800058c:	613b      	str	r3, [r7, #16]
	while (msg[i] != '\0' && i < msgLength){
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	68ba      	ldr	r2, [r7, #8]
 8000592:	4413      	add	r3, r2
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d003      	beq.n	80005a2 <getResultParameterURAT+0x7a>
 800059a:	693a      	ldr	r2, [r7, #16]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	429a      	cmp	r2, r3
 80005a0:	dbd3      	blt.n	800054a <getResultParameterURAT+0x22>
}
 80005a2:	3718      	adds	r7, #24
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	200012d4 	.word	0x200012d4

080005ac <getResultParameterCESQ>:


void getResultParameterCESQ(int nParam, uint8_t * msg){
 80005ac:	b480      	push	{r7}
 80005ae:	b087      	sub	sp, #28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	int commaCnt = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	617b      	str	r3, [r7, #20]
	//uint8_t result;
	//for(int i = 0; i <= strlen(msg); i++){
	int i = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	613b      	str	r3, [r7, #16]
	int j = 1;
 80005be:	2301      	movs	r3, #1
 80005c0:	60fb      	str	r3, [r7, #12]
	while (msg[i] != '\0'){
 80005c2:	e03b      	b.n	800063c <getResultParameterCESQ+0x90>
		if(msg[i] == ',' && commaCnt == nParam-1){
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	683a      	ldr	r2, [r7, #0]
 80005c8:	4413      	add	r3, r2
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b2c      	cmp	r3, #44	; 0x2c
 80005ce:	d129      	bne.n	8000624 <getResultParameterCESQ+0x78>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3b01      	subs	r3, #1
 80005d4:	697a      	ldr	r2, [r7, #20]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d124      	bne.n	8000624 <getResultParameterCESQ+0x78>
			while (j <= 5 && msg[i+j] != '\r' && msg[i+j] != '\n'){
 80005da:	e00d      	b.n	80005f8 <getResultParameterCESQ+0x4c>
				SARARsrpRsrq[j-1] = msg[i+j];
 80005dc:	693a      	ldr	r2, [r7, #16]
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	4413      	add	r3, r2
 80005e2:	461a      	mov	r2, r3
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	441a      	add	r2, r3
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	3b01      	subs	r3, #1
 80005ec:	7811      	ldrb	r1, [r2, #0]
 80005ee:	4a19      	ldr	r2, [pc, #100]	; (8000654 <getResultParameterCESQ+0xa8>)
 80005f0:	54d1      	strb	r1, [r2, r3]
				j++;
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	3301      	adds	r3, #1
 80005f6:	60fb      	str	r3, [r7, #12]
			while (j <= 5 && msg[i+j] != '\r' && msg[i+j] != '\n'){
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b05      	cmp	r3, #5
 80005fc:	dc25      	bgt.n	800064a <getResultParameterCESQ+0x9e>
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	4413      	add	r3, r2
 8000604:	461a      	mov	r2, r3
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	4413      	add	r3, r2
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b0d      	cmp	r3, #13
 800060e:	d01c      	beq.n	800064a <getResultParameterCESQ+0x9e>
 8000610:	693a      	ldr	r2, [r7, #16]
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	4413      	add	r3, r2
 8000616:	461a      	mov	r2, r3
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	4413      	add	r3, r2
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b0a      	cmp	r3, #10
 8000620:	d1dc      	bne.n	80005dc <getResultParameterCESQ+0x30>
			}
			return;
 8000622:	e012      	b.n	800064a <getResultParameterCESQ+0x9e>
		} else if(msg[i] == ','){
 8000624:	693b      	ldr	r3, [r7, #16]
 8000626:	683a      	ldr	r2, [r7, #0]
 8000628:	4413      	add	r3, r2
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b2c      	cmp	r3, #44	; 0x2c
 800062e:	d102      	bne.n	8000636 <getResultParameterCESQ+0x8a>
			commaCnt++;
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	3301      	adds	r3, #1
 8000634:	617b      	str	r3, [r7, #20]
		}
		i++;
 8000636:	693b      	ldr	r3, [r7, #16]
 8000638:	3301      	adds	r3, #1
 800063a:	613b      	str	r3, [r7, #16]
	while (msg[i] != '\0'){
 800063c:	693b      	ldr	r3, [r7, #16]
 800063e:	683a      	ldr	r2, [r7, #0]
 8000640:	4413      	add	r3, r2
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d1bd      	bne.n	80005c4 <getResultParameterCESQ+0x18>
 8000648:	e000      	b.n	800064c <getResultParameterCESQ+0xa0>
			return;
 800064a:	bf00      	nop
	}
}
 800064c:	371c      	adds	r7, #28
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	200015ec 	.word	0x200015ec

08000658 <getCSQResult>:

void getCSQResult(uint8_t * msg){
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	int i = 8;
 8000660:	2308      	movs	r3, #8
 8000662:	60fb      	str	r3, [r7, #12]
	int j = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	60bb      	str	r3, [r7, #8]
	while (msg[i] != ',' && msg[i] != '\0' && msg[i] != '\r' && msg[i] != '\n' && j < 4){
 8000668:	e00e      	b.n	8000688 <getCSQResult+0x30>
		SARAcsqResult[j] = msg[i];
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	4413      	add	r3, r2
 8000670:	7819      	ldrb	r1, [r3, #0]
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <getCSQResult+0x70>)
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	4413      	add	r3, r2
 8000678:	460a      	mov	r2, r1
 800067a:	701a      	strb	r2, [r3, #0]
		i++;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3301      	adds	r3, #1
 8000680:	60fb      	str	r3, [r7, #12]
		j++;
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	3301      	adds	r3, #1
 8000686:	60bb      	str	r3, [r7, #8]
	while (msg[i] != ',' && msg[i] != '\0' && msg[i] != '\r' && msg[i] != '\n' && j < 4){
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	687a      	ldr	r2, [r7, #4]
 800068c:	4413      	add	r3, r2
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b2c      	cmp	r3, #44	; 0x2c
 8000692:	d014      	beq.n	80006be <getCSQResult+0x66>
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	4413      	add	r3, r2
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d00e      	beq.n	80006be <getCSQResult+0x66>
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b0d      	cmp	r3, #13
 80006aa:	d008      	beq.n	80006be <getCSQResult+0x66>
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	4413      	add	r3, r2
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b0a      	cmp	r3, #10
 80006b6:	d002      	beq.n	80006be <getCSQResult+0x66>
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	2b03      	cmp	r3, #3
 80006bc:	ddd5      	ble.n	800066a <getCSQResult+0x12>
	}
}
 80006be:	bf00      	nop
 80006c0:	3714      	adds	r7, #20
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	20001464 	.word	0x20001464

080006cc <getGPSCoordinates>:

void getGPSCoordinates(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
	int cnt = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	607b      	str	r3, [r7, #4]
	memset(currentGPSCoords,'\0',80);
 80006d6:	2250      	movs	r2, #80	; 0x50
 80006d8:	2100      	movs	r1, #0
 80006da:	4821      	ldr	r0, [pc, #132]	; (8000760 <getGPSCoordinates+0x94>)
 80006dc:	f003 fd10 	bl	8004100 <memset>
	//HAL_UART_Receive(&huart1, trash, 128, 200);
    HAL_UART_Transmit(&huart1, getGPSCoordsCommand, strlen(getGPSCoordsCommand), 50);
 80006e0:	4820      	ldr	r0, [pc, #128]	; (8000764 <getGPSCoordinates+0x98>)
 80006e2:	f7ff fd35 	bl	8000150 <strlen>
 80006e6:	4603      	mov	r3, r0
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	2332      	movs	r3, #50	; 0x32
 80006ec:	491d      	ldr	r1, [pc, #116]	; (8000764 <getGPSCoordinates+0x98>)
 80006ee:	481e      	ldr	r0, [pc, #120]	; (8000768 <getGPSCoordinates+0x9c>)
 80006f0:	f002 f8dd 	bl	80028ae <HAL_UART_Transmit>
    HAL_UART_Receive(&huart1, currentGPSCoords, 80, 250);
 80006f4:	23fa      	movs	r3, #250	; 0xfa
 80006f6:	2250      	movs	r2, #80	; 0x50
 80006f8:	4919      	ldr	r1, [pc, #100]	; (8000760 <getGPSCoordinates+0x94>)
 80006fa:	481b      	ldr	r0, [pc, #108]	; (8000768 <getGPSCoordinates+0x9c>)
 80006fc:	f002 f969 	bl	80029d2 <HAL_UART_Receive>

    while (strlen(currentGPSCoords) < 18 && cnt < 5){ //arbitrary number, should be tweaked.
 8000700:	e021      	b.n	8000746 <getGPSCoordinates+0x7a>
    	memset(currentGPSCoords,'\0',80);
 8000702:	2250      	movs	r2, #80	; 0x50
 8000704:	2100      	movs	r1, #0
 8000706:	4816      	ldr	r0, [pc, #88]	; (8000760 <getGPSCoordinates+0x94>)
 8000708:	f003 fcfa 	bl	8004100 <memset>
    	HAL_UART_Receive(&huart1, trash, 128, 250);
 800070c:	23fa      	movs	r3, #250	; 0xfa
 800070e:	2280      	movs	r2, #128	; 0x80
 8000710:	4916      	ldr	r1, [pc, #88]	; (800076c <getGPSCoordinates+0xa0>)
 8000712:	4815      	ldr	r0, [pc, #84]	; (8000768 <getGPSCoordinates+0x9c>)
 8000714:	f002 f95d 	bl	80029d2 <HAL_UART_Receive>
        HAL_UART_Transmit(&huart1, getGPSCoordsCommand, strlen(getGPSCoordsCommand), 50);
 8000718:	4812      	ldr	r0, [pc, #72]	; (8000764 <getGPSCoordinates+0x98>)
 800071a:	f7ff fd19 	bl	8000150 <strlen>
 800071e:	4603      	mov	r3, r0
 8000720:	b29a      	uxth	r2, r3
 8000722:	2332      	movs	r3, #50	; 0x32
 8000724:	490f      	ldr	r1, [pc, #60]	; (8000764 <getGPSCoordinates+0x98>)
 8000726:	4810      	ldr	r0, [pc, #64]	; (8000768 <getGPSCoordinates+0x9c>)
 8000728:	f002 f8c1 	bl	80028ae <HAL_UART_Transmit>
        HAL_UART_Receive(&huart1, currentGPSCoords, 80, 500);
 800072c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000730:	2250      	movs	r2, #80	; 0x50
 8000732:	490b      	ldr	r1, [pc, #44]	; (8000760 <getGPSCoordinates+0x94>)
 8000734:	480c      	ldr	r0, [pc, #48]	; (8000768 <getGPSCoordinates+0x9c>)
 8000736:	f002 f94c 	bl	80029d2 <HAL_UART_Receive>
        osDelay(250);
 800073a:	20fa      	movs	r0, #250	; 0xfa
 800073c:	f002 fb2a 	bl	8002d94 <osDelay>
        cnt++;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3301      	adds	r3, #1
 8000744:	607b      	str	r3, [r7, #4]
    while (strlen(currentGPSCoords) < 18 && cnt < 5){ //arbitrary number, should be tweaked.
 8000746:	4806      	ldr	r0, [pc, #24]	; (8000760 <getGPSCoordinates+0x94>)
 8000748:	f7ff fd02 	bl	8000150 <strlen>
 800074c:	4603      	mov	r3, r0
 800074e:	2b11      	cmp	r3, #17
 8000750:	d802      	bhi.n	8000758 <getGPSCoordinates+0x8c>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2b04      	cmp	r3, #4
 8000756:	ddd4      	ble.n	8000702 <getGPSCoordinates+0x36>
    }

}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	2000159c 	.word	0x2000159c
 8000764:	200000dc 	.word	0x200000dc
 8000768:	200012d8 	.word	0x200012d8
 800076c:	20001208 	.word	0x20001208

08000770 <prepareSaraMeasurement>:

void prepareSaraMeasurement(int technology){
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
	memset(SaraMeasurements,'\0',128);
 8000778:	2280      	movs	r2, #128	; 0x80
 800077a:	2100      	movs	r1, #0
 800077c:	4822      	ldr	r0, [pc, #136]	; (8000808 <prepareSaraMeasurement+0x98>)
 800077e:	f003 fcbf 	bl	8004100 <memset>
	if (technology == SARA_LTEM){
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2b07      	cmp	r3, #7
 8000786:	d103      	bne.n	8000790 <prepareSaraMeasurement+0x20>
		strcpy(SaraMeasurements,LTEMTechName);
 8000788:	4920      	ldr	r1, [pc, #128]	; (800080c <prepareSaraMeasurement+0x9c>)
 800078a:	481f      	ldr	r0, [pc, #124]	; (8000808 <prepareSaraMeasurement+0x98>)
 800078c:	f003 fe13 	bl	80043b6 <strcpy>
	}
	if (technology == SARA_NBIOT){
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b08      	cmp	r3, #8
 8000794:	d103      	bne.n	800079e <prepareSaraMeasurement+0x2e>
		strcpy(SaraMeasurements,NBIoTTechName);
 8000796:	491e      	ldr	r1, [pc, #120]	; (8000810 <prepareSaraMeasurement+0xa0>)
 8000798:	481b      	ldr	r0, [pc, #108]	; (8000808 <prepareSaraMeasurement+0x98>)
 800079a:	f003 fe0c 	bl	80043b6 <strcpy>
	}

	strcat(SaraMeasurements,currentGPSCoords);
 800079e:	491d      	ldr	r1, [pc, #116]	; (8000814 <prepareSaraMeasurement+0xa4>)
 80007a0:	4819      	ldr	r0, [pc, #100]	; (8000808 <prepareSaraMeasurement+0x98>)
 80007a2:	f003 fdf9 	bl	8004398 <strcat>
	strcat(SaraMeasurements,SARARsrpRsrq);
 80007a6:	491c      	ldr	r1, [pc, #112]	; (8000818 <prepareSaraMeasurement+0xa8>)
 80007a8:	4817      	ldr	r0, [pc, #92]	; (8000808 <prepareSaraMeasurement+0x98>)
 80007aa:	f003 fdf5 	bl	8004398 <strcat>
	strcat(SaraMeasurements,",");
 80007ae:	4816      	ldr	r0, [pc, #88]	; (8000808 <prepareSaraMeasurement+0x98>)
 80007b0:	f7ff fcce 	bl	8000150 <strlen>
 80007b4:	4603      	mov	r3, r0
 80007b6:	461a      	mov	r2, r3
 80007b8:	4b13      	ldr	r3, [pc, #76]	; (8000808 <prepareSaraMeasurement+0x98>)
 80007ba:	4413      	add	r3, r2
 80007bc:	4917      	ldr	r1, [pc, #92]	; (800081c <prepareSaraMeasurement+0xac>)
 80007be:	461a      	mov	r2, r3
 80007c0:	460b      	mov	r3, r1
 80007c2:	881b      	ldrh	r3, [r3, #0]
 80007c4:	8013      	strh	r3, [r2, #0]
	strcat(SaraMeasurements,SARAcsqResult);
 80007c6:	4916      	ldr	r1, [pc, #88]	; (8000820 <prepareSaraMeasurement+0xb0>)
 80007c8:	480f      	ldr	r0, [pc, #60]	; (8000808 <prepareSaraMeasurement+0x98>)
 80007ca:	f003 fde5 	bl	8004398 <strcat>

	memset(currentGPSCoords,'\0',80);
 80007ce:	2250      	movs	r2, #80	; 0x50
 80007d0:	2100      	movs	r1, #0
 80007d2:	4810      	ldr	r0, [pc, #64]	; (8000814 <prepareSaraMeasurement+0xa4>)
 80007d4:	f003 fc94 	bl	8004100 <memset>
	memset(SARARsrpRsrq,'\0',6);
 80007d8:	2206      	movs	r2, #6
 80007da:	2100      	movs	r1, #0
 80007dc:	480e      	ldr	r0, [pc, #56]	; (8000818 <prepareSaraMeasurement+0xa8>)
 80007de:	f003 fc8f 	bl	8004100 <memset>
	memset(SARAcsqResult,'\0',4);
 80007e2:	2204      	movs	r2, #4
 80007e4:	2100      	movs	r1, #0
 80007e6:	480e      	ldr	r0, [pc, #56]	; (8000820 <prepareSaraMeasurement+0xb0>)
 80007e8:	f003 fc8a 	bl	8004100 <memset>

	memset(saraCESQmessage,'\0',70);
 80007ec:	2246      	movs	r2, #70	; 0x46
 80007ee:	2100      	movs	r1, #0
 80007f0:	480c      	ldr	r0, [pc, #48]	; (8000824 <prepareSaraMeasurement+0xb4>)
 80007f2:	f003 fc85 	bl	8004100 <memset>
	memset(saraCSQmessage,'\0',50);
 80007f6:	2232      	movs	r2, #50	; 0x32
 80007f8:	2100      	movs	r1, #0
 80007fa:	480b      	ldr	r0, [pc, #44]	; (8000828 <prepareSaraMeasurement+0xb8>)
 80007fc:	f003 fc80 	bl	8004100 <memset>
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	2000131c 	.word	0x2000131c
 800080c:	20000078 	.word	0x20000078
 8000810:	20000080 	.word	0x20000080
 8000814:	2000159c 	.word	0x2000159c
 8000818:	200015ec 	.word	0x200015ec
 800081c:	0800557c 	.word	0x0800557c
 8000820:	20001464 	.word	0x20001464
 8000824:	2000139c 	.word	0x2000139c
 8000828:	20001534 	.word	0x20001534

0800082c <NEMEUS_Extract_Lora_Measurements>:

void NEMEUS_Extract_Lora_Measurements(uint8_t * cmd){
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	int i = 8; // start after '+MAC: ' also contains 2 more of some ascii stuff???
 8000834:	2308      	movs	r3, #8
 8000836:	60fb      	str	r3, [r7, #12]
	int j = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]

	while(i < 69 && cmd[i] != '\n' && cmd[i] != '\0' && cmd[i] != '\r'){
 800083c:	e00e      	b.n	800085c <NEMEUS_Extract_Lora_Measurements+0x30>
		currentLoraSignalQuality[j] = cmd[i];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	4413      	add	r3, r2
 8000844:	7819      	ldrb	r1, [r3, #0]
 8000846:	4a12      	ldr	r2, [pc, #72]	; (8000890 <NEMEUS_Extract_Lora_Measurements+0x64>)
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	4413      	add	r3, r2
 800084c:	460a      	mov	r2, r1
 800084e:	701a      	strb	r2, [r3, #0]
		i++;
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	3301      	adds	r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
		j++;
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	3301      	adds	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
	while(i < 69 && cmd[i] != '\n' && cmd[i] != '\0' && cmd[i] != '\r'){
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	2b44      	cmp	r3, #68	; 0x44
 8000860:	dc11      	bgt.n	8000886 <NEMEUS_Extract_Lora_Measurements+0x5a>
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	4413      	add	r3, r2
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b0a      	cmp	r3, #10
 800086c:	d00b      	beq.n	8000886 <NEMEUS_Extract_Lora_Measurements+0x5a>
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d005      	beq.n	8000886 <NEMEUS_Extract_Lora_Measurements+0x5a>
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	4413      	add	r3, r2
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b0d      	cmp	r3, #13
 8000884:	d1db      	bne.n	800083e <NEMEUS_Extract_Lora_Measurements+0x12>
	}
}
 8000886:	bf00      	nop
 8000888:	3714      	adds	r7, #20
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	2000128c 	.word	0x2000128c

08000894 <NEMEUS_Prepare_Lora_Measurements>:

void NEMEUS_Prepare_Lora_Measurements(){
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0

	strcpy(loraMeasurements,loraTechName);
 8000898:	4909      	ldr	r1, [pc, #36]	; (80008c0 <NEMEUS_Prepare_Lora_Measurements+0x2c>)
 800089a:	480a      	ldr	r0, [pc, #40]	; (80008c4 <NEMEUS_Prepare_Lora_Measurements+0x30>)
 800089c:	f003 fd8b 	bl	80043b6 <strcpy>
	strcat(loraMeasurements,currentGPSCoords);
 80008a0:	4909      	ldr	r1, [pc, #36]	; (80008c8 <NEMEUS_Prepare_Lora_Measurements+0x34>)
 80008a2:	4808      	ldr	r0, [pc, #32]	; (80008c4 <NEMEUS_Prepare_Lora_Measurements+0x30>)
 80008a4:	f003 fd78 	bl	8004398 <strcat>
	strcat(loraMeasurements,currentLoraSignalQuality);
 80008a8:	4908      	ldr	r1, [pc, #32]	; (80008cc <NEMEUS_Prepare_Lora_Measurements+0x38>)
 80008aa:	4806      	ldr	r0, [pc, #24]	; (80008c4 <NEMEUS_Prepare_Lora_Measurements+0x30>)
 80008ac:	f003 fd74 	bl	8004398 <strcat>

	memset(currentGPSCoords,'\0',80);
 80008b0:	2250      	movs	r2, #80	; 0x50
 80008b2:	2100      	movs	r1, #0
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <NEMEUS_Prepare_Lora_Measurements+0x34>)
 80008b6:	f003 fc23 	bl	8004100 <memset>
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200000e4 	.word	0x200000e4
 80008c4:	200013e4 	.word	0x200013e4
 80008c8:	2000159c 	.word	0x2000159c
 80008cc:	2000128c 	.word	0x2000128c

080008d0 <NEMEUS_Prepare_Sigfox_Measurements>:

void NEMEUS_Prepare_Sigfox_Measurements(){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	strcpy(sigfoxMeasurements,sigfoxTechName);
 80008d4:	4909      	ldr	r1, [pc, #36]	; (80008fc <NEMEUS_Prepare_Sigfox_Measurements+0x2c>)
 80008d6:	480a      	ldr	r0, [pc, #40]	; (8000900 <NEMEUS_Prepare_Sigfox_Measurements+0x30>)
 80008d8:	f003 fd6d 	bl	80043b6 <strcpy>
	strcat(sigfoxMeasurements,currentGPSCoords);
 80008dc:	4909      	ldr	r1, [pc, #36]	; (8000904 <NEMEUS_Prepare_Sigfox_Measurements+0x34>)
 80008de:	4808      	ldr	r0, [pc, #32]	; (8000900 <NEMEUS_Prepare_Sigfox_Measurements+0x30>)
 80008e0:	f003 fd5a 	bl	8004398 <strcat>
	strcat(sigfoxMeasurements,randSeq);
 80008e4:	4908      	ldr	r1, [pc, #32]	; (8000908 <NEMEUS_Prepare_Sigfox_Measurements+0x38>)
 80008e6:	4806      	ldr	r0, [pc, #24]	; (8000900 <NEMEUS_Prepare_Sigfox_Measurements+0x30>)
 80008e8:	f003 fd56 	bl	8004398 <strcat>
	strcat(sigfoxMeasurements,sigfoxArr);
 80008ec:	4b07      	ldr	r3, [pc, #28]	; (800090c <NEMEUS_Prepare_Sigfox_Measurements+0x3c>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4619      	mov	r1, r3
 80008f2:	4803      	ldr	r0, [pc, #12]	; (8000900 <NEMEUS_Prepare_Sigfox_Measurements+0x30>)
 80008f4:	f003 fd50 	bl	8004398 <strcat>
	//strcat(sigfoxMeasurements,crlf);
}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	200000ec 	.word	0x200000ec
 8000900:	20001474 	.word	0x20001474
 8000904:	2000159c 	.word	0x2000159c
 8000908:	200015f4 	.word	0x200015f4
 800090c:	2000146c 	.word	0x2000146c

08000910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000910:	b5b0      	push	{r4, r5, r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000916:	f000 fe21 	bl	800155c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091a:	f000 f86f 	bl	80009fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091e:	f000 f927 	bl	8000b70 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000922:	f000 f8a7 	bl	8000a74 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000926:	f000 f8cf 	bl	8000ac8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800092a:	f000 f8f7 	bl	8000b1c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800092e:	2201      	movs	r2, #1
 8000930:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000934:	4829      	ldr	r0, [pc, #164]	; (80009dc <main+0xcc>)
 8000936:	f001 f8a7 	bl	8001a88 <HAL_GPIO_WritePin>


  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800093a:	4b29      	ldr	r3, [pc, #164]	; (80009e0 <main+0xd0>)
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	4a28      	ldr	r2, [pc, #160]	; (80009e0 <main+0xd0>)
 8000940:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000944:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8000946:	4b27      	ldr	r3, [pc, #156]	; (80009e4 <main+0xd4>)
 8000948:	2200      	movs	r2, #0
 800094a:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800094c:	4b25      	ldr	r3, [pc, #148]	; (80009e4 <main+0xd4>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a24      	ldr	r2, [pc, #144]	; (80009e4 <main+0xd4>)
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	6013      	str	r3, [r2, #0]
  srand(DWT->CYCCNT-HAL_GetTick());
 8000958:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <main+0xd4>)
 800095a:	685c      	ldr	r4, [r3, #4]
 800095c:	f000 fe26 	bl	80015ac <HAL_GetTick>
 8000960:	4603      	mov	r3, r0
 8000962:	1ae3      	subs	r3, r4, r3
 8000964:	4618      	mov	r0, r3
 8000966:	f003 fc79 	bl	800425c <srand>
  int x = rand();
 800096a:	f003 fca5 	bl	80042b8 <rand>
 800096e:	6278      	str	r0, [r7, #36]	; 0x24
  int y = rand();
 8000970:	f003 fca2 	bl	80042b8 <rand>
 8000974:	6238      	str	r0, [r7, #32]
  sprintf(randSeq, "%X", x%16);
 8000976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000978:	425a      	negs	r2, r3
 800097a:	f003 030f 	and.w	r3, r3, #15
 800097e:	f002 020f 	and.w	r2, r2, #15
 8000982:	bf58      	it	pl
 8000984:	4253      	negpl	r3, r2
 8000986:	461a      	mov	r2, r3
 8000988:	4917      	ldr	r1, [pc, #92]	; (80009e8 <main+0xd8>)
 800098a:	4818      	ldr	r0, [pc, #96]	; (80009ec <main+0xdc>)
 800098c:	f003 fce4 	bl	8004358 <siprintf>
  sprintf(stry, "%X", y%16);
 8000990:	6a3b      	ldr	r3, [r7, #32]
 8000992:	425a      	negs	r2, r3
 8000994:	f003 030f 	and.w	r3, r3, #15
 8000998:	f002 020f 	and.w	r2, r2, #15
 800099c:	bf58      	it	pl
 800099e:	4253      	negpl	r3, r2
 80009a0:	461a      	mov	r2, r3
 80009a2:	4911      	ldr	r1, [pc, #68]	; (80009e8 <main+0xd8>)
 80009a4:	4812      	ldr	r0, [pc, #72]	; (80009f0 <main+0xe0>)
 80009a6:	f003 fcd7 	bl	8004358 <siprintf>
  strcat(randSeq, stry);
 80009aa:	4911      	ldr	r1, [pc, #68]	; (80009f0 <main+0xe0>)
 80009ac:	480f      	ldr	r0, [pc, #60]	; (80009ec <main+0xdc>)
 80009ae:	f003 fcf3 	bl	8004398 <strcat>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <main+0xe4>)
 80009b4:	1d3c      	adds	r4, r7, #4
 80009b6:	461d      	mov	r5, r3
 80009b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80009c4:	1d3b      	adds	r3, r7, #4
 80009c6:	2100      	movs	r1, #0
 80009c8:	4618      	mov	r0, r3
 80009ca:	f002 f997 	bl	8002cfc <osThreadCreate>
 80009ce:	4603      	mov	r3, r0
 80009d0:	4a09      	ldr	r2, [pc, #36]	; (80009f8 <main+0xe8>)
 80009d2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80009d4:	f002 f98b 	bl	8002cee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <main+0xc8>
 80009da:	bf00      	nop
 80009dc:	40010800 	.word	0x40010800
 80009e0:	e000edf0 	.word	0xe000edf0
 80009e4:	e0001000 	.word	0xe0001000
 80009e8:	08005580 	.word	0x08005580
 80009ec:	200015f4 	.word	0x200015f4
 80009f0:	20001470 	.word	0x20001470
 80009f4:	08005584 	.word	0x08005584
 80009f8:	200011bc 	.word	0x200011bc

080009fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b090      	sub	sp, #64	; 0x40
 8000a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a02:	f107 0318 	add.w	r3, r7, #24
 8000a06:	2228      	movs	r2, #40	; 0x28
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f003 fb78 	bl	8004100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a22:	2301      	movs	r3, #1
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a26:	2310      	movs	r3, #16
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2e:	f107 0318 	add.w	r3, r7, #24
 8000a32:	4618      	mov	r0, r3
 8000a34:	f001 f85a 	bl	8001aec <HAL_RCC_OscConfig>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a3e:	f000 fb2d 	bl	800109c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a42:	230f      	movs	r3, #15
 8000a44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f001 fac6 	bl	8001fec <HAL_RCC_ClockConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a66:	f000 fb19 	bl	800109c <Error_Handler>
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	3740      	adds	r7, #64	; 0x40
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a78:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <MX_USART1_UART_Init+0x50>)
 8000a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a80:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <MX_USART1_UART_Init+0x4c>)
 8000aac:	f001 feb2 	bl	8002814 <HAL_UART_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ab6:	f000 faf1 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	200012d8 	.word	0x200012d8
 8000ac4:	40013800 	.word	0x40013800

08000ac8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000acc:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ace:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <MX_USART2_UART_Init+0x50>)
 8000ad0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8000ad2:	4b10      	ldr	r3, [pc, #64]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ad4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000ad8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000aee:	220c      	movs	r2, #12
 8000af0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000afe:	4805      	ldr	r0, [pc, #20]	; (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000b00:	f001 fe88 	bl	8002814 <HAL_UART_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b0a:	f000 fac7 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200014f4 	.word	0x200014f4
 8000b18:	40004400 	.word	0x40004400

08000b1c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b20:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b22:	4a12      	ldr	r2, [pc, #72]	; (8000b6c <MX_USART3_UART_Init+0x50>)
 8000b24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000b26:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b28:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000b2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b34:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b40:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b42:	220c      	movs	r2, #12
 8000b44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b46:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b52:	4805      	ldr	r0, [pc, #20]	; (8000b68 <MX_USART3_UART_Init+0x4c>)
 8000b54:	f001 fe5e 	bl	8002814 <HAL_UART_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b5e:	f000 fa9d 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200011c0 	.word	0x200011c0
 8000b6c:	40004800 	.word	0x40004800

08000b70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b84:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a27      	ldr	r2, [pc, #156]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000b8a:	f043 0310 	orr.w	r3, r3, #16
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b25      	ldr	r3, [pc, #148]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0310 	and.w	r3, r3, #16
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a21      	ldr	r2, [pc, #132]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b1f      	ldr	r3, [pc, #124]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a1b      	ldr	r2, [pc, #108]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000bba:	f043 0308 	orr.w	r3, r3, #8
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <MX_GPIO_Init+0xb8>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0308 	and.w	r3, r3, #8
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd2:	4816      	ldr	r0, [pc, #88]	; (8000c2c <MX_GPIO_Init+0xbc>)
 8000bd4:	f000 ff58 	bl	8001a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bde:	4814      	ldr	r0, [pc, #80]	; (8000c30 <MX_GPIO_Init+0xc0>)
 8000be0:	f000 ff52 	bl	8001a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000be4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	480b      	ldr	r0, [pc, #44]	; (8000c2c <MX_GPIO_Init+0xbc>)
 8000bfe:	f000 fdbf 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2302      	movs	r3, #2
 8000c12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4805      	ldr	r0, [pc, #20]	; (8000c30 <MX_GPIO_Init+0xc0>)
 8000c1c:	f000 fdb0 	bl	8001780 <HAL_GPIO_Init>

}
 8000c20:	bf00      	nop
 8000c22:	3720      	adds	r7, #32
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40011000 	.word	0x40011000
 8000c30:	40010800 	.word	0x40010800

08000c34 <sendToESP>:

/* USER CODE BEGIN 4 */

void sendToESP(uint8_t * msg) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, beginDelim, 1, 50);
 8000c3c:	2332      	movs	r3, #50	; 0x32
 8000c3e:	2201      	movs	r2, #1
 8000c40:	490b      	ldr	r1, [pc, #44]	; (8000c70 <sendToESP+0x3c>)
 8000c42:	480c      	ldr	r0, [pc, #48]	; (8000c74 <sendToESP+0x40>)
 8000c44:	f001 fe33 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, msg, strlen(msg), 50);
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f7ff fa81 	bl	8000150 <strlen>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	b29a      	uxth	r2, r3
 8000c52:	2332      	movs	r3, #50	; 0x32
 8000c54:	6879      	ldr	r1, [r7, #4]
 8000c56:	4807      	ldr	r0, [pc, #28]	; (8000c74 <sendToESP+0x40>)
 8000c58:	f001 fe29 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, endDelim, 1, 50);
 8000c5c:	2332      	movs	r3, #50	; 0x32
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4905      	ldr	r1, [pc, #20]	; (8000c78 <sendToESP+0x44>)
 8000c62:	4804      	ldr	r0, [pc, #16]	; (8000c74 <sendToESP+0x40>)
 8000c64:	f001 fe23 	bl	80028ae <HAL_UART_Transmit>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	200000f4 	.word	0x200000f4
 8000c74:	200014f4 	.word	0x200014f4
 8000c78:	200000f8 	.word	0x200000f8

08000c7c <collectAndTransmitSARAMeasurement>:


void collectAndTransmitSARAMeasurement(){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0

    HAL_UART_Transmit(&huart1, SARAcesq, strlen(SARAcesq), 50);
 8000c80:	4814      	ldr	r0, [pc, #80]	; (8000cd4 <collectAndTransmitSARAMeasurement+0x58>)
 8000c82:	f7ff fa65 	bl	8000150 <strlen>
 8000c86:	4603      	mov	r3, r0
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	2332      	movs	r3, #50	; 0x32
 8000c8c:	4911      	ldr	r1, [pc, #68]	; (8000cd4 <collectAndTransmitSARAMeasurement+0x58>)
 8000c8e:	4812      	ldr	r0, [pc, #72]	; (8000cd8 <collectAndTransmitSARAMeasurement+0x5c>)
 8000c90:	f001 fe0d 	bl	80028ae <HAL_UART_Transmit>
    HAL_UART_Receive(&huart1, saraCESQmessage, 70, 150);
 8000c94:	2396      	movs	r3, #150	; 0x96
 8000c96:	2246      	movs	r2, #70	; 0x46
 8000c98:	4910      	ldr	r1, [pc, #64]	; (8000cdc <collectAndTransmitSARAMeasurement+0x60>)
 8000c9a:	480f      	ldr	r0, [pc, #60]	; (8000cd8 <collectAndTransmitSARAMeasurement+0x5c>)
 8000c9c:	f001 fe99 	bl	80029d2 <HAL_UART_Receive>
    getResultParameterCESQ(4, saraCESQmessage);
 8000ca0:	490e      	ldr	r1, [pc, #56]	; (8000cdc <collectAndTransmitSARAMeasurement+0x60>)
 8000ca2:	2004      	movs	r0, #4
 8000ca4:	f7ff fc82 	bl	80005ac <getResultParameterCESQ>

    HAL_UART_Transmit(&huart1, SARAcsq, strlen(SARAcsq), 50);
 8000ca8:	480d      	ldr	r0, [pc, #52]	; (8000ce0 <collectAndTransmitSARAMeasurement+0x64>)
 8000caa:	f7ff fa51 	bl	8000150 <strlen>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	2332      	movs	r3, #50	; 0x32
 8000cb4:	490a      	ldr	r1, [pc, #40]	; (8000ce0 <collectAndTransmitSARAMeasurement+0x64>)
 8000cb6:	4808      	ldr	r0, [pc, #32]	; (8000cd8 <collectAndTransmitSARAMeasurement+0x5c>)
 8000cb8:	f001 fdf9 	bl	80028ae <HAL_UART_Transmit>
    HAL_UART_Receive(&huart1, saraCSQmessage, 50, 150);
 8000cbc:	2396      	movs	r3, #150	; 0x96
 8000cbe:	2232      	movs	r2, #50	; 0x32
 8000cc0:	4908      	ldr	r1, [pc, #32]	; (8000ce4 <collectAndTransmitSARAMeasurement+0x68>)
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <collectAndTransmitSARAMeasurement+0x5c>)
 8000cc4:	f001 fe85 	bl	80029d2 <HAL_UART_Receive>

    getCSQResult(saraCSQmessage);
 8000cc8:	4806      	ldr	r0, [pc, #24]	; (8000ce4 <collectAndTransmitSARAMeasurement+0x68>)
 8000cca:	f7ff fcc5 	bl	8000658 <getCSQResult>

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	2000005c 	.word	0x2000005c
 8000cd8:	200012d8 	.word	0x200012d8
 8000cdc:	2000139c 	.word	0x2000139c
 8000ce0:	20000050 	.word	0x20000050
 8000ce4:	20001534 	.word	0x20001534

08000ce8 <convertIntegerToChar>:
char* convertIntegerToChar(int N)
{
 8000ce8:	b5b0      	push	{r4, r5, r7, lr}
 8000cea:	b08c      	sub	sp, #48	; 0x30
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]

    int m = N;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	623b      	str	r3, [r7, #32]
    int digit = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
    while (m) {
 8000cf8:	e00a      	b.n	8000d10 <convertIntegerToChar+0x28>
        digit++;
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	627b      	str	r3, [r7, #36]	; 0x24
        m /= 10;
 8000d00:	6a3b      	ldr	r3, [r7, #32]
 8000d02:	4a49      	ldr	r2, [pc, #292]	; (8000e28 <convertIntegerToChar+0x140>)
 8000d04:	fb82 1203 	smull	r1, r2, r2, r3
 8000d08:	1092      	asrs	r2, r2, #2
 8000d0a:	17db      	asrs	r3, r3, #31
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	623b      	str	r3, [r7, #32]
    while (m) {
 8000d10:	6a3b      	ldr	r3, [r7, #32]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d1f1      	bne.n	8000cfa <convertIntegerToChar+0x12>
    }

    char* arr;
    char arr1[digit];
 8000d16:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8000d18:	466b      	mov	r3, sp
 8000d1a:	461d      	mov	r5, r3
 8000d1c:	1e63      	subs	r3, r4, #1
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	4623      	mov	r3, r4
 8000d22:	4618      	mov	r0, r3
 8000d24:	f04f 0100 	mov.w	r1, #0
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	00cb      	lsls	r3, r1, #3
 8000d32:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d36:	00c2      	lsls	r2, r0, #3
 8000d38:	4623      	mov	r3, r4
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f04f 0100 	mov.w	r1, #0
 8000d40:	f04f 0200 	mov.w	r2, #0
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	00cb      	lsls	r3, r1, #3
 8000d4a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d4e:	00c2      	lsls	r2, r0, #3
 8000d50:	4623      	mov	r3, r4
 8000d52:	3307      	adds	r3, #7
 8000d54:	08db      	lsrs	r3, r3, #3
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	ebad 0d03 	sub.w	sp, sp, r3
 8000d5c:	466b      	mov	r3, sp
 8000d5e:	3300      	adds	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]

    arr = (char*)malloc(digit);
 8000d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d64:	4618      	mov	r0, r3
 8000d66:	f003 f9ad 	bl	80040c4 <malloc>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	60fb      	str	r3, [r7, #12]

    int index = 0;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	62bb      	str	r3, [r7, #40]	; 0x28
    while (N) {
 8000d72:	e01e      	b.n	8000db2 <convertIntegerToChar+0xca>
        arr1[++index] = N % 10 + '0';
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	4b2c      	ldr	r3, [pc, #176]	; (8000e28 <convertIntegerToChar+0x140>)
 8000d78:	fb83 1302 	smull	r1, r3, r3, r2
 8000d7c:	1099      	asrs	r1, r3, #2
 8000d7e:	17d3      	asrs	r3, r2, #31
 8000d80:	1ac9      	subs	r1, r1, r3
 8000d82:	460b      	mov	r3, r1
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	440b      	add	r3, r1
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	1ad1      	subs	r1, r2, r3
 8000d8c:	b2cb      	uxtb	r3, r1
 8000d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d90:	3201      	adds	r2, #1
 8000d92:	62ba      	str	r2, [r7, #40]	; 0x28
 8000d94:	3330      	adds	r3, #48	; 0x30
 8000d96:	b2d9      	uxtb	r1, r3
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d9c:	4413      	add	r3, r2
 8000d9e:	460a      	mov	r2, r1
 8000da0:	701a      	strb	r2, [r3, #0]
        N /= 10;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a20      	ldr	r2, [pc, #128]	; (8000e28 <convertIntegerToChar+0x140>)
 8000da6:	fb82 1203 	smull	r1, r2, r2, r3
 8000daa:	1092      	asrs	r2, r2, #2
 8000dac:	17db      	asrs	r3, r3, #31
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	607b      	str	r3, [r7, #4]
    while (N) {
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d1dd      	bne.n	8000d74 <convertIntegerToChar+0x8c>
    }

    if (index < 4){
 8000db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dba:	2b03      	cmp	r3, #3
 8000dbc:	dc10      	bgt.n	8000de0 <convertIntegerToChar+0xf8>
        for (int j = 0; j < 4-index; j++){
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000dc2:	e007      	b.n	8000dd4 <convertIntegerToChar+0xec>
            arr[j] = '0';
 8000dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	4413      	add	r3, r2
 8000dca:	2230      	movs	r2, #48	; 0x30
 8000dcc:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 4-index; j++){
 8000dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd6:	f1c3 0304 	rsb	r3, r3, #4
 8000dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	dbf1      	blt.n	8000dc4 <convertIntegerToChar+0xdc>
        }
    }

    int i;
    int k = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61bb      	str	r3, [r7, #24]
    for (i = 4-index; i < 4; i++){
 8000de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000de6:	f1c3 0304 	rsb	r3, r3, #4
 8000dea:	61fb      	str	r3, [r7, #28]
 8000dec:	e00e      	b.n	8000e0c <convertIntegerToChar+0x124>
        arr[i] = arr1[index-k];
 8000dee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	1ad2      	subs	r2, r2, r3
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	68f9      	ldr	r1, [r7, #12]
 8000df8:	440b      	add	r3, r1
 8000dfa:	6939      	ldr	r1, [r7, #16]
 8000dfc:	5c8a      	ldrb	r2, [r1, r2]
 8000dfe:	701a      	strb	r2, [r3, #0]
        k++;
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	3301      	adds	r3, #1
 8000e04:	61bb      	str	r3, [r7, #24]
    for (i = 4-index; i < 4; i++){
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	61fb      	str	r3, [r7, #28]
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	2b03      	cmp	r3, #3
 8000e10:	dded      	ble.n	8000dee <convertIntegerToChar+0x106>
    }
    arr[i] = '\0';
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	68fa      	ldr	r2, [r7, #12]
 8000e16:	4413      	add	r3, r2
 8000e18:	2200      	movs	r2, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
    return (char*)arr;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	46ad      	mov	sp, r5
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3730      	adds	r7, #48	; 0x30
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bdb0      	pop	{r4, r5, r7, pc}
 8000e28:	66666667 	.word	0x66666667

08000e2c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000e2c:	b590      	push	{r4, r7, lr}
 8000e2e:	b0b3      	sub	sp, #204	; 0xcc
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  uint8_t debugTest[] = "AT+DEBUG=ME?";
 8000e34:	4b7e      	ldr	r3, [pc, #504]	; (8001030 <StartDefaultTask+0x204>)
 8000e36:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8000e3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e3c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e3e:	7023      	strb	r3, [r4, #0]
  osDelay(4500);
 8000e40:	f241 1094 	movw	r0, #4500	; 0x1194
 8000e44:	f001 ffa6 	bl	8002d94 <osDelay>
  SARA_Init();
 8000e48:	f7ff f9a2 	bl	8000190 <SARA_Init>
  nemeus_Power_Cycle();
 8000e4c:	f7ff fa16 	bl	800027c <nemeus_Power_Cycle>



  for(;;)
  {
    osDelay(1000);
 8000e50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e54:	f001 ff9e 	bl	8002d94 <osDelay>
    //sendToESP(debugTest);

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000e58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e5c:	4875      	ldr	r0, [pc, #468]	; (8001034 <StartDefaultTask+0x208>)
 8000e5e:	f000 fe2b 	bl	8001ab8 <HAL_GPIO_TogglePin>

    // Sigfox Test
    //sprintf(myInt,"%04c",sigfoxSeq);
    //snprintf(myInt,sizeof(myInt),"%04d",sigfoxSeq);

    sigfoxArr = convertIntegerToChar(sigfoxSeq);
 8000e62:	4b75      	ldr	r3, [pc, #468]	; (8001038 <StartDefaultTask+0x20c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff3e 	bl	8000ce8 <convertIntegerToChar>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4a73      	ldr	r2, [pc, #460]	; (800103c <StartDefaultTask+0x210>)
 8000e70:	6013      	str	r3, [r2, #0]
    strcpy(sigfoxSend,sigfoxSendBinCommand);
 8000e72:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e76:	4972      	ldr	r1, [pc, #456]	; (8001040 <StartDefaultTask+0x214>)
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f003 fa9c 	bl	80043b6 <strcpy>
    strcat(sigfoxSend,randSeq);
 8000e7e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e82:	4970      	ldr	r1, [pc, #448]	; (8001044 <StartDefaultTask+0x218>)
 8000e84:	4618      	mov	r0, r3
 8000e86:	f003 fa87 	bl	8004398 <strcat>
    //strcat(sigfoxSend,myInt);
    strcat(sigfoxSend,sigfoxArr);
 8000e8a:	4b6c      	ldr	r3, [pc, #432]	; (800103c <StartDefaultTask+0x210>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f003 fa7f 	bl	8004398 <strcat>
    strcat(sigfoxSend,sigfoxEnd);
 8000e9a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e9e:	496a      	ldr	r1, [pc, #424]	; (8001048 <StartDefaultTask+0x21c>)
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f003 fa79 	bl	8004398 <strcat>

    //sendToESP(sigfoxSend);

    HAL_UART_Transmit(&huart3, sigfoxSend, 30, 50);
 8000ea6:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8000eaa:	2332      	movs	r3, #50	; 0x32
 8000eac:	221e      	movs	r2, #30
 8000eae:	4867      	ldr	r0, [pc, #412]	; (800104c <StartDefaultTask+0x220>)
 8000eb0:	f001 fcfd 	bl	80028ae <HAL_UART_Transmit>
	HAL_UART_Receive(&huart3, SigFoxMessage, 69, 1500);
 8000eb4:	f107 0108 	add.w	r1, r7, #8
 8000eb8:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000ebc:	2245      	movs	r2, #69	; 0x45
 8000ebe:	4863      	ldr	r0, [pc, #396]	; (800104c <StartDefaultTask+0x220>)
 8000ec0:	f001 fd87 	bl	80029d2 <HAL_UART_Receive>

	getGPSCoordinates();
 8000ec4:	f7ff fc02 	bl	80006cc <getGPSCoordinates>
    NEMEUS_Prepare_Sigfox_Measurements();
 8000ec8:	f7ff fd02 	bl	80008d0 <NEMEUS_Prepare_Sigfox_Measurements>

    sendToESP(sigfoxMeasurements);
 8000ecc:	4860      	ldr	r0, [pc, #384]	; (8001050 <StartDefaultTask+0x224>)
 8000ece:	f7ff feb1 	bl	8000c34 <sendToESP>


    // **** SARA STUFF ****
    // ********************

    SARA_ChangeTech('7');
 8000ed2:	2037      	movs	r0, #55	; 0x37
 8000ed4:	f7ff fa48 	bl	8000368 <SARA_ChangeTech>

    collectAndTransmitSARAMeasurement();
 8000ed8:	f7ff fed0 	bl	8000c7c <collectAndTransmitSARAMeasurement>
    getGPSCoordinates();
 8000edc:	f7ff fbf6 	bl	80006cc <getGPSCoordinates>
    prepareSaraMeasurement(SARA_LTEM);
 8000ee0:	2007      	movs	r0, #7
 8000ee2:	f7ff fc45 	bl	8000770 <prepareSaraMeasurement>
    sendToESP(SaraMeasurements);
 8000ee6:	485b      	ldr	r0, [pc, #364]	; (8001054 <StartDefaultTask+0x228>)
 8000ee8:	f7ff fea4 	bl	8000c34 <sendToESP>

    memset(SaraMeasurements, '\0', 128);
 8000eec:	2280      	movs	r2, #128	; 0x80
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4858      	ldr	r0, [pc, #352]	; (8001054 <StartDefaultTask+0x228>)
 8000ef2:	f003 f905 	bl	8004100 <memset>

	SARA_ChangeTech('9');
 8000ef6:	2039      	movs	r0, #57	; 0x39
 8000ef8:	f7ff fa36 	bl	8000368 <SARA_ChangeTech>

    collectAndTransmitSARAMeasurement();
 8000efc:	f7ff febe 	bl	8000c7c <collectAndTransmitSARAMeasurement>
    getGPSCoordinates();
 8000f00:	f7ff fbe4 	bl	80006cc <getGPSCoordinates>
    prepareSaraMeasurement(SARA_NBIOT);
 8000f04:	2008      	movs	r0, #8
 8000f06:	f7ff fc33 	bl	8000770 <prepareSaraMeasurement>
    sendToESP(SaraMeasurements);
 8000f0a:	4852      	ldr	r0, [pc, #328]	; (8001054 <StartDefaultTask+0x228>)
 8000f0c:	f7ff fe92 	bl	8000c34 <sendToESP>

    memset(SaraMeasurements, '\0', 128);
 8000f10:	2280      	movs	r2, #128	; 0x80
 8000f12:	2100      	movs	r1, #0
 8000f14:	484f      	ldr	r0, [pc, #316]	; (8001054 <StartDefaultTask+0x228>)
 8000f16:	f003 f8f3 	bl	8004100 <memset>

    // **** NEMEUS STUFF ****
    // **********************
    HAL_UART_Receive(&huart3,trash,10,100);
 8000f1a:	2364      	movs	r3, #100	; 0x64
 8000f1c:	220a      	movs	r2, #10
 8000f1e:	494e      	ldr	r1, [pc, #312]	; (8001058 <StartDefaultTask+0x22c>)
 8000f20:	484a      	ldr	r0, [pc, #296]	; (800104c <StartDefaultTask+0x220>)
 8000f22:	f001 fd56 	bl	80029d2 <HAL_UART_Receive>
    HAL_UART_Transmit(&huart3, getLoraLCR, strlen(getLoraLCR), 50);
 8000f26:	484d      	ldr	r0, [pc, #308]	; (800105c <StartDefaultTask+0x230>)
 8000f28:	f7ff f912 	bl	8000150 <strlen>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	2332      	movs	r3, #50	; 0x32
 8000f32:	494a      	ldr	r1, [pc, #296]	; (800105c <StartDefaultTask+0x230>)
 8000f34:	4845      	ldr	r0, [pc, #276]	; (800104c <StartDefaultTask+0x220>)
 8000f36:	f001 fcba 	bl	80028ae <HAL_UART_Transmit>
    HAL_UART_Receive(&huart3, LoRaMessage, 69, 5000);
 8000f3a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8000f3e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000f42:	2245      	movs	r2, #69	; 0x45
 8000f44:	4841      	ldr	r0, [pc, #260]	; (800104c <StartDefaultTask+0x220>)
 8000f46:	f001 fd44 	bl	80029d2 <HAL_UART_Receive>

    //if(strcmp("\r\nERROR\r\n",LoRaMessage) == 0){
    if(strstr("ERROR",LoRaMessage) != NULL){
 8000f4a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4843      	ldr	r0, [pc, #268]	; (8001060 <StartDefaultTask+0x234>)
 8000f52:	f003 fa38 	bl	80043c6 <strstr>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d020      	beq.n	8000f9e <StartDefaultTask+0x172>
    	nemeus_Power_Cycle();
 8000f5c:	f7ff f98e 	bl	800027c <nemeus_Power_Cycle>
    	memset(LoRaMessage, '\0', 69);
 8000f60:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f64:	2245      	movs	r2, #69	; 0x45
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f003 f8c9 	bl	8004100 <memset>
    	HAL_UART_Receive(&huart3, trash, 128, 150);
 8000f6e:	2396      	movs	r3, #150	; 0x96
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	4939      	ldr	r1, [pc, #228]	; (8001058 <StartDefaultTask+0x22c>)
 8000f74:	4835      	ldr	r0, [pc, #212]	; (800104c <StartDefaultTask+0x220>)
 8000f76:	f001 fd2c 	bl	80029d2 <HAL_UART_Receive>
        HAL_UART_Transmit(&huart3, getLoraLCR, strlen(getLoraLCR), 50);
 8000f7a:	4838      	ldr	r0, [pc, #224]	; (800105c <StartDefaultTask+0x230>)
 8000f7c:	f7ff f8e8 	bl	8000150 <strlen>
 8000f80:	4603      	mov	r3, r0
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	2332      	movs	r3, #50	; 0x32
 8000f86:	4935      	ldr	r1, [pc, #212]	; (800105c <StartDefaultTask+0x230>)
 8000f88:	4830      	ldr	r0, [pc, #192]	; (800104c <StartDefaultTask+0x220>)
 8000f8a:	f001 fc90 	bl	80028ae <HAL_UART_Transmit>
        HAL_UART_Receive(&huart3, LoRaMessage, 69, 10000);
 8000f8e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8000f92:	f242 7310 	movw	r3, #10000	; 0x2710
 8000f96:	2245      	movs	r2, #69	; 0x45
 8000f98:	482c      	ldr	r0, [pc, #176]	; (800104c <StartDefaultTask+0x220>)
 8000f9a:	f001 fd1a 	bl	80029d2 <HAL_UART_Receive>
    }
    NEMEUS_Extract_Lora_Measurements(LoRaMessage);
 8000f9e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fc42 	bl	800082c <NEMEUS_Extract_Lora_Measurements>

    getGPSCoordinates();
 8000fa8:	f7ff fb90 	bl	80006cc <getGPSCoordinates>

    NEMEUS_Prepare_Lora_Measurements();
 8000fac:	f7ff fc72 	bl	8000894 <NEMEUS_Prepare_Lora_Measurements>

    sendToESP(loraMeasurements);
 8000fb0:	482c      	ldr	r0, [pc, #176]	; (8001064 <StartDefaultTask+0x238>)
 8000fb2:	f7ff fe3f 	bl	8000c34 <sendToESP>




    HAL_UART_Transmit(&huart2, crlf, strlen(crlf), 50);
 8000fb6:	2332      	movs	r3, #50	; 0x32
 8000fb8:	2202      	movs	r2, #2
 8000fba:	492b      	ldr	r1, [pc, #172]	; (8001068 <StartDefaultTask+0x23c>)
 8000fbc:	482b      	ldr	r0, [pc, #172]	; (800106c <StartDefaultTask+0x240>)
 8000fbe:	f001 fc76 	bl	80028ae <HAL_UART_Transmit>

    //memset(saraMSG,'\0', 69);
	memset(SigFoxMessage, '\0', 69);
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	2245      	movs	r2, #69	; 0x45
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f003 f898 	bl	8004100 <memset>
	memset(LoRaMessage, '\0', 69);
 8000fd0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fd4:	2245      	movs	r2, #69	; 0x45
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f003 f891 	bl	8004100 <memset>
	memset(currentGPSCoords,'\0',80);
 8000fde:	2250      	movs	r2, #80	; 0x50
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4823      	ldr	r0, [pc, #140]	; (8001070 <StartDefaultTask+0x244>)
 8000fe4:	f003 f88c 	bl	8004100 <memset>
	memset(currentLoraSignalQuality,'\0',69);
 8000fe8:	2245      	movs	r2, #69	; 0x45
 8000fea:	2100      	movs	r1, #0
 8000fec:	4821      	ldr	r0, [pc, #132]	; (8001074 <StartDefaultTask+0x248>)
 8000fee:	f003 f887 	bl	8004100 <memset>
	memset(loraMeasurements,'\0',128);
 8000ff2:	2280      	movs	r2, #128	; 0x80
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	481b      	ldr	r0, [pc, #108]	; (8001064 <StartDefaultTask+0x238>)
 8000ff8:	f003 f882 	bl	8004100 <memset>
	memset(sigfoxMeasurements,'\0',128);
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	2100      	movs	r1, #0
 8001000:	4813      	ldr	r0, [pc, #76]	; (8001050 <StartDefaultTask+0x224>)
 8001002:	f003 f87d 	bl	8004100 <memset>
	memset(sigfoxSend,'\0',30);
 8001006:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800100a:	221e      	movs	r2, #30
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f003 f876 	bl	8004100 <memset>
	free(sigfoxArr);
 8001014:	4b09      	ldr	r3, [pc, #36]	; (800103c <StartDefaultTask+0x210>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4618      	mov	r0, r3
 800101a:	f003 f85b 	bl	80040d4 <free>
	sigfoxSeq++;
 800101e:	4b06      	ldr	r3, [pc, #24]	; (8001038 <StartDefaultTask+0x20c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	4a04      	ldr	r2, [pc, #16]	; (8001038 <StartDefaultTask+0x20c>)
 8001026:	6013      	str	r3, [r2, #0]

	nemeus_Power_Cycle(); // lora attach? enough time?
 8001028:	f7ff f928 	bl	800027c <nemeus_Power_Cycle>
  {
 800102c:	e710      	b.n	8000e50 <StartDefaultTask+0x24>
 800102e:	bf00      	nop
 8001030:	080055a8 	.word	0x080055a8
 8001034:	40011000 	.word	0x40011000
 8001038:	200003e0 	.word	0x200003e0
 800103c:	2000146c 	.word	0x2000146c
 8001040:	200000c4 	.word	0x200000c4
 8001044:	200015f4 	.word	0x200015f4
 8001048:	200000d4 	.word	0x200000d4
 800104c:	200011c0 	.word	0x200011c0
 8001050:	20001474 	.word	0x20001474
 8001054:	2000131c 	.word	0x2000131c
 8001058:	20001208 	.word	0x20001208
 800105c:	200000a8 	.word	0x200000a8
 8001060:	080055a0 	.word	0x080055a0
 8001064:	200013e4 	.word	0x200013e4
 8001068:	080055d0 	.word	0x080055d0
 800106c:	200014f4 	.word	0x200014f4
 8001070:	2000159c 	.word	0x2000159c
 8001074:	2000128c 	.word	0x2000128c

08001078 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a04      	ldr	r2, [pc, #16]	; (8001098 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d101      	bne.n	800108e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800108a:	f000 fa7d 	bl	8001588 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40012c00 	.word	0x40012c00

0800109c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a4:	e7fe      	b.n	80010a4 <Error_Handler+0x8>
	...

080010a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010ae:	4b18      	ldr	r3, [pc, #96]	; (8001110 <HAL_MspInit+0x68>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	4a17      	ldr	r2, [pc, #92]	; (8001110 <HAL_MspInit+0x68>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	6193      	str	r3, [r2, #24]
 80010ba:	4b15      	ldr	r3, [pc, #84]	; (8001110 <HAL_MspInit+0x68>)
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c6:	4b12      	ldr	r3, [pc, #72]	; (8001110 <HAL_MspInit+0x68>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	4a11      	ldr	r2, [pc, #68]	; (8001110 <HAL_MspInit+0x68>)
 80010cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d0:	61d3      	str	r3, [r2, #28]
 80010d2:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <HAL_MspInit+0x68>)
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	210f      	movs	r1, #15
 80010e2:	f06f 0001 	mvn.w	r0, #1
 80010e6:	f000 fb20 	bl	800172a <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <HAL_MspInit+0x6c>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <HAL_MspInit+0x6c>)
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40021000 	.word	0x40021000
 8001114:	40010000 	.word	0x40010000

08001118 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08c      	sub	sp, #48	; 0x30
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001120:	f107 0320 	add.w	r3, r7, #32
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
 800112c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a53      	ldr	r2, [pc, #332]	; (8001280 <HAL_UART_MspInit+0x168>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d132      	bne.n	800119e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001138:	4b52      	ldr	r3, [pc, #328]	; (8001284 <HAL_UART_MspInit+0x16c>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a51      	ldr	r2, [pc, #324]	; (8001284 <HAL_UART_MspInit+0x16c>)
 800113e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b4f      	ldr	r3, [pc, #316]	; (8001284 <HAL_UART_MspInit+0x16c>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800114c:	61fb      	str	r3, [r7, #28]
 800114e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001150:	4b4c      	ldr	r3, [pc, #304]	; (8001284 <HAL_UART_MspInit+0x16c>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a4b      	ldr	r2, [pc, #300]	; (8001284 <HAL_UART_MspInit+0x16c>)
 8001156:	f043 0304 	orr.w	r3, r3, #4
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b49      	ldr	r3, [pc, #292]	; (8001284 <HAL_UART_MspInit+0x16c>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0304 	and.w	r3, r3, #4
 8001164:	61bb      	str	r3, [r7, #24]
 8001166:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800116c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	2302      	movs	r3, #2
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001176:	f107 0320 	add.w	r3, r7, #32
 800117a:	4619      	mov	r1, r3
 800117c:	4842      	ldr	r0, [pc, #264]	; (8001288 <HAL_UART_MspInit+0x170>)
 800117e:	f000 faff 	bl	8001780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001182:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001188:	2300      	movs	r3, #0
 800118a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001190:	f107 0320 	add.w	r3, r7, #32
 8001194:	4619      	mov	r1, r3
 8001196:	483c      	ldr	r0, [pc, #240]	; (8001288 <HAL_UART_MspInit+0x170>)
 8001198:	f000 faf2 	bl	8001780 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800119c:	e06c      	b.n	8001278 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a3a      	ldr	r2, [pc, #232]	; (800128c <HAL_UART_MspInit+0x174>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d130      	bne.n	800120a <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80011a8:	4b36      	ldr	r3, [pc, #216]	; (8001284 <HAL_UART_MspInit+0x16c>)
 80011aa:	69db      	ldr	r3, [r3, #28]
 80011ac:	4a35      	ldr	r2, [pc, #212]	; (8001284 <HAL_UART_MspInit+0x16c>)
 80011ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011b2:	61d3      	str	r3, [r2, #28]
 80011b4:	4b33      	ldr	r3, [pc, #204]	; (8001284 <HAL_UART_MspInit+0x16c>)
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	4b30      	ldr	r3, [pc, #192]	; (8001284 <HAL_UART_MspInit+0x16c>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	4a2f      	ldr	r2, [pc, #188]	; (8001284 <HAL_UART_MspInit+0x16c>)
 80011c6:	f043 0304 	orr.w	r3, r3, #4
 80011ca:	6193      	str	r3, [r2, #24]
 80011cc:	4b2d      	ldr	r3, [pc, #180]	; (8001284 <HAL_UART_MspInit+0x16c>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	f003 0304 	and.w	r3, r3, #4
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011d8:	2304      	movs	r3, #4
 80011da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e0:	2303      	movs	r3, #3
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e4:	f107 0320 	add.w	r3, r7, #32
 80011e8:	4619      	mov	r1, r3
 80011ea:	4827      	ldr	r0, [pc, #156]	; (8001288 <HAL_UART_MspInit+0x170>)
 80011ec:	f000 fac8 	bl	8001780 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011f0:	2308      	movs	r3, #8
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fc:	f107 0320 	add.w	r3, r7, #32
 8001200:	4619      	mov	r1, r3
 8001202:	4821      	ldr	r0, [pc, #132]	; (8001288 <HAL_UART_MspInit+0x170>)
 8001204:	f000 fabc 	bl	8001780 <HAL_GPIO_Init>
}
 8001208:	e036      	b.n	8001278 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a20      	ldr	r2, [pc, #128]	; (8001290 <HAL_UART_MspInit+0x178>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d131      	bne.n	8001278 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001214:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <HAL_UART_MspInit+0x16c>)
 8001216:	69db      	ldr	r3, [r3, #28]
 8001218:	4a1a      	ldr	r2, [pc, #104]	; (8001284 <HAL_UART_MspInit+0x16c>)
 800121a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800121e:	61d3      	str	r3, [r2, #28]
 8001220:	4b18      	ldr	r3, [pc, #96]	; (8001284 <HAL_UART_MspInit+0x16c>)
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122c:	4b15      	ldr	r3, [pc, #84]	; (8001284 <HAL_UART_MspInit+0x16c>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	4a14      	ldr	r2, [pc, #80]	; (8001284 <HAL_UART_MspInit+0x16c>)
 8001232:	f043 0308 	orr.w	r3, r3, #8
 8001236:	6193      	str	r3, [r2, #24]
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_UART_MspInit+0x16c>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	f003 0308 	and.w	r3, r3, #8
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800124e:	2303      	movs	r3, #3
 8001250:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001252:	f107 0320 	add.w	r3, r7, #32
 8001256:	4619      	mov	r1, r3
 8001258:	480e      	ldr	r0, [pc, #56]	; (8001294 <HAL_UART_MspInit+0x17c>)
 800125a:	f000 fa91 	bl	8001780 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800125e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126c:	f107 0320 	add.w	r3, r7, #32
 8001270:	4619      	mov	r1, r3
 8001272:	4808      	ldr	r0, [pc, #32]	; (8001294 <HAL_UART_MspInit+0x17c>)
 8001274:	f000 fa84 	bl	8001780 <HAL_GPIO_Init>
}
 8001278:	bf00      	nop
 800127a:	3730      	adds	r7, #48	; 0x30
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40013800 	.word	0x40013800
 8001284:	40021000 	.word	0x40021000
 8001288:	40010800 	.word	0x40010800
 800128c:	40004400 	.word	0x40004400
 8001290:	40004800 	.word	0x40004800
 8001294:	40010c00 	.word	0x40010c00

08001298 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08c      	sub	sp, #48	; 0x30
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	2019      	movs	r0, #25
 80012ae:	f000 fa3c 	bl	800172a <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80012b2:	2019      	movs	r0, #25
 80012b4:	f000 fa55 	bl	8001762 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012b8:	4b1e      	ldr	r3, [pc, #120]	; (8001334 <HAL_InitTick+0x9c>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a1d      	ldr	r2, [pc, #116]	; (8001334 <HAL_InitTick+0x9c>)
 80012be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <HAL_InitTick+0x9c>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012d0:	f107 0210 	add.w	r2, r7, #16
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4611      	mov	r1, r2
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 f802 	bl	80022e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80012e0:	f000 ffec 	bl	80022bc <HAL_RCC_GetPCLK2Freq>
 80012e4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e8:	4a13      	ldr	r2, [pc, #76]	; (8001338 <HAL_InitTick+0xa0>)
 80012ea:	fba2 2303 	umull	r2, r3, r2, r3
 80012ee:	0c9b      	lsrs	r3, r3, #18
 80012f0:	3b01      	subs	r3, #1
 80012f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <HAL_InitTick+0xa4>)
 80012f6:	4a12      	ldr	r2, [pc, #72]	; (8001340 <HAL_InitTick+0xa8>)
 80012f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <HAL_InitTick+0xa4>)
 80012fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001300:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001302:	4a0e      	ldr	r2, [pc, #56]	; (800133c <HAL_InitTick+0xa4>)
 8001304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001306:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_InitTick+0xa4>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b0b      	ldr	r3, [pc, #44]	; (800133c <HAL_InitTick+0xa4>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001314:	4809      	ldr	r0, [pc, #36]	; (800133c <HAL_InitTick+0xa4>)
 8001316:	f001 f833 	bl	8002380 <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d104      	bne.n	800132a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <HAL_InitTick+0xa4>)
 8001322:	f001 f885 	bl	8002430 <HAL_TIM_Base_Start_IT>
 8001326:	4603      	mov	r3, r0
 8001328:	e000      	b.n	800132c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
}
 800132c:	4618      	mov	r0, r3
 800132e:	3730      	adds	r7, #48	; 0x30
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40021000 	.word	0x40021000
 8001338:	431bde83 	.word	0x431bde83
 800133c:	200015f8 	.word	0x200015f8
 8001340:	40012c00 	.word	0x40012c00

08001344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001348:	e7fe      	b.n	8001348 <NMI_Handler+0x4>

0800134a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134e:	e7fe      	b.n	800134e <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	e7fe      	b.n	8001354 <MemManage_Handler+0x4>

08001356 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135a:	e7fe      	b.n	800135a <BusFault_Handler+0x4>

0800135c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001360:	e7fe      	b.n	8001360 <UsageFault_Handler+0x4>

08001362 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001362:	b480      	push	{r7}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
	...

08001370 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001374:	4802      	ldr	r0, [pc, #8]	; (8001380 <TIM1_UP_IRQHandler+0x10>)
 8001376:	f001 f8ad 	bl	80024d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200015f8 	.word	0x200015f8

08001384 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
	return 1;
 8001388:	2301      	movs	r3, #1
}
 800138a:	4618      	mov	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr

08001392 <_kill>:

int _kill(int pid, int sig)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800139c:	f002 fe68 	bl	8004070 <__errno>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2216      	movs	r2, #22
 80013a4:	601a      	str	r2, [r3, #0]
	return -1;
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <_exit>:

void _exit (int status)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b082      	sub	sp, #8
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80013ba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7ff ffe7 	bl	8001392 <_kill>
	while (1) {}		/* Make sure we hang here */
 80013c4:	e7fe      	b.n	80013c4 <_exit+0x12>

080013c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b086      	sub	sp, #24
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	60f8      	str	r0, [r7, #12]
 80013ce:	60b9      	str	r1, [r7, #8]
 80013d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e00a      	b.n	80013ee <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013d8:	f3af 8000 	nop.w
 80013dc:	4601      	mov	r1, r0
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	60ba      	str	r2, [r7, #8]
 80013e4:	b2ca      	uxtb	r2, r1
 80013e6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	3301      	adds	r3, #1
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	dbf0      	blt.n	80013d8 <_read+0x12>
	}

return len;
 80013f6:	687b      	ldr	r3, [r7, #4]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	e009      	b.n	8001426 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	1c5a      	adds	r2, r3, #1
 8001416:	60ba      	str	r2, [r7, #8]
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	3301      	adds	r3, #1
 8001424:	617b      	str	r3, [r7, #20]
 8001426:	697a      	ldr	r2, [r7, #20]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	429a      	cmp	r2, r3
 800142c:	dbf1      	blt.n	8001412 <_write+0x12>
	}
	return len;
 800142e:	687b      	ldr	r3, [r7, #4]
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <_close>:

int _close(int file)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	return -1;
 8001440:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001444:	4618      	mov	r0, r3
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr

0800144e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800145e:	605a      	str	r2, [r3, #4]
	return 0;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr

0800146c <_isatty>:

int _isatty(int file)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	return 1;
 8001474:	2301      	movs	r3, #1
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
	return 0;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr

08001498 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014a0:	4a14      	ldr	r2, [pc, #80]	; (80014f4 <_sbrk+0x5c>)
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <_sbrk+0x60>)
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014ac:	4b13      	ldr	r3, [pc, #76]	; (80014fc <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d102      	bne.n	80014ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b4:	4b11      	ldr	r3, [pc, #68]	; (80014fc <_sbrk+0x64>)
 80014b6:	4a12      	ldr	r2, [pc, #72]	; (8001500 <_sbrk+0x68>)
 80014b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ba:	4b10      	ldr	r3, [pc, #64]	; (80014fc <_sbrk+0x64>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4413      	add	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d207      	bcs.n	80014d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c8:	f002 fdd2 	bl	8004070 <__errno>
 80014cc:	4603      	mov	r3, r0
 80014ce:	220c      	movs	r2, #12
 80014d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014d6:	e009      	b.n	80014ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d8:	4b08      	ldr	r3, [pc, #32]	; (80014fc <_sbrk+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014de:	4b07      	ldr	r3, [pc, #28]	; (80014fc <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	4a05      	ldr	r2, [pc, #20]	; (80014fc <_sbrk+0x64>)
 80014e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ea:	68fb      	ldr	r3, [r7, #12]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20005000 	.word	0x20005000
 80014f8:	00000400 	.word	0x00000400
 80014fc:	200003e4 	.word	0x200003e4
 8001500:	20001658 	.word	0x20001658

08001504 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr

08001510 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001510:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001512:	e003      	b.n	800151c <LoopCopyDataInit>

08001514 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001514:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001516:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001518:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800151a:	3104      	adds	r1, #4

0800151c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800151c:	480a      	ldr	r0, [pc, #40]	; (8001548 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800151e:	4b0b      	ldr	r3, [pc, #44]	; (800154c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001520:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001522:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001524:	d3f6      	bcc.n	8001514 <CopyDataInit>
  ldr r2, =_sbss
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001528:	e002      	b.n	8001530 <LoopFillZerobss>

0800152a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800152a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800152c:	f842 3b04 	str.w	r3, [r2], #4

08001530 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001532:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001534:	d3f9      	bcc.n	800152a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001536:	f7ff ffe5 	bl	8001504 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800153a:	f002 fd9f 	bl	800407c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800153e:	f7ff f9e7 	bl	8000910 <main>
  bx lr
 8001542:	4770      	bx	lr
  ldr r3, =_sidata
 8001544:	08005740 	.word	0x08005740
  ldr r0, =_sdata
 8001548:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800154c:	20000170 	.word	0x20000170
  ldr r2, =_sbss
 8001550:	20000170 	.word	0x20000170
  ldr r3, = _ebss
 8001554:	20001654 	.word	0x20001654

08001558 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001558:	e7fe      	b.n	8001558 <ADC1_2_IRQHandler>
	...

0800155c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001560:	4b08      	ldr	r3, [pc, #32]	; (8001584 <HAL_Init+0x28>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a07      	ldr	r2, [pc, #28]	; (8001584 <HAL_Init+0x28>)
 8001566:	f043 0310 	orr.w	r3, r3, #16
 800156a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156c:	2003      	movs	r0, #3
 800156e:	f000 f8d1 	bl	8001714 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001572:	2000      	movs	r0, #0
 8001574:	f7ff fe90 	bl	8001298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001578:	f7ff fd96 	bl	80010a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40022000 	.word	0x40022000

08001588 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <HAL_IncTick+0x1c>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	461a      	mov	r2, r3
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <HAL_IncTick+0x20>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4413      	add	r3, r2
 8001598:	4a03      	ldr	r2, [pc, #12]	; (80015a8 <HAL_IncTick+0x20>)
 800159a:	6013      	str	r3, [r2, #0]
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	20000104 	.word	0x20000104
 80015a8:	20001640 	.word	0x20001640

080015ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return uwTick;
 80015b0:	4b02      	ldr	r3, [pc, #8]	; (80015bc <HAL_GetTick+0x10>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	20001640 	.word	0x20001640

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f2:	4a04      	ldr	r2, [pc, #16]	; (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	60d3      	str	r3, [r2, #12]
}
 80015f8:	bf00      	nop
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	; (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	4906      	ldr	r1, [pc, #24]	; (8001658 <__NVIC_EnableIRQ+0x34>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	2001      	movs	r0, #1
 8001646:	fa00 f202 	lsl.w	r2, r0, r2
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	e000e100 	.word	0xe000e100

0800165c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	db0a      	blt.n	8001686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	b2da      	uxtb	r2, r3
 8001674:	490c      	ldr	r1, [pc, #48]	; (80016a8 <__NVIC_SetPriority+0x4c>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	0112      	lsls	r2, r2, #4
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	440b      	add	r3, r1
 8001680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001684:	e00a      	b.n	800169c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	b2da      	uxtb	r2, r3
 800168a:	4908      	ldr	r1, [pc, #32]	; (80016ac <__NVIC_SetPriority+0x50>)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	3b04      	subs	r3, #4
 8001694:	0112      	lsls	r2, r2, #4
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	440b      	add	r3, r1
 800169a:	761a      	strb	r2, [r3, #24]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	e000e100 	.word	0xe000e100
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b089      	sub	sp, #36	; 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f1c3 0307 	rsb	r3, r3, #7
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	bf28      	it	cs
 80016ce:	2304      	movcs	r3, #4
 80016d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3304      	adds	r3, #4
 80016d6:	2b06      	cmp	r3, #6
 80016d8:	d902      	bls.n	80016e0 <NVIC_EncodePriority+0x30>
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3b03      	subs	r3, #3
 80016de:	e000      	b.n	80016e2 <NVIC_EncodePriority+0x32>
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43da      	mvns	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	401a      	ands	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001702:	43d9      	mvns	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	4313      	orrs	r3, r2
         );
}
 800170a:	4618      	mov	r0, r3
 800170c:	3724      	adds	r7, #36	; 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f7ff ff4f 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800172a:	b580      	push	{r7, lr}
 800172c:	b086      	sub	sp, #24
 800172e:	af00      	add	r7, sp, #0
 8001730:	4603      	mov	r3, r0
 8001732:	60b9      	str	r1, [r7, #8]
 8001734:	607a      	str	r2, [r7, #4]
 8001736:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800173c:	f7ff ff64 	bl	8001608 <__NVIC_GetPriorityGrouping>
 8001740:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	68b9      	ldr	r1, [r7, #8]
 8001746:	6978      	ldr	r0, [r7, #20]
 8001748:	f7ff ffb2 	bl	80016b0 <NVIC_EncodePriority>
 800174c:	4602      	mov	r2, r0
 800174e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff81 	bl	800165c <__NVIC_SetPriority>
}
 800175a:	bf00      	nop
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800176c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff ff57 	bl	8001624 <__NVIC_EnableIRQ>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001780:	b480      	push	{r7}
 8001782:	b08b      	sub	sp, #44	; 0x2c
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800178e:	2300      	movs	r3, #0
 8001790:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001792:	e169      	b.n	8001a68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001794:	2201      	movs	r2, #1
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	69fa      	ldr	r2, [r7, #28]
 80017a4:	4013      	ands	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	f040 8158 	bne.w	8001a62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	4a9a      	ldr	r2, [pc, #616]	; (8001a20 <HAL_GPIO_Init+0x2a0>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d05e      	beq.n	800187a <HAL_GPIO_Init+0xfa>
 80017bc:	4a98      	ldr	r2, [pc, #608]	; (8001a20 <HAL_GPIO_Init+0x2a0>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d875      	bhi.n	80018ae <HAL_GPIO_Init+0x12e>
 80017c2:	4a98      	ldr	r2, [pc, #608]	; (8001a24 <HAL_GPIO_Init+0x2a4>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d058      	beq.n	800187a <HAL_GPIO_Init+0xfa>
 80017c8:	4a96      	ldr	r2, [pc, #600]	; (8001a24 <HAL_GPIO_Init+0x2a4>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d86f      	bhi.n	80018ae <HAL_GPIO_Init+0x12e>
 80017ce:	4a96      	ldr	r2, [pc, #600]	; (8001a28 <HAL_GPIO_Init+0x2a8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d052      	beq.n	800187a <HAL_GPIO_Init+0xfa>
 80017d4:	4a94      	ldr	r2, [pc, #592]	; (8001a28 <HAL_GPIO_Init+0x2a8>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d869      	bhi.n	80018ae <HAL_GPIO_Init+0x12e>
 80017da:	4a94      	ldr	r2, [pc, #592]	; (8001a2c <HAL_GPIO_Init+0x2ac>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d04c      	beq.n	800187a <HAL_GPIO_Init+0xfa>
 80017e0:	4a92      	ldr	r2, [pc, #584]	; (8001a2c <HAL_GPIO_Init+0x2ac>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d863      	bhi.n	80018ae <HAL_GPIO_Init+0x12e>
 80017e6:	4a92      	ldr	r2, [pc, #584]	; (8001a30 <HAL_GPIO_Init+0x2b0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d046      	beq.n	800187a <HAL_GPIO_Init+0xfa>
 80017ec:	4a90      	ldr	r2, [pc, #576]	; (8001a30 <HAL_GPIO_Init+0x2b0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d85d      	bhi.n	80018ae <HAL_GPIO_Init+0x12e>
 80017f2:	2b12      	cmp	r3, #18
 80017f4:	d82a      	bhi.n	800184c <HAL_GPIO_Init+0xcc>
 80017f6:	2b12      	cmp	r3, #18
 80017f8:	d859      	bhi.n	80018ae <HAL_GPIO_Init+0x12e>
 80017fa:	a201      	add	r2, pc, #4	; (adr r2, 8001800 <HAL_GPIO_Init+0x80>)
 80017fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001800:	0800187b 	.word	0x0800187b
 8001804:	08001855 	.word	0x08001855
 8001808:	08001867 	.word	0x08001867
 800180c:	080018a9 	.word	0x080018a9
 8001810:	080018af 	.word	0x080018af
 8001814:	080018af 	.word	0x080018af
 8001818:	080018af 	.word	0x080018af
 800181c:	080018af 	.word	0x080018af
 8001820:	080018af 	.word	0x080018af
 8001824:	080018af 	.word	0x080018af
 8001828:	080018af 	.word	0x080018af
 800182c:	080018af 	.word	0x080018af
 8001830:	080018af 	.word	0x080018af
 8001834:	080018af 	.word	0x080018af
 8001838:	080018af 	.word	0x080018af
 800183c:	080018af 	.word	0x080018af
 8001840:	080018af 	.word	0x080018af
 8001844:	0800185d 	.word	0x0800185d
 8001848:	08001871 	.word	0x08001871
 800184c:	4a79      	ldr	r2, [pc, #484]	; (8001a34 <HAL_GPIO_Init+0x2b4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d013      	beq.n	800187a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001852:	e02c      	b.n	80018ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	623b      	str	r3, [r7, #32]
          break;
 800185a:	e029      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	3304      	adds	r3, #4
 8001862:	623b      	str	r3, [r7, #32]
          break;
 8001864:	e024      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	3308      	adds	r3, #8
 800186c:	623b      	str	r3, [r7, #32]
          break;
 800186e:	e01f      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	330c      	adds	r3, #12
 8001876:	623b      	str	r3, [r7, #32]
          break;
 8001878:	e01a      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d102      	bne.n	8001888 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001882:	2304      	movs	r3, #4
 8001884:	623b      	str	r3, [r7, #32]
          break;
 8001886:	e013      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d105      	bne.n	800189c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001890:	2308      	movs	r3, #8
 8001892:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	69fa      	ldr	r2, [r7, #28]
 8001898:	611a      	str	r2, [r3, #16]
          break;
 800189a:	e009      	b.n	80018b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800189c:	2308      	movs	r3, #8
 800189e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	69fa      	ldr	r2, [r7, #28]
 80018a4:	615a      	str	r2, [r3, #20]
          break;
 80018a6:	e003      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
          break;
 80018ac:	e000      	b.n	80018b0 <HAL_GPIO_Init+0x130>
          break;
 80018ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	2bff      	cmp	r3, #255	; 0xff
 80018b4:	d801      	bhi.n	80018ba <HAL_GPIO_Init+0x13a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	e001      	b.n	80018be <HAL_GPIO_Init+0x13e>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3304      	adds	r3, #4
 80018be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2bff      	cmp	r3, #255	; 0xff
 80018c4:	d802      	bhi.n	80018cc <HAL_GPIO_Init+0x14c>
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	e002      	b.n	80018d2 <HAL_GPIO_Init+0x152>
 80018cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ce:	3b08      	subs	r3, #8
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	210f      	movs	r1, #15
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	fa01 f303 	lsl.w	r3, r1, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	401a      	ands	r2, r3
 80018e4:	6a39      	ldr	r1, [r7, #32]
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	fa01 f303 	lsl.w	r3, r1, r3
 80018ec:	431a      	orrs	r2, r3
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 80b1 	beq.w	8001a62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001900:	4b4d      	ldr	r3, [pc, #308]	; (8001a38 <HAL_GPIO_Init+0x2b8>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	4a4c      	ldr	r2, [pc, #304]	; (8001a38 <HAL_GPIO_Init+0x2b8>)
 8001906:	f043 0301 	orr.w	r3, r3, #1
 800190a:	6193      	str	r3, [r2, #24]
 800190c:	4b4a      	ldr	r3, [pc, #296]	; (8001a38 <HAL_GPIO_Init+0x2b8>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001918:	4a48      	ldr	r2, [pc, #288]	; (8001a3c <HAL_GPIO_Init+0x2bc>)
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	089b      	lsrs	r3, r3, #2
 800191e:	3302      	adds	r3, #2
 8001920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001924:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	220f      	movs	r2, #15
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	4013      	ands	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a40      	ldr	r2, [pc, #256]	; (8001a40 <HAL_GPIO_Init+0x2c0>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d013      	beq.n	800196c <HAL_GPIO_Init+0x1ec>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a3f      	ldr	r2, [pc, #252]	; (8001a44 <HAL_GPIO_Init+0x2c4>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d00d      	beq.n	8001968 <HAL_GPIO_Init+0x1e8>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a3e      	ldr	r2, [pc, #248]	; (8001a48 <HAL_GPIO_Init+0x2c8>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d007      	beq.n	8001964 <HAL_GPIO_Init+0x1e4>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a3d      	ldr	r2, [pc, #244]	; (8001a4c <HAL_GPIO_Init+0x2cc>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d101      	bne.n	8001960 <HAL_GPIO_Init+0x1e0>
 800195c:	2303      	movs	r3, #3
 800195e:	e006      	b.n	800196e <HAL_GPIO_Init+0x1ee>
 8001960:	2304      	movs	r3, #4
 8001962:	e004      	b.n	800196e <HAL_GPIO_Init+0x1ee>
 8001964:	2302      	movs	r3, #2
 8001966:	e002      	b.n	800196e <HAL_GPIO_Init+0x1ee>
 8001968:	2301      	movs	r3, #1
 800196a:	e000      	b.n	800196e <HAL_GPIO_Init+0x1ee>
 800196c:	2300      	movs	r3, #0
 800196e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001970:	f002 0203 	and.w	r2, r2, #3
 8001974:	0092      	lsls	r2, r2, #2
 8001976:	4093      	lsls	r3, r2
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	4313      	orrs	r3, r2
 800197c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800197e:	492f      	ldr	r1, [pc, #188]	; (8001a3c <HAL_GPIO_Init+0x2bc>)
 8001980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001982:	089b      	lsrs	r3, r3, #2
 8001984:	3302      	adds	r3, #2
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d006      	beq.n	80019a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001998:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	492c      	ldr	r1, [pc, #176]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	600b      	str	r3, [r1, #0]
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019a6:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	43db      	mvns	r3, r3
 80019ae:	4928      	ldr	r1, [pc, #160]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d006      	beq.n	80019ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	4922      	ldr	r1, [pc, #136]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	604b      	str	r3, [r1, #4]
 80019cc:	e006      	b.n	80019dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019ce:	4b20      	ldr	r3, [pc, #128]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	43db      	mvns	r3, r3
 80019d6:	491e      	ldr	r1, [pc, #120]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019d8:	4013      	ands	r3, r2
 80019da:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d006      	beq.n	80019f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	4918      	ldr	r1, [pc, #96]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	608b      	str	r3, [r1, #8]
 80019f4:	e006      	b.n	8001a04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019f6:	4b16      	ldr	r3, [pc, #88]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4914      	ldr	r1, [pc, #80]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 8001a00:	4013      	ands	r3, r2
 8001a02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d021      	beq.n	8001a54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 8001a12:	68da      	ldr	r2, [r3, #12]
 8001a14:	490e      	ldr	r1, [pc, #56]	; (8001a50 <HAL_GPIO_Init+0x2d0>)
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	60cb      	str	r3, [r1, #12]
 8001a1c:	e021      	b.n	8001a62 <HAL_GPIO_Init+0x2e2>
 8001a1e:	bf00      	nop
 8001a20:	10320000 	.word	0x10320000
 8001a24:	10310000 	.word	0x10310000
 8001a28:	10220000 	.word	0x10220000
 8001a2c:	10210000 	.word	0x10210000
 8001a30:	10120000 	.word	0x10120000
 8001a34:	10110000 	.word	0x10110000
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	40010000 	.word	0x40010000
 8001a40:	40010800 	.word	0x40010800
 8001a44:	40010c00 	.word	0x40010c00
 8001a48:	40011000 	.word	0x40011000
 8001a4c:	40011400 	.word	0x40011400
 8001a50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_GPIO_Init+0x304>)
 8001a56:	68da      	ldr	r2, [r3, #12]
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	4909      	ldr	r1, [pc, #36]	; (8001a84 <HAL_GPIO_Init+0x304>)
 8001a5e:	4013      	ands	r3, r2
 8001a60:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	3301      	adds	r3, #1
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f47f ae8e 	bne.w	8001794 <HAL_GPIO_Init+0x14>
  }
}
 8001a78:	bf00      	nop
 8001a7a:	bf00      	nop
 8001a7c:	372c      	adds	r7, #44	; 0x2c
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	40010400 	.word	0x40010400

08001a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	807b      	strh	r3, [r7, #2]
 8001a94:	4613      	mov	r3, r2
 8001a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a98:	787b      	ldrb	r3, [r7, #1]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001aa4:	e003      	b.n	8001aae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001aa6:	887b      	ldrh	r3, [r7, #2]
 8001aa8:	041a      	lsls	r2, r3, #16
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	611a      	str	r2, [r3, #16]
}
 8001aae:	bf00      	nop
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aca:	887a      	ldrh	r2, [r7, #2]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	041a      	lsls	r2, r3, #16
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	43d9      	mvns	r1, r3
 8001ad6:	887b      	ldrh	r3, [r7, #2]
 8001ad8:	400b      	ands	r3, r1
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	611a      	str	r2, [r3, #16]
}
 8001ae0:	bf00      	nop
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
	...

08001aec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e26c      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 8087 	beq.w	8001c1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b0c:	4b92      	ldr	r3, [pc, #584]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f003 030c 	and.w	r3, r3, #12
 8001b14:	2b04      	cmp	r3, #4
 8001b16:	d00c      	beq.n	8001b32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b18:	4b8f      	ldr	r3, [pc, #572]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 030c 	and.w	r3, r3, #12
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d112      	bne.n	8001b4a <HAL_RCC_OscConfig+0x5e>
 8001b24:	4b8c      	ldr	r3, [pc, #560]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b30:	d10b      	bne.n	8001b4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b32:	4b89      	ldr	r3, [pc, #548]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d06c      	beq.n	8001c18 <HAL_RCC_OscConfig+0x12c>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d168      	bne.n	8001c18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e246      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b52:	d106      	bne.n	8001b62 <HAL_RCC_OscConfig+0x76>
 8001b54:	4b80      	ldr	r3, [pc, #512]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a7f      	ldr	r2, [pc, #508]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	e02e      	b.n	8001bc0 <HAL_RCC_OscConfig+0xd4>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10c      	bne.n	8001b84 <HAL_RCC_OscConfig+0x98>
 8001b6a:	4b7b      	ldr	r3, [pc, #492]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a7a      	ldr	r2, [pc, #488]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	4b78      	ldr	r3, [pc, #480]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a77      	ldr	r2, [pc, #476]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	e01d      	b.n	8001bc0 <HAL_RCC_OscConfig+0xd4>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0xbc>
 8001b8e:	4b72      	ldr	r3, [pc, #456]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a71      	ldr	r2, [pc, #452]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4b6f      	ldr	r3, [pc, #444]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a6e      	ldr	r2, [pc, #440]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e00b      	b.n	8001bc0 <HAL_RCC_OscConfig+0xd4>
 8001ba8:	4b6b      	ldr	r3, [pc, #428]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a6a      	ldr	r2, [pc, #424]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001bae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	4b68      	ldr	r3, [pc, #416]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a67      	ldr	r2, [pc, #412]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d013      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff fcf0 	bl	80015ac <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd0:	f7ff fcec 	bl	80015ac <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b64      	cmp	r3, #100	; 0x64
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e1fa      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	4b5d      	ldr	r3, [pc, #372]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0xe4>
 8001bee:	e014      	b.n	8001c1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fcdc 	bl	80015ac <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf8:	f7ff fcd8 	bl	80015ac <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b64      	cmp	r3, #100	; 0x64
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e1e6      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0a:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x10c>
 8001c16:	e000      	b.n	8001c1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d063      	beq.n	8001cee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c26:	4b4c      	ldr	r3, [pc, #304]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f003 030c 	and.w	r3, r3, #12
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00b      	beq.n	8001c4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c32:	4b49      	ldr	r3, [pc, #292]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d11c      	bne.n	8001c78 <HAL_RCC_OscConfig+0x18c>
 8001c3e:	4b46      	ldr	r3, [pc, #280]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d116      	bne.n	8001c78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4a:	4b43      	ldr	r3, [pc, #268]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d005      	beq.n	8001c62 <HAL_RCC_OscConfig+0x176>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d001      	beq.n	8001c62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e1ba      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c62:	4b3d      	ldr	r3, [pc, #244]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	4939      	ldr	r1, [pc, #228]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c76:	e03a      	b.n	8001cee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d020      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c80:	4b36      	ldr	r3, [pc, #216]	; (8001d5c <HAL_RCC_OscConfig+0x270>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c86:	f7ff fc91 	bl	80015ac <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c8e:	f7ff fc8d 	bl	80015ac <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e19b      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca0:	4b2d      	ldr	r3, [pc, #180]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d0f0      	beq.n	8001c8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cac:	4b2a      	ldr	r3, [pc, #168]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	00db      	lsls	r3, r3, #3
 8001cba:	4927      	ldr	r1, [pc, #156]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	600b      	str	r3, [r1, #0]
 8001cc0:	e015      	b.n	8001cee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cc2:	4b26      	ldr	r3, [pc, #152]	; (8001d5c <HAL_RCC_OscConfig+0x270>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7ff fc70 	bl	80015ac <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd0:	f7ff fc6c 	bl	80015ac <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e17a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce2:	4b1d      	ldr	r3, [pc, #116]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f0      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0308 	and.w	r3, r3, #8
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d03a      	beq.n	8001d70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d019      	beq.n	8001d36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d02:	4b17      	ldr	r3, [pc, #92]	; (8001d60 <HAL_RCC_OscConfig+0x274>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d08:	f7ff fc50 	bl	80015ac <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0e:	e008      	b.n	8001d22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d10:	f7ff fc4c 	bl	80015ac <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d901      	bls.n	8001d22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e15a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d22:	4b0d      	ldr	r3, [pc, #52]	; (8001d58 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0f0      	beq.n	8001d10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d2e:	2001      	movs	r0, #1
 8001d30:	f000 fb08 	bl	8002344 <RCC_Delay>
 8001d34:	e01c      	b.n	8001d70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_RCC_OscConfig+0x274>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3c:	f7ff fc36 	bl	80015ac <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d42:	e00f      	b.n	8001d64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d44:	f7ff fc32 	bl	80015ac <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d908      	bls.n	8001d64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e140      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	42420000 	.word	0x42420000
 8001d60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	4b9e      	ldr	r3, [pc, #632]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1e9      	bne.n	8001d44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 80a6 	beq.w	8001eca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d82:	4b97      	ldr	r3, [pc, #604]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10d      	bne.n	8001daa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8e:	4b94      	ldr	r3, [pc, #592]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	4a93      	ldr	r2, [pc, #588]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d98:	61d3      	str	r3, [r2, #28]
 8001d9a:	4b91      	ldr	r3, [pc, #580]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001da6:	2301      	movs	r3, #1
 8001da8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001daa:	4b8e      	ldr	r3, [pc, #568]	; (8001fe4 <HAL_RCC_OscConfig+0x4f8>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d118      	bne.n	8001de8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001db6:	4b8b      	ldr	r3, [pc, #556]	; (8001fe4 <HAL_RCC_OscConfig+0x4f8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a8a      	ldr	r2, [pc, #552]	; (8001fe4 <HAL_RCC_OscConfig+0x4f8>)
 8001dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc2:	f7ff fbf3 	bl	80015ac <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dca:	f7ff fbef 	bl	80015ac <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b64      	cmp	r3, #100	; 0x64
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e0fd      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ddc:	4b81      	ldr	r3, [pc, #516]	; (8001fe4 <HAL_RCC_OscConfig+0x4f8>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0f0      	beq.n	8001dca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d106      	bne.n	8001dfe <HAL_RCC_OscConfig+0x312>
 8001df0:	4b7b      	ldr	r3, [pc, #492]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	4a7a      	ldr	r2, [pc, #488]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6213      	str	r3, [r2, #32]
 8001dfc:	e02d      	b.n	8001e5a <HAL_RCC_OscConfig+0x36e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10c      	bne.n	8001e20 <HAL_RCC_OscConfig+0x334>
 8001e06:	4b76      	ldr	r3, [pc, #472]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	4a75      	ldr	r2, [pc, #468]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	f023 0301 	bic.w	r3, r3, #1
 8001e10:	6213      	str	r3, [r2, #32]
 8001e12:	4b73      	ldr	r3, [pc, #460]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a72      	ldr	r2, [pc, #456]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	f023 0304 	bic.w	r3, r3, #4
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	e01c      	b.n	8001e5a <HAL_RCC_OscConfig+0x36e>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	2b05      	cmp	r3, #5
 8001e26:	d10c      	bne.n	8001e42 <HAL_RCC_OscConfig+0x356>
 8001e28:	4b6d      	ldr	r3, [pc, #436]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4a6c      	ldr	r2, [pc, #432]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	f043 0304 	orr.w	r3, r3, #4
 8001e32:	6213      	str	r3, [r2, #32]
 8001e34:	4b6a      	ldr	r3, [pc, #424]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a69      	ldr	r2, [pc, #420]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	e00b      	b.n	8001e5a <HAL_RCC_OscConfig+0x36e>
 8001e42:	4b67      	ldr	r3, [pc, #412]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e44:	6a1b      	ldr	r3, [r3, #32]
 8001e46:	4a66      	ldr	r2, [pc, #408]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e48:	f023 0301 	bic.w	r3, r3, #1
 8001e4c:	6213      	str	r3, [r2, #32]
 8001e4e:	4b64      	ldr	r3, [pc, #400]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	4a63      	ldr	r2, [pc, #396]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e54:	f023 0304 	bic.w	r3, r3, #4
 8001e58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d015      	beq.n	8001e8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e62:	f7ff fba3 	bl	80015ac <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e68:	e00a      	b.n	8001e80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6a:	f7ff fb9f 	bl	80015ac <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e0ab      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e80:	4b57      	ldr	r3, [pc, #348]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001e82:	6a1b      	ldr	r3, [r3, #32]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0ee      	beq.n	8001e6a <HAL_RCC_OscConfig+0x37e>
 8001e8c:	e014      	b.n	8001eb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8e:	f7ff fb8d 	bl	80015ac <HAL_GetTick>
 8001e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e94:	e00a      	b.n	8001eac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e96:	f7ff fb89 	bl	80015ac <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e095      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eac:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1ee      	bne.n	8001e96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d105      	bne.n	8001eca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ebe:	4b48      	ldr	r3, [pc, #288]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	4a47      	ldr	r2, [pc, #284]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001ec4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 8081 	beq.w	8001fd6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed4:	4b42      	ldr	r3, [pc, #264]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f003 030c 	and.w	r3, r3, #12
 8001edc:	2b08      	cmp	r3, #8
 8001ede:	d061      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d146      	bne.n	8001f76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee8:	4b3f      	ldr	r3, [pc, #252]	; (8001fe8 <HAL_RCC_OscConfig+0x4fc>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eee:	f7ff fb5d 	bl	80015ac <HAL_GetTick>
 8001ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef4:	e008      	b.n	8001f08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef6:	f7ff fb59 	bl	80015ac <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e067      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f08:	4b35      	ldr	r3, [pc, #212]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1f0      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f1c:	d108      	bne.n	8001f30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f1e:	4b30      	ldr	r3, [pc, #192]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	492d      	ldr	r1, [pc, #180]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f30:	4b2b      	ldr	r3, [pc, #172]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a19      	ldr	r1, [r3, #32]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f40:	430b      	orrs	r3, r1
 8001f42:	4927      	ldr	r1, [pc, #156]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <HAL_RCC_OscConfig+0x4fc>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4e:	f7ff fb2d 	bl	80015ac <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f56:	f7ff fb29 	bl	80015ac <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e037      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f68:	4b1d      	ldr	r3, [pc, #116]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0f0      	beq.n	8001f56 <HAL_RCC_OscConfig+0x46a>
 8001f74:	e02f      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f76:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <HAL_RCC_OscConfig+0x4fc>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff fb16 	bl	80015ac <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f84:	f7ff fb12 	bl	80015ac <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e020      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f96:	4b12      	ldr	r3, [pc, #72]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f0      	bne.n	8001f84 <HAL_RCC_OscConfig+0x498>
 8001fa2:	e018      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	69db      	ldr	r3, [r3, #28]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d101      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e013      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fb0:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a1b      	ldr	r3, [r3, #32]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d106      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d001      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40007000 	.word	0x40007000
 8001fe8:	42420060 	.word	0x42420060

08001fec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0d0      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002000:	4b6a      	ldr	r3, [pc, #424]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0307 	and.w	r3, r3, #7
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d910      	bls.n	8002030 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200e:	4b67      	ldr	r3, [pc, #412]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f023 0207 	bic.w	r2, r3, #7
 8002016:	4965      	ldr	r1, [pc, #404]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800201e:	4b63      	ldr	r3, [pc, #396]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d001      	beq.n	8002030 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0b8      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d020      	beq.n	800207e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002048:	4b59      	ldr	r3, [pc, #356]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	4a58      	ldr	r2, [pc, #352]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002052:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002060:	4b53      	ldr	r3, [pc, #332]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	4a52      	ldr	r2, [pc, #328]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002066:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800206a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800206c:	4b50      	ldr	r3, [pc, #320]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	494d      	ldr	r1, [pc, #308]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	4313      	orrs	r3, r2
 800207c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d040      	beq.n	800210c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002092:	4b47      	ldr	r3, [pc, #284]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d115      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e07f      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d107      	bne.n	80020ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020aa:	4b41      	ldr	r3, [pc, #260]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d109      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e073      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ba:	4b3d      	ldr	r3, [pc, #244]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e06b      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ca:	4b39      	ldr	r3, [pc, #228]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f023 0203 	bic.w	r2, r3, #3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4936      	ldr	r1, [pc, #216]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020dc:	f7ff fa66 	bl	80015ac <HAL_GetTick>
 80020e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e4:	f7ff fa62 	bl	80015ac <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e053      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	4b2d      	ldr	r3, [pc, #180]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 020c 	and.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	429a      	cmp	r2, r3
 800210a:	d1eb      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800210c:	4b27      	ldr	r3, [pc, #156]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d210      	bcs.n	800213c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211a:	4b24      	ldr	r3, [pc, #144]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f023 0207 	bic.w	r2, r3, #7
 8002122:	4922      	ldr	r1, [pc, #136]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800212a:	4b20      	ldr	r3, [pc, #128]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	429a      	cmp	r2, r3
 8002136:	d001      	beq.n	800213c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e032      	b.n	80021a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d008      	beq.n	800215a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002148:	4b19      	ldr	r3, [pc, #100]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	4916      	ldr	r1, [pc, #88]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d009      	beq.n	800217a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002166:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	490e      	ldr	r1, [pc, #56]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	4313      	orrs	r3, r2
 8002178:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800217a:	f000 f821 	bl	80021c0 <HAL_RCC_GetSysClockFreq>
 800217e:	4602      	mov	r2, r0
 8002180:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	490a      	ldr	r1, [pc, #40]	; (80021b4 <HAL_RCC_ClockConfig+0x1c8>)
 800218c:	5ccb      	ldrb	r3, [r1, r3]
 800218e:	fa22 f303 	lsr.w	r3, r2, r3
 8002192:	4a09      	ldr	r2, [pc, #36]	; (80021b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_RCC_ClockConfig+0x1d0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff f87c 	bl	8001298 <HAL_InitTick>

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40022000 	.word	0x40022000
 80021b0:	40021000 	.word	0x40021000
 80021b4:	080055d4 	.word	0x080055d4
 80021b8:	200000fc 	.word	0x200000fc
 80021bc:	20000100 	.word	0x20000100

080021c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c0:	b490      	push	{r4, r7}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021c6:	4b2a      	ldr	r3, [pc, #168]	; (8002270 <HAL_RCC_GetSysClockFreq+0xb0>)
 80021c8:	1d3c      	adds	r4, r7, #4
 80021ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021d0:	f240 2301 	movw	r3, #513	; 0x201
 80021d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ea:	4b22      	ldr	r3, [pc, #136]	; (8002274 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d002      	beq.n	8002200 <HAL_RCC_GetSysClockFreq+0x40>
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d003      	beq.n	8002206 <HAL_RCC_GetSysClockFreq+0x46>
 80021fe:	e02d      	b.n	800225c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002200:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002202:	623b      	str	r3, [r7, #32]
      break;
 8002204:	e02d      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	0c9b      	lsrs	r3, r3, #18
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002212:	4413      	add	r3, r2
 8002214:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002218:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d013      	beq.n	800224c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002224:	4b13      	ldr	r3, [pc, #76]	; (8002274 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	0c5b      	lsrs	r3, r3, #17
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002232:	4413      	add	r3, r2
 8002234:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002238:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	4a0e      	ldr	r2, [pc, #56]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb8>)
 800223e:	fb02 f203 	mul.w	r2, r2, r3
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	fbb2 f3f3 	udiv	r3, r2, r3
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
 800224a:	e004      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	4a0b      	ldr	r2, [pc, #44]	; (800227c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002250:	fb02 f303 	mul.w	r3, r2, r3
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002258:	623b      	str	r3, [r7, #32]
      break;
 800225a:	e002      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800225c:	4b06      	ldr	r3, [pc, #24]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb8>)
 800225e:	623b      	str	r3, [r7, #32]
      break;
 8002260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002262:	6a3b      	ldr	r3, [r7, #32]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3728      	adds	r7, #40	; 0x28
 8002268:	46bd      	mov	sp, r7
 800226a:	bc90      	pop	{r4, r7}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	080055b8 	.word	0x080055b8
 8002274:	40021000 	.word	0x40021000
 8002278:	007a1200 	.word	0x007a1200
 800227c:	003d0900 	.word	0x003d0900

08002280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002284:	4b02      	ldr	r3, [pc, #8]	; (8002290 <HAL_RCC_GetHCLKFreq+0x10>)
 8002286:	681b      	ldr	r3, [r3, #0]
}
 8002288:	4618      	mov	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	200000fc 	.word	0x200000fc

08002294 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002298:	f7ff fff2 	bl	8002280 <HAL_RCC_GetHCLKFreq>
 800229c:	4602      	mov	r2, r0
 800229e:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	0a1b      	lsrs	r3, r3, #8
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	4903      	ldr	r1, [pc, #12]	; (80022b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022aa:	5ccb      	ldrb	r3, [r1, r3]
 80022ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40021000 	.word	0x40021000
 80022b8:	080055e4 	.word	0x080055e4

080022bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022c0:	f7ff ffde 	bl	8002280 <HAL_RCC_GetHCLKFreq>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b05      	ldr	r3, [pc, #20]	; (80022dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	0adb      	lsrs	r3, r3, #11
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	4903      	ldr	r1, [pc, #12]	; (80022e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022d2:	5ccb      	ldrb	r3, [r1, r3]
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d8:	4618      	mov	r0, r3
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40021000 	.word	0x40021000
 80022e0:	080055e4 	.word	0x080055e4

080022e4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	220f      	movs	r2, #15
 80022f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_RCC_GetClockConfig+0x58>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f003 0203 	and.w	r2, r3, #3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002300:	4b0e      	ldr	r3, [pc, #56]	; (800233c <HAL_RCC_GetClockConfig+0x58>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800230c:	4b0b      	ldr	r3, [pc, #44]	; (800233c <HAL_RCC_GetClockConfig+0x58>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002318:	4b08      	ldr	r3, [pc, #32]	; (800233c <HAL_RCC_GetClockConfig+0x58>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	08db      	lsrs	r3, r3, #3
 800231e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <HAL_RCC_GetClockConfig+0x5c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0207 	and.w	r2, r3, #7
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002332:	bf00      	nop
 8002334:	370c      	adds	r7, #12
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr
 800233c:	40021000 	.word	0x40021000
 8002340:	40022000 	.word	0x40022000

08002344 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800234c:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <RCC_Delay+0x34>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0a      	ldr	r2, [pc, #40]	; (800237c <RCC_Delay+0x38>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	0a5b      	lsrs	r3, r3, #9
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	fb02 f303 	mul.w	r3, r2, r3
 800235e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002360:	bf00      	nop
  }
  while (Delay --);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	1e5a      	subs	r2, r3, #1
 8002366:	60fa      	str	r2, [r7, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d1f9      	bne.n	8002360 <RCC_Delay+0x1c>
}
 800236c:	bf00      	nop
 800236e:	bf00      	nop
 8002370:	3714      	adds	r7, #20
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr
 8002378:	200000fc 	.word	0x200000fc
 800237c:	10624dd3 	.word	0x10624dd3

08002380 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e041      	b.n	8002416 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d106      	bne.n	80023ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f839 	bl	800241e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3304      	adds	r3, #4
 80023bc:	4619      	mov	r1, r3
 80023be:	4610      	mov	r0, r2
 80023c0:	f000 f9b4 	bl	800272c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800243e:	b2db      	uxtb	r3, r3
 8002440:	2b01      	cmp	r3, #1
 8002442:	d001      	beq.n	8002448 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e03a      	b.n	80024be <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2202      	movs	r2, #2
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a18      	ldr	r2, [pc, #96]	; (80024c8 <HAL_TIM_Base_Start_IT+0x98>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d00e      	beq.n	8002488 <HAL_TIM_Base_Start_IT+0x58>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002472:	d009      	beq.n	8002488 <HAL_TIM_Base_Start_IT+0x58>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a14      	ldr	r2, [pc, #80]	; (80024cc <HAL_TIM_Base_Start_IT+0x9c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d004      	beq.n	8002488 <HAL_TIM_Base_Start_IT+0x58>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a13      	ldr	r2, [pc, #76]	; (80024d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d111      	bne.n	80024ac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2b06      	cmp	r3, #6
 8002498:	d010      	beq.n	80024bc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 0201 	orr.w	r2, r2, #1
 80024a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024aa:	e007      	b.n	80024bc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0201 	orr.w	r2, r2, #1
 80024ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr
 80024c8:	40012c00 	.word	0x40012c00
 80024cc:	40000400 	.word	0x40000400
 80024d0:	40000800 	.word	0x40000800

080024d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d122      	bne.n	8002530 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d11b      	bne.n	8002530 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f06f 0202 	mvn.w	r2, #2
 8002500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	f003 0303 	and.w	r3, r3, #3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f8ed 	bl	80026f6 <HAL_TIM_IC_CaptureCallback>
 800251c:	e005      	b.n	800252a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f8e0 	bl	80026e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f000 f8ef 	bl	8002708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	2b04      	cmp	r3, #4
 800253c:	d122      	bne.n	8002584 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b04      	cmp	r3, #4
 800254a:	d11b      	bne.n	8002584 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0204 	mvn.w	r2, #4
 8002554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2202      	movs	r2, #2
 800255a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 f8c3 	bl	80026f6 <HAL_TIM_IC_CaptureCallback>
 8002570:	e005      	b.n	800257e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f8b6 	bl	80026e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 f8c5 	bl	8002708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b08      	cmp	r3, #8
 8002590:	d122      	bne.n	80025d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	f003 0308 	and.w	r3, r3, #8
 800259c:	2b08      	cmp	r3, #8
 800259e:	d11b      	bne.n	80025d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f06f 0208 	mvn.w	r2, #8
 80025a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2204      	movs	r2, #4
 80025ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f899 	bl	80026f6 <HAL_TIM_IC_CaptureCallback>
 80025c4:	e005      	b.n	80025d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f88c 	bl	80026e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 f89b 	bl	8002708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	f003 0310 	and.w	r3, r3, #16
 80025e2:	2b10      	cmp	r3, #16
 80025e4:	d122      	bne.n	800262c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	f003 0310 	and.w	r3, r3, #16
 80025f0:	2b10      	cmp	r3, #16
 80025f2:	d11b      	bne.n	800262c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f06f 0210 	mvn.w	r2, #16
 80025fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2208      	movs	r2, #8
 8002602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 f86f 	bl	80026f6 <HAL_TIM_IC_CaptureCallback>
 8002618:	e005      	b.n	8002626 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f862 	bl	80026e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f871 	bl	8002708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b01      	cmp	r3, #1
 8002638:	d10e      	bne.n	8002658 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f06f 0201 	mvn.w	r2, #1
 8002650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7fe fd10 	bl	8001078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002662:	2b80      	cmp	r3, #128	; 0x80
 8002664:	d10e      	bne.n	8002684 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002670:	2b80      	cmp	r3, #128	; 0x80
 8002672:	d107      	bne.n	8002684 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800267c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f8bf 	bl	8002802 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800268e:	2b40      	cmp	r3, #64	; 0x40
 8002690:	d10e      	bne.n	80026b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800269c:	2b40      	cmp	r3, #64	; 0x40
 800269e:	d107      	bne.n	80026b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f835 	bl	800271a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	f003 0320 	and.w	r3, r3, #32
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	d10e      	bne.n	80026dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f003 0320 	and.w	r3, r3, #32
 80026c8:	2b20      	cmp	r3, #32
 80026ca:	d107      	bne.n	80026dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f06f 0220 	mvn.w	r2, #32
 80026d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 f88a 	bl	80027f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr

080026f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a29      	ldr	r2, [pc, #164]	; (80027e4 <TIM_Base_SetConfig+0xb8>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d00b      	beq.n	800275c <TIM_Base_SetConfig+0x30>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800274a:	d007      	beq.n	800275c <TIM_Base_SetConfig+0x30>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a26      	ldr	r2, [pc, #152]	; (80027e8 <TIM_Base_SetConfig+0xbc>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d003      	beq.n	800275c <TIM_Base_SetConfig+0x30>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a25      	ldr	r2, [pc, #148]	; (80027ec <TIM_Base_SetConfig+0xc0>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d108      	bne.n	800276e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002762:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	4313      	orrs	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a1c      	ldr	r2, [pc, #112]	; (80027e4 <TIM_Base_SetConfig+0xb8>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00b      	beq.n	800278e <TIM_Base_SetConfig+0x62>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800277c:	d007      	beq.n	800278e <TIM_Base_SetConfig+0x62>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <TIM_Base_SetConfig+0xbc>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d003      	beq.n	800278e <TIM_Base_SetConfig+0x62>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a18      	ldr	r2, [pc, #96]	; (80027ec <TIM_Base_SetConfig+0xc0>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d108      	bne.n	80027a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a07      	ldr	r2, [pc, #28]	; (80027e4 <TIM_Base_SetConfig+0xb8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d103      	bne.n	80027d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	615a      	str	r2, [r3, #20]
}
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	40012c00 	.word	0x40012c00
 80027e8:	40000400 	.word	0x40000400
 80027ec:	40000800 	.word	0x40000800

080027f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e03f      	b.n	80028a6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d106      	bne.n	8002840 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7fe fc6c 	bl	8001118 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2224      	movs	r2, #36	; 0x24
 8002844:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002856:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f000 f9a3 	bl	8002ba4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800286c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	695a      	ldr	r2, [r3, #20]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800287c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68da      	ldr	r2, [r3, #12]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800288c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b08a      	sub	sp, #40	; 0x28
 80028b2:	af02      	add	r7, sp, #8
 80028b4:	60f8      	str	r0, [r7, #12]
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	603b      	str	r3, [r7, #0]
 80028ba:	4613      	mov	r3, r2
 80028bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b20      	cmp	r3, #32
 80028cc:	d17c      	bne.n	80029c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <HAL_UART_Transmit+0x2c>
 80028d4:	88fb      	ldrh	r3, [r7, #6]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e075      	b.n	80029ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <HAL_UART_Transmit+0x3e>
 80028e8:	2302      	movs	r3, #2
 80028ea:	e06e      	b.n	80029ca <HAL_UART_Transmit+0x11c>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2221      	movs	r2, #33	; 0x21
 80028fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002902:	f7fe fe53 	bl	80015ac <HAL_GetTick>
 8002906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	88fa      	ldrh	r2, [r7, #6]
 800290c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	88fa      	ldrh	r2, [r7, #6]
 8002912:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291c:	d108      	bne.n	8002930 <HAL_UART_Transmit+0x82>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d104      	bne.n	8002930 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	61bb      	str	r3, [r7, #24]
 800292e:	e003      	b.n	8002938 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002934:	2300      	movs	r3, #0
 8002936:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002940:	e02a      	b.n	8002998 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2200      	movs	r2, #0
 800294a:	2180      	movs	r1, #128	; 0x80
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f8df 	bl	8002b10 <UART_WaitOnFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e036      	b.n	80029ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10b      	bne.n	800297a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	461a      	mov	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002970:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	3302      	adds	r3, #2
 8002976:	61bb      	str	r3, [r7, #24]
 8002978:	e007      	b.n	800298a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	781a      	ldrb	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	3301      	adds	r3, #1
 8002988:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800298e:	b29b      	uxth	r3, r3
 8002990:	3b01      	subs	r3, #1
 8002992:	b29a      	uxth	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800299c:	b29b      	uxth	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1cf      	bne.n	8002942 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	9300      	str	r3, [sp, #0]
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	2200      	movs	r2, #0
 80029aa:	2140      	movs	r1, #64	; 0x40
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 f8af 	bl	8002b10 <UART_WaitOnFlagUntilTimeout>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e006      	b.n	80029ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2220      	movs	r2, #32
 80029c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b08a      	sub	sp, #40	; 0x28
 80029d6:	af02      	add	r7, sp, #8
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	603b      	str	r3, [r7, #0]
 80029de:	4613      	mov	r3, r2
 80029e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	f040 8089 	bne.w	8002b06 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_UART_Receive+0x2e>
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e081      	b.n	8002b08 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d101      	bne.n	8002a12 <HAL_UART_Receive+0x40>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e07a      	b.n	8002b08 <HAL_UART_Receive+0x136>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2222      	movs	r2, #34	; 0x22
 8002a24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002a28:	f7fe fdc0 	bl	80015ac <HAL_GetTick>
 8002a2c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	88fa      	ldrh	r2, [r7, #6]
 8002a32:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	88fa      	ldrh	r2, [r7, #6]
 8002a38:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a42:	d108      	bne.n	8002a56 <HAL_UART_Receive+0x84>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d104      	bne.n	8002a56 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	61bb      	str	r3, [r7, #24]
 8002a54:	e003      	b.n	8002a5e <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002a66:	e043      	b.n	8002af0 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2120      	movs	r1, #32
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 f84c 	bl	8002b10 <UART_WaitOnFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e042      	b.n	8002b08 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10c      	bne.n	8002aa2 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	3302      	adds	r3, #2
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	e01f      	b.n	8002ae2 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aaa:	d007      	beq.n	8002abc <HAL_UART_Receive+0xea>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10a      	bne.n	8002aca <HAL_UART_Receive+0xf8>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d106      	bne.n	8002aca <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	701a      	strb	r2, [r3, #0]
 8002ac8:	e008      	b.n	8002adc <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1b6      	bne.n	8002a68 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	e000      	b.n	8002b08 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002b06:	2302      	movs	r3, #2
  }
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3720      	adds	r7, #32
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	603b      	str	r3, [r7, #0]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b20:	e02c      	b.n	8002b7c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b28:	d028      	beq.n	8002b7c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d007      	beq.n	8002b40 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b30:	f7fe fd3c 	bl	80015ac <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d21d      	bcs.n	8002b7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b4e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	695a      	ldr	r2, [r3, #20]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0201 	bic.w	r2, r2, #1
 8002b5e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2220      	movs	r2, #32
 8002b64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e00f      	b.n	8002b9c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	4013      	ands	r3, r2
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	bf0c      	ite	eq
 8002b8c:	2301      	moveq	r3, #1
 8002b8e:	2300      	movne	r3, #0
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	461a      	mov	r2, r3
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d0c3      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002bde:	f023 030c 	bic.w	r3, r3, #12
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	68b9      	ldr	r1, [r7, #8]
 8002be8:	430b      	orrs	r3, r1
 8002bea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a2c      	ldr	r2, [pc, #176]	; (8002cb8 <UART_SetConfig+0x114>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d103      	bne.n	8002c14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c0c:	f7ff fb56 	bl	80022bc <HAL_RCC_GetPCLK2Freq>
 8002c10:	60f8      	str	r0, [r7, #12]
 8002c12:	e002      	b.n	8002c1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c14:	f7ff fb3e 	bl	8002294 <HAL_RCC_GetPCLK1Freq>
 8002c18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	009a      	lsls	r2, r3, #2
 8002c24:	441a      	add	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c30:	4a22      	ldr	r2, [pc, #136]	; (8002cbc <UART_SetConfig+0x118>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	0119      	lsls	r1, r3, #4
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	009a      	lsls	r2, r3, #2
 8002c44:	441a      	add	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c50:	4b1a      	ldr	r3, [pc, #104]	; (8002cbc <UART_SetConfig+0x118>)
 8002c52:	fba3 0302 	umull	r0, r3, r3, r2
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	2064      	movs	r0, #100	; 0x64
 8002c5a:	fb00 f303 	mul.w	r3, r0, r3
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	3332      	adds	r3, #50	; 0x32
 8002c64:	4a15      	ldr	r2, [pc, #84]	; (8002cbc <UART_SetConfig+0x118>)
 8002c66:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6a:	095b      	lsrs	r3, r3, #5
 8002c6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c70:	4419      	add	r1, r3
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	009a      	lsls	r2, r3, #2
 8002c7c:	441a      	add	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c88:	4b0c      	ldr	r3, [pc, #48]	; (8002cbc <UART_SetConfig+0x118>)
 8002c8a:	fba3 0302 	umull	r0, r3, r3, r2
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2064      	movs	r0, #100	; 0x64
 8002c92:	fb00 f303 	mul.w	r3, r0, r3
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	3332      	adds	r3, #50	; 0x32
 8002c9c:	4a07      	ldr	r2, [pc, #28]	; (8002cbc <UART_SetConfig+0x118>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	f003 020f 	and.w	r2, r3, #15
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	440a      	add	r2, r1
 8002cae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40013800 	.word	0x40013800
 8002cbc:	51eb851f 	.word	0x51eb851f

08002cc0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cd2:	2b84      	cmp	r3, #132	; 0x84
 8002cd4:	d005      	beq.n	8002ce2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002cd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4413      	add	r3, r2
 8002cde:	3303      	adds	r3, #3
 8002ce0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr

08002cee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002cf2:	f000 fad1 	bl	8003298 <vTaskStartScheduler>
  
  return osOK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cfe:	b089      	sub	sp, #36	; 0x24
 8002d00:	af04      	add	r7, sp, #16
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d020      	beq.n	8002d50 <osThreadCreate+0x54>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01c      	beq.n	8002d50 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685c      	ldr	r4, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681d      	ldr	r5, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691e      	ldr	r6, [r3, #16]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff ffc9 	bl	8002cc0 <makeFreeRtosPriority>
 8002d2e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d38:	9202      	str	r2, [sp, #8]
 8002d3a:	9301      	str	r3, [sp, #4]
 8002d3c:	9100      	str	r1, [sp, #0]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	4632      	mov	r2, r6
 8002d42:	4629      	mov	r1, r5
 8002d44:	4620      	mov	r0, r4
 8002d46:	f000 f8e8 	bl	8002f1a <xTaskCreateStatic>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	e01c      	b.n	8002d8a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685c      	ldr	r4, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d5c:	b29e      	uxth	r6, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ffab 	bl	8002cc0 <makeFreeRtosPriority>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	f107 030c 	add.w	r3, r7, #12
 8002d70:	9301      	str	r3, [sp, #4]
 8002d72:	9200      	str	r2, [sp, #0]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	4632      	mov	r2, r6
 8002d78:	4629      	mov	r1, r5
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	f000 f929 	bl	8002fd2 <xTaskCreate>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d001      	beq.n	8002d8a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	e000      	b.n	8002d8c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d94 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <osDelay+0x16>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	e000      	b.n	8002dac <osDelay+0x18>
 8002daa:	2301      	movs	r3, #1
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 fa3f 	bl	8003230 <vTaskDelay>
  
  return osOK;
 8002db2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f103 0208 	add.w	r2, r3, #8
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f103 0208 	add.w	r2, r3, #8
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f103 0208 	add.w	r2, r3, #8
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
 8002e1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	1c5a      	adds	r2, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	601a      	str	r2, [r3, #0]
}
 8002e4e:	bf00      	nop
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e6e:	d103      	bne.n	8002e78 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	e00c      	b.n	8002e92 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	3308      	adds	r3, #8
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	e002      	b.n	8002e86 <vListInsert+0x2e>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d2f6      	bcs.n	8002e80 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	1c5a      	adds	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	601a      	str	r2, [r3, #0]
}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6892      	ldr	r2, [r2, #8]
 8002ede:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6852      	ldr	r2, [r2, #4]
 8002ee8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d103      	bne.n	8002efc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	1e5a      	subs	r2, r3, #1
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr

08002f1a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b08e      	sub	sp, #56	; 0x38
 8002f1e:	af04      	add	r7, sp, #16
 8002f20:	60f8      	str	r0, [r7, #12]
 8002f22:	60b9      	str	r1, [r7, #8]
 8002f24:	607a      	str	r2, [r7, #4]
 8002f26:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10a      	bne.n	8002f44 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f32:	f383 8811 	msr	BASEPRI, r3
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	f3bf 8f4f 	dsb	sy
 8002f3e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002f40:	bf00      	nop
 8002f42:	e7fe      	b.n	8002f42 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10a      	bne.n	8002f60 <xTaskCreateStatic+0x46>
	__asm volatile
 8002f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f4e:	f383 8811 	msr	BASEPRI, r3
 8002f52:	f3bf 8f6f 	isb	sy
 8002f56:	f3bf 8f4f 	dsb	sy
 8002f5a:	61fb      	str	r3, [r7, #28]
}
 8002f5c:	bf00      	nop
 8002f5e:	e7fe      	b.n	8002f5e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002f60:	2354      	movs	r3, #84	; 0x54
 8002f62:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	2b54      	cmp	r3, #84	; 0x54
 8002f68:	d00a      	beq.n	8002f80 <xTaskCreateStatic+0x66>
	__asm volatile
 8002f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6e:	f383 8811 	msr	BASEPRI, r3
 8002f72:	f3bf 8f6f 	isb	sy
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	61bb      	str	r3, [r7, #24]
}
 8002f7c:	bf00      	nop
 8002f7e:	e7fe      	b.n	8002f7e <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d01e      	beq.n	8002fc4 <xTaskCreateStatic+0xaa>
 8002f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d01b      	beq.n	8002fc4 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	9303      	str	r3, [sp, #12]
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	9302      	str	r3, [sp, #8]
 8002fa6:	f107 0314 	add.w	r3, r7, #20
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	68b9      	ldr	r1, [r7, #8]
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 f850 	bl	800305c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002fbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fbe:	f000 f8cd 	bl	800315c <prvAddNewTaskToReadyList>
 8002fc2:	e001      	b.n	8002fc8 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002fc8:	697b      	ldr	r3, [r7, #20]
	}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3728      	adds	r7, #40	; 0x28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b08c      	sub	sp, #48	; 0x30
 8002fd6:	af04      	add	r7, sp, #16
 8002fd8:	60f8      	str	r0, [r7, #12]
 8002fda:	60b9      	str	r1, [r7, #8]
 8002fdc:	603b      	str	r3, [r7, #0]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fe2:	88fb      	ldrh	r3, [r7, #6]
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 fe6a 	bl	8003cc0 <pvPortMalloc>
 8002fec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00e      	beq.n	8003012 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002ff4:	2054      	movs	r0, #84	; 0x54
 8002ff6:	f000 fe63 	bl	8003cc0 <pvPortMalloc>
 8002ffa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	631a      	str	r2, [r3, #48]	; 0x30
 8003008:	e005      	b.n	8003016 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800300a:	6978      	ldr	r0, [r7, #20]
 800300c:	f000 ff1c 	bl	8003e48 <vPortFree>
 8003010:	e001      	b.n	8003016 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003012:	2300      	movs	r3, #0
 8003014:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d017      	beq.n	800304c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003024:	88fa      	ldrh	r2, [r7, #6]
 8003026:	2300      	movs	r3, #0
 8003028:	9303      	str	r3, [sp, #12]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	9302      	str	r3, [sp, #8]
 800302e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f000 f80e 	bl	800305c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003040:	69f8      	ldr	r0, [r7, #28]
 8003042:	f000 f88b 	bl	800315c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003046:	2301      	movs	r3, #1
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	e002      	b.n	8003052 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800304c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003050:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003052:	69bb      	ldr	r3, [r7, #24]
	}
 8003054:	4618      	mov	r0, r3
 8003056:	3720      	adds	r7, #32
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b088      	sub	sp, #32
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003074:	3b01      	subs	r3, #1
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4413      	add	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	f023 0307 	bic.w	r3, r3, #7
 8003082:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <prvInitialiseNewTask+0x48>
	__asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	617b      	str	r3, [r7, #20]
}
 80030a0:	bf00      	nop
 80030a2:	e7fe      	b.n	80030a2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030a4:	2300      	movs	r3, #0
 80030a6:	61fb      	str	r3, [r7, #28]
 80030a8:	e012      	b.n	80030d0 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	4413      	add	r3, r2
 80030b0:	7819      	ldrb	r1, [r3, #0]
 80030b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	4413      	add	r3, r2
 80030b8:	3334      	adds	r3, #52	; 0x34
 80030ba:	460a      	mov	r2, r1
 80030bc:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80030be:	68ba      	ldr	r2, [r7, #8]
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	4413      	add	r3, r2
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d006      	beq.n	80030d8 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	3301      	adds	r3, #1
 80030ce:	61fb      	str	r3, [r7, #28]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	2b0f      	cmp	r3, #15
 80030d4:	d9e9      	bls.n	80030aa <prvInitialiseNewTask+0x4e>
 80030d6:	e000      	b.n	80030da <prvInitialiseNewTask+0x7e>
		{
			break;
 80030d8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80030da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80030e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e4:	2b06      	cmp	r3, #6
 80030e6:	d901      	bls.n	80030ec <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80030e8:	2306      	movs	r3, #6
 80030ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80030ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80030f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030f6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80030f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fa:	2200      	movs	r2, #0
 80030fc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80030fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003100:	3304      	adds	r3, #4
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fe79 	bl	8002dfa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310a:	3318      	adds	r3, #24
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff fe74 	bl	8002dfa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003116:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311a:	f1c3 0207 	rsb	r2, r3, #7
 800311e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003120:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003126:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312a:	2200      	movs	r2, #0
 800312c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800312e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	68f9      	ldr	r1, [r7, #12]
 800313a:	69b8      	ldr	r0, [r7, #24]
 800313c:	f000 fc0e 	bl	800395c <pxPortInitialiseStack>
 8003140:	4602      	mov	r2, r0
 8003142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003144:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800314c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800314e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003152:	bf00      	nop
 8003154:	3720      	adds	r7, #32
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003164:	f000 fcea 	bl	8003b3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003168:	4b2a      	ldr	r3, [pc, #168]	; (8003214 <prvAddNewTaskToReadyList+0xb8>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	3301      	adds	r3, #1
 800316e:	4a29      	ldr	r2, [pc, #164]	; (8003214 <prvAddNewTaskToReadyList+0xb8>)
 8003170:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003172:	4b29      	ldr	r3, [pc, #164]	; (8003218 <prvAddNewTaskToReadyList+0xbc>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d109      	bne.n	800318e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800317a:	4a27      	ldr	r2, [pc, #156]	; (8003218 <prvAddNewTaskToReadyList+0xbc>)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003180:	4b24      	ldr	r3, [pc, #144]	; (8003214 <prvAddNewTaskToReadyList+0xb8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d110      	bne.n	80031aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003188:	f000 fac0 	bl	800370c <prvInitialiseTaskLists>
 800318c:	e00d      	b.n	80031aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800318e:	4b23      	ldr	r3, [pc, #140]	; (800321c <prvAddNewTaskToReadyList+0xc0>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d109      	bne.n	80031aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003196:	4b20      	ldr	r3, [pc, #128]	; (8003218 <prvAddNewTaskToReadyList+0xbc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d802      	bhi.n	80031aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80031a4:	4a1c      	ldr	r2, [pc, #112]	; (8003218 <prvAddNewTaskToReadyList+0xbc>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80031aa:	4b1d      	ldr	r3, [pc, #116]	; (8003220 <prvAddNewTaskToReadyList+0xc4>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	3301      	adds	r3, #1
 80031b0:	4a1b      	ldr	r2, [pc, #108]	; (8003220 <prvAddNewTaskToReadyList+0xc4>)
 80031b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	2201      	movs	r2, #1
 80031ba:	409a      	lsls	r2, r3
 80031bc:	4b19      	ldr	r3, [pc, #100]	; (8003224 <prvAddNewTaskToReadyList+0xc8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	4a18      	ldr	r2, [pc, #96]	; (8003224 <prvAddNewTaskToReadyList+0xc8>)
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ca:	4613      	mov	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4a15      	ldr	r2, [pc, #84]	; (8003228 <prvAddNewTaskToReadyList+0xcc>)
 80031d4:	441a      	add	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	3304      	adds	r3, #4
 80031da:	4619      	mov	r1, r3
 80031dc:	4610      	mov	r0, r2
 80031de:	f7ff fe18 	bl	8002e12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80031e2:	f000 fcdb 	bl	8003b9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <prvAddNewTaskToReadyList+0xc0>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00e      	beq.n	800320c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80031ee:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <prvAddNewTaskToReadyList+0xbc>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d207      	bcs.n	800320c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80031fc:	4b0b      	ldr	r3, [pc, #44]	; (800322c <prvAddNewTaskToReadyList+0xd0>)
 80031fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	f3bf 8f4f 	dsb	sy
 8003208:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800320c:	bf00      	nop
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	200004e8 	.word	0x200004e8
 8003218:	200003e8 	.word	0x200003e8
 800321c:	200004f4 	.word	0x200004f4
 8003220:	20000504 	.word	0x20000504
 8003224:	200004f0 	.word	0x200004f0
 8003228:	200003ec 	.word	0x200003ec
 800322c:	e000ed04 	.word	0xe000ed04

08003230 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d017      	beq.n	8003272 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003242:	4b13      	ldr	r3, [pc, #76]	; (8003290 <vTaskDelay+0x60>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <vTaskDelay+0x30>
	__asm volatile
 800324a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800324e:	f383 8811 	msr	BASEPRI, r3
 8003252:	f3bf 8f6f 	isb	sy
 8003256:	f3bf 8f4f 	dsb	sy
 800325a:	60bb      	str	r3, [r7, #8]
}
 800325c:	bf00      	nop
 800325e:	e7fe      	b.n	800325e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003260:	f000 f87a 	bl	8003358 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003264:	2100      	movs	r1, #0
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fb12 	bl	8003890 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800326c:	f000 f882 	bl	8003374 <xTaskResumeAll>
 8003270:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d107      	bne.n	8003288 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003278:	4b06      	ldr	r3, [pc, #24]	; (8003294 <vTaskDelay+0x64>)
 800327a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	f3bf 8f4f 	dsb	sy
 8003284:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003288:	bf00      	nop
 800328a:	3710      	adds	r7, #16
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	20000510 	.word	0x20000510
 8003294:	e000ed04 	.word	0xe000ed04

08003298 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b08a      	sub	sp, #40	; 0x28
 800329c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800329e:	2300      	movs	r3, #0
 80032a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80032a2:	2300      	movs	r3, #0
 80032a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80032a6:	463a      	mov	r2, r7
 80032a8:	1d39      	adds	r1, r7, #4
 80032aa:	f107 0308 	add.w	r3, r7, #8
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fc ff56 	bl	8000160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80032b4:	6839      	ldr	r1, [r7, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	9202      	str	r2, [sp, #8]
 80032bc:	9301      	str	r3, [sp, #4]
 80032be:	2300      	movs	r3, #0
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	2300      	movs	r3, #0
 80032c4:	460a      	mov	r2, r1
 80032c6:	491e      	ldr	r1, [pc, #120]	; (8003340 <vTaskStartScheduler+0xa8>)
 80032c8:	481e      	ldr	r0, [pc, #120]	; (8003344 <vTaskStartScheduler+0xac>)
 80032ca:	f7ff fe26 	bl	8002f1a <xTaskCreateStatic>
 80032ce:	4603      	mov	r3, r0
 80032d0:	4a1d      	ldr	r2, [pc, #116]	; (8003348 <vTaskStartScheduler+0xb0>)
 80032d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80032d4:	4b1c      	ldr	r3, [pc, #112]	; (8003348 <vTaskStartScheduler+0xb0>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d002      	beq.n	80032e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80032dc:	2301      	movs	r3, #1
 80032de:	617b      	str	r3, [r7, #20]
 80032e0:	e001      	b.n	80032e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80032e2:	2300      	movs	r3, #0
 80032e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d116      	bne.n	800331a <vTaskStartScheduler+0x82>
	__asm volatile
 80032ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f0:	f383 8811 	msr	BASEPRI, r3
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	f3bf 8f4f 	dsb	sy
 80032fc:	613b      	str	r3, [r7, #16]
}
 80032fe:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003300:	4b12      	ldr	r3, [pc, #72]	; (800334c <vTaskStartScheduler+0xb4>)
 8003302:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003306:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003308:	4b11      	ldr	r3, [pc, #68]	; (8003350 <vTaskStartScheduler+0xb8>)
 800330a:	2201      	movs	r2, #1
 800330c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800330e:	4b11      	ldr	r3, [pc, #68]	; (8003354 <vTaskStartScheduler+0xbc>)
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003314:	f000 fba0 	bl	8003a58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003318:	e00e      	b.n	8003338 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003320:	d10a      	bne.n	8003338 <vTaskStartScheduler+0xa0>
	__asm volatile
 8003322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003326:	f383 8811 	msr	BASEPRI, r3
 800332a:	f3bf 8f6f 	isb	sy
 800332e:	f3bf 8f4f 	dsb	sy
 8003332:	60fb      	str	r3, [r7, #12]
}
 8003334:	bf00      	nop
 8003336:	e7fe      	b.n	8003336 <vTaskStartScheduler+0x9e>
}
 8003338:	bf00      	nop
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	080055c8 	.word	0x080055c8
 8003344:	080036dd 	.word	0x080036dd
 8003348:	2000050c 	.word	0x2000050c
 800334c:	20000508 	.word	0x20000508
 8003350:	200004f4 	.word	0x200004f4
 8003354:	200004ec 	.word	0x200004ec

08003358 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800335c:	4b04      	ldr	r3, [pc, #16]	; (8003370 <vTaskSuspendAll+0x18>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	3301      	adds	r3, #1
 8003362:	4a03      	ldr	r2, [pc, #12]	; (8003370 <vTaskSuspendAll+0x18>)
 8003364:	6013      	str	r3, [r2, #0]
}
 8003366:	bf00      	nop
 8003368:	46bd      	mov	sp, r7
 800336a:	bc80      	pop	{r7}
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000510 	.word	0x20000510

08003374 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800337a:	2300      	movs	r3, #0
 800337c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800337e:	2300      	movs	r3, #0
 8003380:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003382:	4b41      	ldr	r3, [pc, #260]	; (8003488 <xTaskResumeAll+0x114>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10a      	bne.n	80033a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800338a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800338e:	f383 8811 	msr	BASEPRI, r3
 8003392:	f3bf 8f6f 	isb	sy
 8003396:	f3bf 8f4f 	dsb	sy
 800339a:	603b      	str	r3, [r7, #0]
}
 800339c:	bf00      	nop
 800339e:	e7fe      	b.n	800339e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80033a0:	f000 fbcc 	bl	8003b3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80033a4:	4b38      	ldr	r3, [pc, #224]	; (8003488 <xTaskResumeAll+0x114>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	3b01      	subs	r3, #1
 80033aa:	4a37      	ldr	r2, [pc, #220]	; (8003488 <xTaskResumeAll+0x114>)
 80033ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033ae:	4b36      	ldr	r3, [pc, #216]	; (8003488 <xTaskResumeAll+0x114>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d161      	bne.n	800347a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80033b6:	4b35      	ldr	r3, [pc, #212]	; (800348c <xTaskResumeAll+0x118>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d05d      	beq.n	800347a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033be:	e02e      	b.n	800341e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80033c0:	4b33      	ldr	r3, [pc, #204]	; (8003490 <xTaskResumeAll+0x11c>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	3318      	adds	r3, #24
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff fd7b 	bl	8002ec8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	3304      	adds	r3, #4
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff fd76 	bl	8002ec8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	2201      	movs	r2, #1
 80033e2:	409a      	lsls	r2, r3
 80033e4:	4b2b      	ldr	r3, [pc, #172]	; (8003494 <xTaskResumeAll+0x120>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	4a2a      	ldr	r2, [pc, #168]	; (8003494 <xTaskResumeAll+0x120>)
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4a27      	ldr	r2, [pc, #156]	; (8003498 <xTaskResumeAll+0x124>)
 80033fc:	441a      	add	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	3304      	adds	r3, #4
 8003402:	4619      	mov	r1, r3
 8003404:	4610      	mov	r0, r2
 8003406:	f7ff fd04 	bl	8002e12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800340e:	4b23      	ldr	r3, [pc, #140]	; (800349c <xTaskResumeAll+0x128>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003414:	429a      	cmp	r2, r3
 8003416:	d302      	bcc.n	800341e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003418:	4b21      	ldr	r3, [pc, #132]	; (80034a0 <xTaskResumeAll+0x12c>)
 800341a:	2201      	movs	r2, #1
 800341c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800341e:	4b1c      	ldr	r3, [pc, #112]	; (8003490 <xTaskResumeAll+0x11c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1cc      	bne.n	80033c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800342c:	f000 fa0c 	bl	8003848 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003430:	4b1c      	ldr	r3, [pc, #112]	; (80034a4 <xTaskResumeAll+0x130>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d010      	beq.n	800345e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800343c:	f000 f836 	bl	80034ac <xTaskIncrementTick>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d002      	beq.n	800344c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003446:	4b16      	ldr	r3, [pc, #88]	; (80034a0 <xTaskResumeAll+0x12c>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3b01      	subs	r3, #1
 8003450:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1f1      	bne.n	800343c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003458:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <xTaskResumeAll+0x130>)
 800345a:	2200      	movs	r2, #0
 800345c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800345e:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <xTaskResumeAll+0x12c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003466:	2301      	movs	r3, #1
 8003468:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800346a:	4b0f      	ldr	r3, [pc, #60]	; (80034a8 <xTaskResumeAll+0x134>)
 800346c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	f3bf 8f4f 	dsb	sy
 8003476:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800347a:	f000 fb8f 	bl	8003b9c <vPortExitCritical>

	return xAlreadyYielded;
 800347e:	68bb      	ldr	r3, [r7, #8]
}
 8003480:	4618      	mov	r0, r3
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	20000510 	.word	0x20000510
 800348c:	200004e8 	.word	0x200004e8
 8003490:	200004a8 	.word	0x200004a8
 8003494:	200004f0 	.word	0x200004f0
 8003498:	200003ec 	.word	0x200003ec
 800349c:	200003e8 	.word	0x200003e8
 80034a0:	200004fc 	.word	0x200004fc
 80034a4:	200004f8 	.word	0x200004f8
 80034a8:	e000ed04 	.word	0xe000ed04

080034ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034b6:	4b51      	ldr	r3, [pc, #324]	; (80035fc <xTaskIncrementTick+0x150>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	f040 808d 	bne.w	80035da <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80034c0:	4b4f      	ldr	r3, [pc, #316]	; (8003600 <xTaskIncrementTick+0x154>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	3301      	adds	r3, #1
 80034c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80034c8:	4a4d      	ldr	r2, [pc, #308]	; (8003600 <xTaskIncrementTick+0x154>)
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d120      	bne.n	8003516 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80034d4:	4b4b      	ldr	r3, [pc, #300]	; (8003604 <xTaskIncrementTick+0x158>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00a      	beq.n	80034f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80034de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e2:	f383 8811 	msr	BASEPRI, r3
 80034e6:	f3bf 8f6f 	isb	sy
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	603b      	str	r3, [r7, #0]
}
 80034f0:	bf00      	nop
 80034f2:	e7fe      	b.n	80034f2 <xTaskIncrementTick+0x46>
 80034f4:	4b43      	ldr	r3, [pc, #268]	; (8003604 <xTaskIncrementTick+0x158>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	4b43      	ldr	r3, [pc, #268]	; (8003608 <xTaskIncrementTick+0x15c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a41      	ldr	r2, [pc, #260]	; (8003604 <xTaskIncrementTick+0x158>)
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	4a41      	ldr	r2, [pc, #260]	; (8003608 <xTaskIncrementTick+0x15c>)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6013      	str	r3, [r2, #0]
 8003508:	4b40      	ldr	r3, [pc, #256]	; (800360c <xTaskIncrementTick+0x160>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	3301      	adds	r3, #1
 800350e:	4a3f      	ldr	r2, [pc, #252]	; (800360c <xTaskIncrementTick+0x160>)
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	f000 f999 	bl	8003848 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003516:	4b3e      	ldr	r3, [pc, #248]	; (8003610 <xTaskIncrementTick+0x164>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	429a      	cmp	r2, r3
 800351e:	d34d      	bcc.n	80035bc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003520:	4b38      	ldr	r3, [pc, #224]	; (8003604 <xTaskIncrementTick+0x158>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <xTaskIncrementTick+0x82>
 800352a:	2301      	movs	r3, #1
 800352c:	e000      	b.n	8003530 <xTaskIncrementTick+0x84>
 800352e:	2300      	movs	r3, #0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d004      	beq.n	800353e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003534:	4b36      	ldr	r3, [pc, #216]	; (8003610 <xTaskIncrementTick+0x164>)
 8003536:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800353a:	601a      	str	r2, [r3, #0]
					break;
 800353c:	e03e      	b.n	80035bc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800353e:	4b31      	ldr	r3, [pc, #196]	; (8003604 <xTaskIncrementTick+0x158>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	429a      	cmp	r2, r3
 8003554:	d203      	bcs.n	800355e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003556:	4a2e      	ldr	r2, [pc, #184]	; (8003610 <xTaskIncrementTick+0x164>)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6013      	str	r3, [r2, #0]
						break;
 800355c:	e02e      	b.n	80035bc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	3304      	adds	r3, #4
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff fcb0 	bl	8002ec8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356c:	2b00      	cmp	r3, #0
 800356e:	d004      	beq.n	800357a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	3318      	adds	r3, #24
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff fca7 	bl	8002ec8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800357e:	2201      	movs	r2, #1
 8003580:	409a      	lsls	r2, r3
 8003582:	4b24      	ldr	r3, [pc, #144]	; (8003614 <xTaskIncrementTick+0x168>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	4a22      	ldr	r2, [pc, #136]	; (8003614 <xTaskIncrementTick+0x168>)
 800358a:	6013      	str	r3, [r2, #0]
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003590:	4613      	mov	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4a1f      	ldr	r2, [pc, #124]	; (8003618 <xTaskIncrementTick+0x16c>)
 800359a:	441a      	add	r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	3304      	adds	r3, #4
 80035a0:	4619      	mov	r1, r3
 80035a2:	4610      	mov	r0, r2
 80035a4:	f7ff fc35 	bl	8002e12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ac:	4b1b      	ldr	r3, [pc, #108]	; (800361c <xTaskIncrementTick+0x170>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d3b4      	bcc.n	8003520 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80035b6:	2301      	movs	r3, #1
 80035b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035ba:	e7b1      	b.n	8003520 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80035bc:	4b17      	ldr	r3, [pc, #92]	; (800361c <xTaskIncrementTick+0x170>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c2:	4915      	ldr	r1, [pc, #84]	; (8003618 <xTaskIncrementTick+0x16c>)
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d907      	bls.n	80035e4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80035d4:	2301      	movs	r3, #1
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	e004      	b.n	80035e4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80035da:	4b11      	ldr	r3, [pc, #68]	; (8003620 <xTaskIncrementTick+0x174>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	3301      	adds	r3, #1
 80035e0:	4a0f      	ldr	r2, [pc, #60]	; (8003620 <xTaskIncrementTick+0x174>)
 80035e2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80035e4:	4b0f      	ldr	r3, [pc, #60]	; (8003624 <xTaskIncrementTick+0x178>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80035ec:	2301      	movs	r3, #1
 80035ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80035f0:	697b      	ldr	r3, [r7, #20]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000510 	.word	0x20000510
 8003600:	200004ec 	.word	0x200004ec
 8003604:	200004a0 	.word	0x200004a0
 8003608:	200004a4 	.word	0x200004a4
 800360c:	20000500 	.word	0x20000500
 8003610:	20000508 	.word	0x20000508
 8003614:	200004f0 	.word	0x200004f0
 8003618:	200003ec 	.word	0x200003ec
 800361c:	200003e8 	.word	0x200003e8
 8003620:	200004f8 	.word	0x200004f8
 8003624:	200004fc 	.word	0x200004fc

08003628 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800362e:	4b26      	ldr	r3, [pc, #152]	; (80036c8 <vTaskSwitchContext+0xa0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003636:	4b25      	ldr	r3, [pc, #148]	; (80036cc <vTaskSwitchContext+0xa4>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800363c:	e03f      	b.n	80036be <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800363e:	4b23      	ldr	r3, [pc, #140]	; (80036cc <vTaskSwitchContext+0xa4>)
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003644:	4b22      	ldr	r3, [pc, #136]	; (80036d0 <vTaskSwitchContext+0xa8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	fab3 f383 	clz	r3, r3
 8003650:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003652:	7afb      	ldrb	r3, [r7, #11]
 8003654:	f1c3 031f 	rsb	r3, r3, #31
 8003658:	617b      	str	r3, [r7, #20]
 800365a:	491e      	ldr	r1, [pc, #120]	; (80036d4 <vTaskSwitchContext+0xac>)
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	4613      	mov	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	440b      	add	r3, r1
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10a      	bne.n	8003684 <vTaskSwitchContext+0x5c>
	__asm volatile
 800366e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003672:	f383 8811 	msr	BASEPRI, r3
 8003676:	f3bf 8f6f 	isb	sy
 800367a:	f3bf 8f4f 	dsb	sy
 800367e:	607b      	str	r3, [r7, #4]
}
 8003680:	bf00      	nop
 8003682:	e7fe      	b.n	8003682 <vTaskSwitchContext+0x5a>
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	4613      	mov	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4413      	add	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4a11      	ldr	r2, [pc, #68]	; (80036d4 <vTaskSwitchContext+0xac>)
 8003690:	4413      	add	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	605a      	str	r2, [r3, #4]
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	3308      	adds	r3, #8
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d104      	bne.n	80036b4 <vTaskSwitchContext+0x8c>
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	605a      	str	r2, [r3, #4]
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	4a07      	ldr	r2, [pc, #28]	; (80036d8 <vTaskSwitchContext+0xb0>)
 80036bc:	6013      	str	r3, [r2, #0]
}
 80036be:	bf00      	nop
 80036c0:	371c      	adds	r7, #28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bc80      	pop	{r7}
 80036c6:	4770      	bx	lr
 80036c8:	20000510 	.word	0x20000510
 80036cc:	200004fc 	.word	0x200004fc
 80036d0:	200004f0 	.word	0x200004f0
 80036d4:	200003ec 	.word	0x200003ec
 80036d8:	200003e8 	.word	0x200003e8

080036dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80036e4:	f000 f852 	bl	800378c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80036e8:	4b06      	ldr	r3, [pc, #24]	; (8003704 <prvIdleTask+0x28>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d9f9      	bls.n	80036e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80036f0:	4b05      	ldr	r3, [pc, #20]	; (8003708 <prvIdleTask+0x2c>)
 80036f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	f3bf 8f4f 	dsb	sy
 80036fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003700:	e7f0      	b.n	80036e4 <prvIdleTask+0x8>
 8003702:	bf00      	nop
 8003704:	200003ec 	.word	0x200003ec
 8003708:	e000ed04 	.word	0xe000ed04

0800370c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003712:	2300      	movs	r3, #0
 8003714:	607b      	str	r3, [r7, #4]
 8003716:	e00c      	b.n	8003732 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4413      	add	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4a12      	ldr	r2, [pc, #72]	; (800376c <prvInitialiseTaskLists+0x60>)
 8003724:	4413      	add	r3, r2
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff fb48 	bl	8002dbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3301      	adds	r3, #1
 8003730:	607b      	str	r3, [r7, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b06      	cmp	r3, #6
 8003736:	d9ef      	bls.n	8003718 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003738:	480d      	ldr	r0, [pc, #52]	; (8003770 <prvInitialiseTaskLists+0x64>)
 800373a:	f7ff fb3f 	bl	8002dbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800373e:	480d      	ldr	r0, [pc, #52]	; (8003774 <prvInitialiseTaskLists+0x68>)
 8003740:	f7ff fb3c 	bl	8002dbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003744:	480c      	ldr	r0, [pc, #48]	; (8003778 <prvInitialiseTaskLists+0x6c>)
 8003746:	f7ff fb39 	bl	8002dbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800374a:	480c      	ldr	r0, [pc, #48]	; (800377c <prvInitialiseTaskLists+0x70>)
 800374c:	f7ff fb36 	bl	8002dbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003750:	480b      	ldr	r0, [pc, #44]	; (8003780 <prvInitialiseTaskLists+0x74>)
 8003752:	f7ff fb33 	bl	8002dbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003756:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <prvInitialiseTaskLists+0x78>)
 8003758:	4a05      	ldr	r2, [pc, #20]	; (8003770 <prvInitialiseTaskLists+0x64>)
 800375a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800375c:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <prvInitialiseTaskLists+0x7c>)
 800375e:	4a05      	ldr	r2, [pc, #20]	; (8003774 <prvInitialiseTaskLists+0x68>)
 8003760:	601a      	str	r2, [r3, #0]
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	200003ec 	.word	0x200003ec
 8003770:	20000478 	.word	0x20000478
 8003774:	2000048c 	.word	0x2000048c
 8003778:	200004a8 	.word	0x200004a8
 800377c:	200004bc 	.word	0x200004bc
 8003780:	200004d4 	.word	0x200004d4
 8003784:	200004a0 	.word	0x200004a0
 8003788:	200004a4 	.word	0x200004a4

0800378c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003792:	e019      	b.n	80037c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003794:	f000 f9d2 	bl	8003b3c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003798:	4b10      	ldr	r3, [pc, #64]	; (80037dc <prvCheckTasksWaitingTermination+0x50>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3304      	adds	r3, #4
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fb8f 	bl	8002ec8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80037aa:	4b0d      	ldr	r3, [pc, #52]	; (80037e0 <prvCheckTasksWaitingTermination+0x54>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	3b01      	subs	r3, #1
 80037b0:	4a0b      	ldr	r2, [pc, #44]	; (80037e0 <prvCheckTasksWaitingTermination+0x54>)
 80037b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80037b4:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <prvCheckTasksWaitingTermination+0x58>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	3b01      	subs	r3, #1
 80037ba:	4a0a      	ldr	r2, [pc, #40]	; (80037e4 <prvCheckTasksWaitingTermination+0x58>)
 80037bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80037be:	f000 f9ed 	bl	8003b9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 f810 	bl	80037e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037c8:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <prvCheckTasksWaitingTermination+0x58>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1e1      	bne.n	8003794 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80037d0:	bf00      	nop
 80037d2:	bf00      	nop
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	200004bc 	.word	0x200004bc
 80037e0:	200004e8 	.word	0x200004e8
 80037e4:	200004d0 	.word	0x200004d0

080037e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d108      	bne.n	800380c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fb22 	bl	8003e48 <vPortFree>
				vPortFree( pxTCB );
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 fb1f 	bl	8003e48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800380a:	e018      	b.n	800383e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003812:	2b01      	cmp	r3, #1
 8003814:	d103      	bne.n	800381e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 fb16 	bl	8003e48 <vPortFree>
	}
 800381c:	e00f      	b.n	800383e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003824:	2b02      	cmp	r3, #2
 8003826:	d00a      	beq.n	800383e <prvDeleteTCB+0x56>
	__asm volatile
 8003828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382c:	f383 8811 	msr	BASEPRI, r3
 8003830:	f3bf 8f6f 	isb	sy
 8003834:	f3bf 8f4f 	dsb	sy
 8003838:	60fb      	str	r3, [r7, #12]
}
 800383a:	bf00      	nop
 800383c:	e7fe      	b.n	800383c <prvDeleteTCB+0x54>
	}
 800383e:	bf00      	nop
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
	...

08003848 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800384e:	4b0e      	ldr	r3, [pc, #56]	; (8003888 <prvResetNextTaskUnblockTime+0x40>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d101      	bne.n	800385c <prvResetNextTaskUnblockTime+0x14>
 8003858:	2301      	movs	r3, #1
 800385a:	e000      	b.n	800385e <prvResetNextTaskUnblockTime+0x16>
 800385c:	2300      	movs	r3, #0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d004      	beq.n	800386c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003862:	4b0a      	ldr	r3, [pc, #40]	; (800388c <prvResetNextTaskUnblockTime+0x44>)
 8003864:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003868:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800386a:	e008      	b.n	800387e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800386c:	4b06      	ldr	r3, [pc, #24]	; (8003888 <prvResetNextTaskUnblockTime+0x40>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	4a04      	ldr	r2, [pc, #16]	; (800388c <prvResetNextTaskUnblockTime+0x44>)
 800387c:	6013      	str	r3, [r2, #0]
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr
 8003888:	200004a0 	.word	0x200004a0
 800388c:	20000508 	.word	0x20000508

08003890 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800389a:	4b29      	ldr	r3, [pc, #164]	; (8003940 <prvAddCurrentTaskToDelayedList+0xb0>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038a0:	4b28      	ldr	r3, [pc, #160]	; (8003944 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	3304      	adds	r3, #4
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff fb0e 	bl	8002ec8 <uxListRemove>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10b      	bne.n	80038ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80038b2:	4b24      	ldr	r3, [pc, #144]	; (8003944 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b8:	2201      	movs	r2, #1
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43da      	mvns	r2, r3
 80038c0:	4b21      	ldr	r3, [pc, #132]	; (8003948 <prvAddCurrentTaskToDelayedList+0xb8>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4013      	ands	r3, r2
 80038c6:	4a20      	ldr	r2, [pc, #128]	; (8003948 <prvAddCurrentTaskToDelayedList+0xb8>)
 80038c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038d0:	d10a      	bne.n	80038e8 <prvAddCurrentTaskToDelayedList+0x58>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d007      	beq.n	80038e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80038d8:	4b1a      	ldr	r3, [pc, #104]	; (8003944 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3304      	adds	r3, #4
 80038de:	4619      	mov	r1, r3
 80038e0:	481a      	ldr	r0, [pc, #104]	; (800394c <prvAddCurrentTaskToDelayedList+0xbc>)
 80038e2:	f7ff fa96 	bl	8002e12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80038e6:	e026      	b.n	8003936 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4413      	add	r3, r2
 80038ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80038f0:	4b14      	ldr	r3, [pc, #80]	; (8003944 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d209      	bcs.n	8003914 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003900:	4b13      	ldr	r3, [pc, #76]	; (8003950 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3304      	adds	r3, #4
 800390a:	4619      	mov	r1, r3
 800390c:	4610      	mov	r0, r2
 800390e:	f7ff faa3 	bl	8002e58 <vListInsert>
}
 8003912:	e010      	b.n	8003936 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003914:	4b0f      	ldr	r3, [pc, #60]	; (8003954 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4b0a      	ldr	r3, [pc, #40]	; (8003944 <prvAddCurrentTaskToDelayedList+0xb4>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	3304      	adds	r3, #4
 800391e:	4619      	mov	r1, r3
 8003920:	4610      	mov	r0, r2
 8003922:	f7ff fa99 	bl	8002e58 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003926:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	429a      	cmp	r2, r3
 800392e:	d202      	bcs.n	8003936 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003930:	4a09      	ldr	r2, [pc, #36]	; (8003958 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	6013      	str	r3, [r2, #0]
}
 8003936:	bf00      	nop
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	200004ec 	.word	0x200004ec
 8003944:	200003e8 	.word	0x200003e8
 8003948:	200004f0 	.word	0x200004f0
 800394c:	200004d4 	.word	0x200004d4
 8003950:	200004a4 	.word	0x200004a4
 8003954:	200004a0 	.word	0x200004a0
 8003958:	20000508 	.word	0x20000508

0800395c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800395c:	b480      	push	{r7}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	3b04      	subs	r3, #4
 800396c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003974:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	3b04      	subs	r3, #4
 800397a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	f023 0201 	bic.w	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	3b04      	subs	r3, #4
 800398a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800398c:	4a08      	ldr	r2, [pc, #32]	; (80039b0 <pxPortInitialiseStack+0x54>)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	3b14      	subs	r3, #20
 8003996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	3b20      	subs	r3, #32
 80039a2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80039a4:	68fb      	ldr	r3, [r7, #12]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr
 80039b0:	080039b5 	.word	0x080039b5

080039b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80039ba:	2300      	movs	r3, #0
 80039bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80039be:	4b12      	ldr	r3, [pc, #72]	; (8003a08 <prvTaskExitError+0x54>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039c6:	d00a      	beq.n	80039de <prvTaskExitError+0x2a>
	__asm volatile
 80039c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039cc:	f383 8811 	msr	BASEPRI, r3
 80039d0:	f3bf 8f6f 	isb	sy
 80039d4:	f3bf 8f4f 	dsb	sy
 80039d8:	60fb      	str	r3, [r7, #12]
}
 80039da:	bf00      	nop
 80039dc:	e7fe      	b.n	80039dc <prvTaskExitError+0x28>
	__asm volatile
 80039de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e2:	f383 8811 	msr	BASEPRI, r3
 80039e6:	f3bf 8f6f 	isb	sy
 80039ea:	f3bf 8f4f 	dsb	sy
 80039ee:	60bb      	str	r3, [r7, #8]
}
 80039f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80039f2:	bf00      	nop
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0fc      	beq.n	80039f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80039fa:	bf00      	nop
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	20000108 	.word	0x20000108
 8003a0c:	00000000 	.word	0x00000000

08003a10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003a10:	4b07      	ldr	r3, [pc, #28]	; (8003a30 <pxCurrentTCBConst2>)
 8003a12:	6819      	ldr	r1, [r3, #0]
 8003a14:	6808      	ldr	r0, [r1, #0]
 8003a16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003a1a:	f380 8809 	msr	PSP, r0
 8003a1e:	f3bf 8f6f 	isb	sy
 8003a22:	f04f 0000 	mov.w	r0, #0
 8003a26:	f380 8811 	msr	BASEPRI, r0
 8003a2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003a2e:	4770      	bx	lr

08003a30 <pxCurrentTCBConst2>:
 8003a30:	200003e8 	.word	0x200003e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop

08003a38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003a38:	4806      	ldr	r0, [pc, #24]	; (8003a54 <prvPortStartFirstTask+0x1c>)
 8003a3a:	6800      	ldr	r0, [r0, #0]
 8003a3c:	6800      	ldr	r0, [r0, #0]
 8003a3e:	f380 8808 	msr	MSP, r0
 8003a42:	b662      	cpsie	i
 8003a44:	b661      	cpsie	f
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	df00      	svc	0
 8003a50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003a52:	bf00      	nop
 8003a54:	e000ed08 	.word	0xe000ed08

08003a58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a5e:	4b32      	ldr	r3, [pc, #200]	; (8003b28 <xPortStartScheduler+0xd0>)
 8003a60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	22ff      	movs	r2, #255	; 0xff
 8003a6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <xPortStartScheduler+0xd4>)
 8003a84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a86:	4b2a      	ldr	r3, [pc, #168]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003a88:	2207      	movs	r2, #7
 8003a8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a8c:	e009      	b.n	8003aa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003a8e:	4b28      	ldr	r3, [pc, #160]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	4a26      	ldr	r2, [pc, #152]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003a96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a98:	78fb      	ldrb	r3, [r7, #3]
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003aa2:	78fb      	ldrb	r3, [r7, #3]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aaa:	2b80      	cmp	r3, #128	; 0x80
 8003aac:	d0ef      	beq.n	8003a8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003aae:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f1c3 0307 	rsb	r3, r3, #7
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d00a      	beq.n	8003ad0 <xPortStartScheduler+0x78>
	__asm volatile
 8003aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003abe:	f383 8811 	msr	BASEPRI, r3
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	f3bf 8f4f 	dsb	sy
 8003aca:	60bb      	str	r3, [r7, #8]
}
 8003acc:	bf00      	nop
 8003ace:	e7fe      	b.n	8003ace <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ad0:	4b17      	ldr	r3, [pc, #92]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	021b      	lsls	r3, r3, #8
 8003ad6:	4a16      	ldr	r2, [pc, #88]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003ad8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003ada:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ae2:	4a13      	ldr	r2, [pc, #76]	; (8003b30 <xPortStartScheduler+0xd8>)
 8003ae4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003aee:	4b11      	ldr	r3, [pc, #68]	; (8003b34 <xPortStartScheduler+0xdc>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a10      	ldr	r2, [pc, #64]	; (8003b34 <xPortStartScheduler+0xdc>)
 8003af4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003af8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003afa:	4b0e      	ldr	r3, [pc, #56]	; (8003b34 <xPortStartScheduler+0xdc>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a0d      	ldr	r2, [pc, #52]	; (8003b34 <xPortStartScheduler+0xdc>)
 8003b00:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003b04:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b06:	f000 f8b9 	bl	8003c7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <xPortStartScheduler+0xe0>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b10:	f7ff ff92 	bl	8003a38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b14:	f7ff fd88 	bl	8003628 <vTaskSwitchContext>
	prvTaskExitError();
 8003b18:	f7ff ff4c 	bl	80039b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	e000e400 	.word	0xe000e400
 8003b2c:	20000514 	.word	0x20000514
 8003b30:	20000518 	.word	0x20000518
 8003b34:	e000ed20 	.word	0xe000ed20
 8003b38:	20000108 	.word	0x20000108

08003b3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
	__asm volatile
 8003b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b46:	f383 8811 	msr	BASEPRI, r3
 8003b4a:	f3bf 8f6f 	isb	sy
 8003b4e:	f3bf 8f4f 	dsb	sy
 8003b52:	607b      	str	r3, [r7, #4]
}
 8003b54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b56:	4b0f      	ldr	r3, [pc, #60]	; (8003b94 <vPortEnterCritical+0x58>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	4a0d      	ldr	r2, [pc, #52]	; (8003b94 <vPortEnterCritical+0x58>)
 8003b5e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b60:	4b0c      	ldr	r3, [pc, #48]	; (8003b94 <vPortEnterCritical+0x58>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d10f      	bne.n	8003b88 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b68:	4b0b      	ldr	r3, [pc, #44]	; (8003b98 <vPortEnterCritical+0x5c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00a      	beq.n	8003b88 <vPortEnterCritical+0x4c>
	__asm volatile
 8003b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b76:	f383 8811 	msr	BASEPRI, r3
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	603b      	str	r3, [r7, #0]
}
 8003b84:	bf00      	nop
 8003b86:	e7fe      	b.n	8003b86 <vPortEnterCritical+0x4a>
	}
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	20000108 	.word	0x20000108
 8003b98:	e000ed04 	.word	0xe000ed04

08003b9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003ba2:	4b11      	ldr	r3, [pc, #68]	; (8003be8 <vPortExitCritical+0x4c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10a      	bne.n	8003bc0 <vPortExitCritical+0x24>
	__asm volatile
 8003baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bae:	f383 8811 	msr	BASEPRI, r3
 8003bb2:	f3bf 8f6f 	isb	sy
 8003bb6:	f3bf 8f4f 	dsb	sy
 8003bba:	607b      	str	r3, [r7, #4]
}
 8003bbc:	bf00      	nop
 8003bbe:	e7fe      	b.n	8003bbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003bc0:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <vPortExitCritical+0x4c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <vPortExitCritical+0x4c>)
 8003bc8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003bca:	4b07      	ldr	r3, [pc, #28]	; (8003be8 <vPortExitCritical+0x4c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d105      	bne.n	8003bde <vPortExitCritical+0x42>
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003bdc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bc80      	pop	{r7}
 8003be6:	4770      	bx	lr
 8003be8:	20000108 	.word	0x20000108
 8003bec:	00000000 	.word	0x00000000

08003bf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003bf0:	f3ef 8009 	mrs	r0, PSP
 8003bf4:	f3bf 8f6f 	isb	sy
 8003bf8:	4b0d      	ldr	r3, [pc, #52]	; (8003c30 <pxCurrentTCBConst>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c00:	6010      	str	r0, [r2, #0]
 8003c02:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003c06:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003c0a:	f380 8811 	msr	BASEPRI, r0
 8003c0e:	f7ff fd0b 	bl	8003628 <vTaskSwitchContext>
 8003c12:	f04f 0000 	mov.w	r0, #0
 8003c16:	f380 8811 	msr	BASEPRI, r0
 8003c1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003c1e:	6819      	ldr	r1, [r3, #0]
 8003c20:	6808      	ldr	r0, [r1, #0]
 8003c22:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c26:	f380 8809 	msr	PSP, r0
 8003c2a:	f3bf 8f6f 	isb	sy
 8003c2e:	4770      	bx	lr

08003c30 <pxCurrentTCBConst>:
 8003c30:	200003e8 	.word	0x200003e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop

08003c38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c42:	f383 8811 	msr	BASEPRI, r3
 8003c46:	f3bf 8f6f 	isb	sy
 8003c4a:	f3bf 8f4f 	dsb	sy
 8003c4e:	607b      	str	r3, [r7, #4]
}
 8003c50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003c52:	f7ff fc2b 	bl	80034ac <xTaskIncrementTick>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c5c:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <SysTick_Handler+0x40>)
 8003c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	2300      	movs	r3, #0
 8003c66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	f383 8811 	msr	BASEPRI, r3
}
 8003c6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003c70:	bf00      	nop
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	e000ed04 	.word	0xe000ed04

08003c7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003c80:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <vPortSetupTimerInterrupt+0x30>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003c86:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <vPortSetupTimerInterrupt+0x34>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003c8c:	4b09      	ldr	r3, [pc, #36]	; (8003cb4 <vPortSetupTimerInterrupt+0x38>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a09      	ldr	r2, [pc, #36]	; (8003cb8 <vPortSetupTimerInterrupt+0x3c>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	099b      	lsrs	r3, r3, #6
 8003c98:	4a08      	ldr	r2, [pc, #32]	; (8003cbc <vPortSetupTimerInterrupt+0x40>)
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003c9e:	4b03      	ldr	r3, [pc, #12]	; (8003cac <vPortSetupTimerInterrupt+0x30>)
 8003ca0:	2207      	movs	r2, #7
 8003ca2:	601a      	str	r2, [r3, #0]
}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bc80      	pop	{r7}
 8003caa:	4770      	bx	lr
 8003cac:	e000e010 	.word	0xe000e010
 8003cb0:	e000e018 	.word	0xe000e018
 8003cb4:	200000fc 	.word	0x200000fc
 8003cb8:	10624dd3 	.word	0x10624dd3
 8003cbc:	e000e014 	.word	0xe000e014

08003cc0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b08a      	sub	sp, #40	; 0x28
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003ccc:	f7ff fb44 	bl	8003358 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003cd0:	4b58      	ldr	r3, [pc, #352]	; (8003e34 <pvPortMalloc+0x174>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003cd8:	f000 f910 	bl	8003efc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003cdc:	4b56      	ldr	r3, [pc, #344]	; (8003e38 <pvPortMalloc+0x178>)
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f040 808e 	bne.w	8003e06 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d01d      	beq.n	8003d2c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003cf0:	2208      	movs	r2, #8
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d014      	beq.n	8003d2c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f023 0307 	bic.w	r3, r3, #7
 8003d08:	3308      	adds	r3, #8
 8003d0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00a      	beq.n	8003d2c <pvPortMalloc+0x6c>
	__asm volatile
 8003d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1a:	f383 8811 	msr	BASEPRI, r3
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f3bf 8f4f 	dsb	sy
 8003d26:	617b      	str	r3, [r7, #20]
}
 8003d28:	bf00      	nop
 8003d2a:	e7fe      	b.n	8003d2a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d069      	beq.n	8003e06 <pvPortMalloc+0x146>
 8003d32:	4b42      	ldr	r3, [pc, #264]	; (8003e3c <pvPortMalloc+0x17c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d864      	bhi.n	8003e06 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003d3c:	4b40      	ldr	r3, [pc, #256]	; (8003e40 <pvPortMalloc+0x180>)
 8003d3e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003d40:	4b3f      	ldr	r3, [pc, #252]	; (8003e40 <pvPortMalloc+0x180>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003d46:	e004      	b.n	8003d52 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d903      	bls.n	8003d64 <pvPortMalloc+0xa4>
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1f1      	bne.n	8003d48 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003d64:	4b33      	ldr	r3, [pc, #204]	; (8003e34 <pvPortMalloc+0x174>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d04b      	beq.n	8003e06 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2208      	movs	r2, #8
 8003d74:	4413      	add	r3, r2
 8003d76:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	1ad2      	subs	r2, r2, r3
 8003d88:	2308      	movs	r3, #8
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d91f      	bls.n	8003dd0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4413      	add	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <pvPortMalloc+0xf8>
	__asm volatile
 8003da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da6:	f383 8811 	msr	BASEPRI, r3
 8003daa:	f3bf 8f6f 	isb	sy
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	613b      	str	r3, [r7, #16]
}
 8003db4:	bf00      	nop
 8003db6:	e7fe      	b.n	8003db6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	1ad2      	subs	r2, r2, r3
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003dca:	69b8      	ldr	r0, [r7, #24]
 8003dcc:	f000 f8f8 	bl	8003fc0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003dd0:	4b1a      	ldr	r3, [pc, #104]	; (8003e3c <pvPortMalloc+0x17c>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	4a18      	ldr	r2, [pc, #96]	; (8003e3c <pvPortMalloc+0x17c>)
 8003ddc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003dde:	4b17      	ldr	r3, [pc, #92]	; (8003e3c <pvPortMalloc+0x17c>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	4b18      	ldr	r3, [pc, #96]	; (8003e44 <pvPortMalloc+0x184>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d203      	bcs.n	8003df2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003dea:	4b14      	ldr	r3, [pc, #80]	; (8003e3c <pvPortMalloc+0x17c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a15      	ldr	r2, [pc, #84]	; (8003e44 <pvPortMalloc+0x184>)
 8003df0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	685a      	ldr	r2, [r3, #4]
 8003df6:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <pvPortMalloc+0x178>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003e06:	f7ff fab5 	bl	8003374 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <pvPortMalloc+0x16a>
	__asm volatile
 8003e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e18:	f383 8811 	msr	BASEPRI, r3
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	60fb      	str	r3, [r7, #12]
}
 8003e26:	bf00      	nop
 8003e28:	e7fe      	b.n	8003e28 <pvPortMalloc+0x168>
	return pvReturn;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3728      	adds	r7, #40	; 0x28
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	20001124 	.word	0x20001124
 8003e38:	20001130 	.word	0x20001130
 8003e3c:	20001128 	.word	0x20001128
 8003e40:	2000111c 	.word	0x2000111c
 8003e44:	2000112c 	.word	0x2000112c

08003e48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d048      	beq.n	8003eec <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	425b      	negs	r3, r3
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	4413      	add	r3, r2
 8003e62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	4b21      	ldr	r3, [pc, #132]	; (8003ef4 <vPortFree+0xac>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4013      	ands	r3, r2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10a      	bne.n	8003e8c <vPortFree+0x44>
	__asm volatile
 8003e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7a:	f383 8811 	msr	BASEPRI, r3
 8003e7e:	f3bf 8f6f 	isb	sy
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	60fb      	str	r3, [r7, #12]
}
 8003e88:	bf00      	nop
 8003e8a:	e7fe      	b.n	8003e8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00a      	beq.n	8003eaa <vPortFree+0x62>
	__asm volatile
 8003e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e98:	f383 8811 	msr	BASEPRI, r3
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	f3bf 8f4f 	dsb	sy
 8003ea4:	60bb      	str	r3, [r7, #8]
}
 8003ea6:	bf00      	nop
 8003ea8:	e7fe      	b.n	8003ea8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	685a      	ldr	r2, [r3, #4]
 8003eae:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <vPortFree+0xac>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d019      	beq.n	8003eec <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d115      	bne.n	8003eec <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <vPortFree+0xac>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	401a      	ands	r2, r3
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003ed0:	f7ff fa42 	bl	8003358 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	4b07      	ldr	r3, [pc, #28]	; (8003ef8 <vPortFree+0xb0>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4413      	add	r3, r2
 8003ede:	4a06      	ldr	r2, [pc, #24]	; (8003ef8 <vPortFree+0xb0>)
 8003ee0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003ee2:	6938      	ldr	r0, [r7, #16]
 8003ee4:	f000 f86c 	bl	8003fc0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003ee8:	f7ff fa44 	bl	8003374 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003eec:	bf00      	nop
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	20001130 	.word	0x20001130
 8003ef8:	20001128 	.word	0x20001128

08003efc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003f02:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f06:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003f08:	4b27      	ldr	r3, [pc, #156]	; (8003fa8 <prvHeapInit+0xac>)
 8003f0a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00c      	beq.n	8003f30 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	3307      	adds	r3, #7
 8003f1a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0307 	bic.w	r3, r3, #7
 8003f22:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	4a1f      	ldr	r2, [pc, #124]	; (8003fa8 <prvHeapInit+0xac>)
 8003f2c:	4413      	add	r3, r2
 8003f2e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003f34:	4a1d      	ldr	r2, [pc, #116]	; (8003fac <prvHeapInit+0xb0>)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003f3a:	4b1c      	ldr	r3, [pc, #112]	; (8003fac <prvHeapInit+0xb0>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68ba      	ldr	r2, [r7, #8]
 8003f44:	4413      	add	r3, r2
 8003f46:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003f48:	2208      	movs	r2, #8
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	1a9b      	subs	r3, r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0307 	bic.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4a15      	ldr	r2, [pc, #84]	; (8003fb0 <prvHeapInit+0xb4>)
 8003f5c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003f5e:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <prvHeapInit+0xb4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2200      	movs	r2, #0
 8003f64:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003f66:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <prvHeapInit+0xb4>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	1ad2      	subs	r2, r2, r3
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003f7c:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <prvHeapInit+0xb4>)
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <prvHeapInit+0xb8>)
 8003f8a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	4a09      	ldr	r2, [pc, #36]	; (8003fb8 <prvHeapInit+0xbc>)
 8003f92:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003f94:	4b09      	ldr	r3, [pc, #36]	; (8003fbc <prvHeapInit+0xc0>)
 8003f96:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003f9a:	601a      	str	r2, [r3, #0]
}
 8003f9c:	bf00      	nop
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bc80      	pop	{r7}
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	2000051c 	.word	0x2000051c
 8003fac:	2000111c 	.word	0x2000111c
 8003fb0:	20001124 	.word	0x20001124
 8003fb4:	2000112c 	.word	0x2000112c
 8003fb8:	20001128 	.word	0x20001128
 8003fbc:	20001130 	.word	0x20001130

08003fc0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003fc8:	4b27      	ldr	r3, [pc, #156]	; (8004068 <prvInsertBlockIntoFreeList+0xa8>)
 8003fca:	60fb      	str	r3, [r7, #12]
 8003fcc:	e002      	b.n	8003fd4 <prvInsertBlockIntoFreeList+0x14>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	60fb      	str	r3, [r7, #12]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d8f7      	bhi.n	8003fce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	4413      	add	r3, r2
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d108      	bne.n	8004002 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	441a      	add	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	441a      	add	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d118      	bne.n	8004048 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b14      	ldr	r3, [pc, #80]	; (800406c <prvInsertBlockIntoFreeList+0xac>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d00d      	beq.n	800403e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	441a      	add	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	601a      	str	r2, [r3, #0]
 800403c:	e008      	b.n	8004050 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800403e:	4b0b      	ldr	r3, [pc, #44]	; (800406c <prvInsertBlockIntoFreeList+0xac>)
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	e003      	b.n	8004050 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	429a      	cmp	r2, r3
 8004056:	d002      	beq.n	800405e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800405e:	bf00      	nop
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	bc80      	pop	{r7}
 8004066:	4770      	bx	lr
 8004068:	2000111c 	.word	0x2000111c
 800406c:	20001124 	.word	0x20001124

08004070 <__errno>:
 8004070:	4b01      	ldr	r3, [pc, #4]	; (8004078 <__errno+0x8>)
 8004072:	6818      	ldr	r0, [r3, #0]
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	2000010c 	.word	0x2000010c

0800407c <__libc_init_array>:
 800407c:	b570      	push	{r4, r5, r6, lr}
 800407e:	2600      	movs	r6, #0
 8004080:	4d0c      	ldr	r5, [pc, #48]	; (80040b4 <__libc_init_array+0x38>)
 8004082:	4c0d      	ldr	r4, [pc, #52]	; (80040b8 <__libc_init_array+0x3c>)
 8004084:	1b64      	subs	r4, r4, r5
 8004086:	10a4      	asrs	r4, r4, #2
 8004088:	42a6      	cmp	r6, r4
 800408a:	d109      	bne.n	80040a0 <__libc_init_array+0x24>
 800408c:	f001 fa64 	bl	8005558 <_init>
 8004090:	2600      	movs	r6, #0
 8004092:	4d0a      	ldr	r5, [pc, #40]	; (80040bc <__libc_init_array+0x40>)
 8004094:	4c0a      	ldr	r4, [pc, #40]	; (80040c0 <__libc_init_array+0x44>)
 8004096:	1b64      	subs	r4, r4, r5
 8004098:	10a4      	asrs	r4, r4, #2
 800409a:	42a6      	cmp	r6, r4
 800409c:	d105      	bne.n	80040aa <__libc_init_array+0x2e>
 800409e:	bd70      	pop	{r4, r5, r6, pc}
 80040a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80040a4:	4798      	blx	r3
 80040a6:	3601      	adds	r6, #1
 80040a8:	e7ee      	b.n	8004088 <__libc_init_array+0xc>
 80040aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ae:	4798      	blx	r3
 80040b0:	3601      	adds	r6, #1
 80040b2:	e7f2      	b.n	800409a <__libc_init_array+0x1e>
 80040b4:	08005738 	.word	0x08005738
 80040b8:	08005738 	.word	0x08005738
 80040bc:	08005738 	.word	0x08005738
 80040c0:	0800573c 	.word	0x0800573c

080040c4 <malloc>:
 80040c4:	4b02      	ldr	r3, [pc, #8]	; (80040d0 <malloc+0xc>)
 80040c6:	4601      	mov	r1, r0
 80040c8:	6818      	ldr	r0, [r3, #0]
 80040ca:	f000 b86d 	b.w	80041a8 <_malloc_r>
 80040ce:	bf00      	nop
 80040d0:	2000010c 	.word	0x2000010c

080040d4 <free>:
 80040d4:	4b02      	ldr	r3, [pc, #8]	; (80040e0 <free+0xc>)
 80040d6:	4601      	mov	r1, r0
 80040d8:	6818      	ldr	r0, [r3, #0]
 80040da:	f000 b819 	b.w	8004110 <_free_r>
 80040de:	bf00      	nop
 80040e0:	2000010c 	.word	0x2000010c

080040e4 <memcpy>:
 80040e4:	440a      	add	r2, r1
 80040e6:	4291      	cmp	r1, r2
 80040e8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80040ec:	d100      	bne.n	80040f0 <memcpy+0xc>
 80040ee:	4770      	bx	lr
 80040f0:	b510      	push	{r4, lr}
 80040f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040f6:	4291      	cmp	r1, r2
 80040f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040fc:	d1f9      	bne.n	80040f2 <memcpy+0xe>
 80040fe:	bd10      	pop	{r4, pc}

08004100 <memset>:
 8004100:	4603      	mov	r3, r0
 8004102:	4402      	add	r2, r0
 8004104:	4293      	cmp	r3, r2
 8004106:	d100      	bne.n	800410a <memset+0xa>
 8004108:	4770      	bx	lr
 800410a:	f803 1b01 	strb.w	r1, [r3], #1
 800410e:	e7f9      	b.n	8004104 <memset+0x4>

08004110 <_free_r>:
 8004110:	b538      	push	{r3, r4, r5, lr}
 8004112:	4605      	mov	r5, r0
 8004114:	2900      	cmp	r1, #0
 8004116:	d043      	beq.n	80041a0 <_free_r+0x90>
 8004118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800411c:	1f0c      	subs	r4, r1, #4
 800411e:	2b00      	cmp	r3, #0
 8004120:	bfb8      	it	lt
 8004122:	18e4      	addlt	r4, r4, r3
 8004124:	f000 f996 	bl	8004454 <__malloc_lock>
 8004128:	4a1e      	ldr	r2, [pc, #120]	; (80041a4 <_free_r+0x94>)
 800412a:	6813      	ldr	r3, [r2, #0]
 800412c:	4610      	mov	r0, r2
 800412e:	b933      	cbnz	r3, 800413e <_free_r+0x2e>
 8004130:	6063      	str	r3, [r4, #4]
 8004132:	6014      	str	r4, [r2, #0]
 8004134:	4628      	mov	r0, r5
 8004136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800413a:	f000 b991 	b.w	8004460 <__malloc_unlock>
 800413e:	42a3      	cmp	r3, r4
 8004140:	d90a      	bls.n	8004158 <_free_r+0x48>
 8004142:	6821      	ldr	r1, [r4, #0]
 8004144:	1862      	adds	r2, r4, r1
 8004146:	4293      	cmp	r3, r2
 8004148:	bf01      	itttt	eq
 800414a:	681a      	ldreq	r2, [r3, #0]
 800414c:	685b      	ldreq	r3, [r3, #4]
 800414e:	1852      	addeq	r2, r2, r1
 8004150:	6022      	streq	r2, [r4, #0]
 8004152:	6063      	str	r3, [r4, #4]
 8004154:	6004      	str	r4, [r0, #0]
 8004156:	e7ed      	b.n	8004134 <_free_r+0x24>
 8004158:	461a      	mov	r2, r3
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	b10b      	cbz	r3, 8004162 <_free_r+0x52>
 800415e:	42a3      	cmp	r3, r4
 8004160:	d9fa      	bls.n	8004158 <_free_r+0x48>
 8004162:	6811      	ldr	r1, [r2, #0]
 8004164:	1850      	adds	r0, r2, r1
 8004166:	42a0      	cmp	r0, r4
 8004168:	d10b      	bne.n	8004182 <_free_r+0x72>
 800416a:	6820      	ldr	r0, [r4, #0]
 800416c:	4401      	add	r1, r0
 800416e:	1850      	adds	r0, r2, r1
 8004170:	4283      	cmp	r3, r0
 8004172:	6011      	str	r1, [r2, #0]
 8004174:	d1de      	bne.n	8004134 <_free_r+0x24>
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4401      	add	r1, r0
 800417c:	6011      	str	r1, [r2, #0]
 800417e:	6053      	str	r3, [r2, #4]
 8004180:	e7d8      	b.n	8004134 <_free_r+0x24>
 8004182:	d902      	bls.n	800418a <_free_r+0x7a>
 8004184:	230c      	movs	r3, #12
 8004186:	602b      	str	r3, [r5, #0]
 8004188:	e7d4      	b.n	8004134 <_free_r+0x24>
 800418a:	6820      	ldr	r0, [r4, #0]
 800418c:	1821      	adds	r1, r4, r0
 800418e:	428b      	cmp	r3, r1
 8004190:	bf01      	itttt	eq
 8004192:	6819      	ldreq	r1, [r3, #0]
 8004194:	685b      	ldreq	r3, [r3, #4]
 8004196:	1809      	addeq	r1, r1, r0
 8004198:	6021      	streq	r1, [r4, #0]
 800419a:	6063      	str	r3, [r4, #4]
 800419c:	6054      	str	r4, [r2, #4]
 800419e:	e7c9      	b.n	8004134 <_free_r+0x24>
 80041a0:	bd38      	pop	{r3, r4, r5, pc}
 80041a2:	bf00      	nop
 80041a4:	20001134 	.word	0x20001134

080041a8 <_malloc_r>:
 80041a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041aa:	1ccd      	adds	r5, r1, #3
 80041ac:	f025 0503 	bic.w	r5, r5, #3
 80041b0:	3508      	adds	r5, #8
 80041b2:	2d0c      	cmp	r5, #12
 80041b4:	bf38      	it	cc
 80041b6:	250c      	movcc	r5, #12
 80041b8:	2d00      	cmp	r5, #0
 80041ba:	4606      	mov	r6, r0
 80041bc:	db01      	blt.n	80041c2 <_malloc_r+0x1a>
 80041be:	42a9      	cmp	r1, r5
 80041c0:	d903      	bls.n	80041ca <_malloc_r+0x22>
 80041c2:	230c      	movs	r3, #12
 80041c4:	6033      	str	r3, [r6, #0]
 80041c6:	2000      	movs	r0, #0
 80041c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041ca:	f000 f943 	bl	8004454 <__malloc_lock>
 80041ce:	4921      	ldr	r1, [pc, #132]	; (8004254 <_malloc_r+0xac>)
 80041d0:	680a      	ldr	r2, [r1, #0]
 80041d2:	4614      	mov	r4, r2
 80041d4:	b99c      	cbnz	r4, 80041fe <_malloc_r+0x56>
 80041d6:	4f20      	ldr	r7, [pc, #128]	; (8004258 <_malloc_r+0xb0>)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	b923      	cbnz	r3, 80041e6 <_malloc_r+0x3e>
 80041dc:	4621      	mov	r1, r4
 80041de:	4630      	mov	r0, r6
 80041e0:	f000 f8aa 	bl	8004338 <_sbrk_r>
 80041e4:	6038      	str	r0, [r7, #0]
 80041e6:	4629      	mov	r1, r5
 80041e8:	4630      	mov	r0, r6
 80041ea:	f000 f8a5 	bl	8004338 <_sbrk_r>
 80041ee:	1c43      	adds	r3, r0, #1
 80041f0:	d123      	bne.n	800423a <_malloc_r+0x92>
 80041f2:	230c      	movs	r3, #12
 80041f4:	4630      	mov	r0, r6
 80041f6:	6033      	str	r3, [r6, #0]
 80041f8:	f000 f932 	bl	8004460 <__malloc_unlock>
 80041fc:	e7e3      	b.n	80041c6 <_malloc_r+0x1e>
 80041fe:	6823      	ldr	r3, [r4, #0]
 8004200:	1b5b      	subs	r3, r3, r5
 8004202:	d417      	bmi.n	8004234 <_malloc_r+0x8c>
 8004204:	2b0b      	cmp	r3, #11
 8004206:	d903      	bls.n	8004210 <_malloc_r+0x68>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	441c      	add	r4, r3
 800420c:	6025      	str	r5, [r4, #0]
 800420e:	e004      	b.n	800421a <_malloc_r+0x72>
 8004210:	6863      	ldr	r3, [r4, #4]
 8004212:	42a2      	cmp	r2, r4
 8004214:	bf0c      	ite	eq
 8004216:	600b      	streq	r3, [r1, #0]
 8004218:	6053      	strne	r3, [r2, #4]
 800421a:	4630      	mov	r0, r6
 800421c:	f000 f920 	bl	8004460 <__malloc_unlock>
 8004220:	f104 000b 	add.w	r0, r4, #11
 8004224:	1d23      	adds	r3, r4, #4
 8004226:	f020 0007 	bic.w	r0, r0, #7
 800422a:	1ac2      	subs	r2, r0, r3
 800422c:	d0cc      	beq.n	80041c8 <_malloc_r+0x20>
 800422e:	1a1b      	subs	r3, r3, r0
 8004230:	50a3      	str	r3, [r4, r2]
 8004232:	e7c9      	b.n	80041c8 <_malloc_r+0x20>
 8004234:	4622      	mov	r2, r4
 8004236:	6864      	ldr	r4, [r4, #4]
 8004238:	e7cc      	b.n	80041d4 <_malloc_r+0x2c>
 800423a:	1cc4      	adds	r4, r0, #3
 800423c:	f024 0403 	bic.w	r4, r4, #3
 8004240:	42a0      	cmp	r0, r4
 8004242:	d0e3      	beq.n	800420c <_malloc_r+0x64>
 8004244:	1a21      	subs	r1, r4, r0
 8004246:	4630      	mov	r0, r6
 8004248:	f000 f876 	bl	8004338 <_sbrk_r>
 800424c:	3001      	adds	r0, #1
 800424e:	d1dd      	bne.n	800420c <_malloc_r+0x64>
 8004250:	e7cf      	b.n	80041f2 <_malloc_r+0x4a>
 8004252:	bf00      	nop
 8004254:	20001134 	.word	0x20001134
 8004258:	20001138 	.word	0x20001138

0800425c <srand>:
 800425c:	b538      	push	{r3, r4, r5, lr}
 800425e:	4b10      	ldr	r3, [pc, #64]	; (80042a0 <srand+0x44>)
 8004260:	4604      	mov	r4, r0
 8004262:	681d      	ldr	r5, [r3, #0]
 8004264:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004266:	b9b3      	cbnz	r3, 8004296 <srand+0x3a>
 8004268:	2018      	movs	r0, #24
 800426a:	f7ff ff2b 	bl	80040c4 <malloc>
 800426e:	4602      	mov	r2, r0
 8004270:	63a8      	str	r0, [r5, #56]	; 0x38
 8004272:	b920      	cbnz	r0, 800427e <srand+0x22>
 8004274:	2142      	movs	r1, #66	; 0x42
 8004276:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <srand+0x48>)
 8004278:	480b      	ldr	r0, [pc, #44]	; (80042a8 <srand+0x4c>)
 800427a:	f000 f8bb 	bl	80043f4 <__assert_func>
 800427e:	490b      	ldr	r1, [pc, #44]	; (80042ac <srand+0x50>)
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <srand+0x54>)
 8004282:	e9c0 1300 	strd	r1, r3, [r0]
 8004286:	4b0b      	ldr	r3, [pc, #44]	; (80042b4 <srand+0x58>)
 8004288:	2100      	movs	r1, #0
 800428a:	6083      	str	r3, [r0, #8]
 800428c:	230b      	movs	r3, #11
 800428e:	8183      	strh	r3, [r0, #12]
 8004290:	2001      	movs	r0, #1
 8004292:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004296:	2200      	movs	r2, #0
 8004298:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800429a:	611c      	str	r4, [r3, #16]
 800429c:	615a      	str	r2, [r3, #20]
 800429e:	bd38      	pop	{r3, r4, r5, pc}
 80042a0:	2000010c 	.word	0x2000010c
 80042a4:	080055f0 	.word	0x080055f0
 80042a8:	08005607 	.word	0x08005607
 80042ac:	abcd330e 	.word	0xabcd330e
 80042b0:	e66d1234 	.word	0xe66d1234
 80042b4:	0005deec 	.word	0x0005deec

080042b8 <rand>:
 80042b8:	4b17      	ldr	r3, [pc, #92]	; (8004318 <rand+0x60>)
 80042ba:	b510      	push	{r4, lr}
 80042bc:	681c      	ldr	r4, [r3, #0]
 80042be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80042c0:	b9b3      	cbnz	r3, 80042f0 <rand+0x38>
 80042c2:	2018      	movs	r0, #24
 80042c4:	f7ff fefe 	bl	80040c4 <malloc>
 80042c8:	4602      	mov	r2, r0
 80042ca:	63a0      	str	r0, [r4, #56]	; 0x38
 80042cc:	b920      	cbnz	r0, 80042d8 <rand+0x20>
 80042ce:	214e      	movs	r1, #78	; 0x4e
 80042d0:	4b12      	ldr	r3, [pc, #72]	; (800431c <rand+0x64>)
 80042d2:	4813      	ldr	r0, [pc, #76]	; (8004320 <rand+0x68>)
 80042d4:	f000 f88e 	bl	80043f4 <__assert_func>
 80042d8:	4912      	ldr	r1, [pc, #72]	; (8004324 <rand+0x6c>)
 80042da:	4b13      	ldr	r3, [pc, #76]	; (8004328 <rand+0x70>)
 80042dc:	e9c0 1300 	strd	r1, r3, [r0]
 80042e0:	4b12      	ldr	r3, [pc, #72]	; (800432c <rand+0x74>)
 80042e2:	2100      	movs	r1, #0
 80042e4:	6083      	str	r3, [r0, #8]
 80042e6:	230b      	movs	r3, #11
 80042e8:	8183      	strh	r3, [r0, #12]
 80042ea:	2001      	movs	r0, #1
 80042ec:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80042f0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80042f2:	480f      	ldr	r0, [pc, #60]	; (8004330 <rand+0x78>)
 80042f4:	690a      	ldr	r2, [r1, #16]
 80042f6:	694b      	ldr	r3, [r1, #20]
 80042f8:	4350      	muls	r0, r2
 80042fa:	4c0e      	ldr	r4, [pc, #56]	; (8004334 <rand+0x7c>)
 80042fc:	fb04 0003 	mla	r0, r4, r3, r0
 8004300:	fba2 3404 	umull	r3, r4, r2, r4
 8004304:	1c5a      	adds	r2, r3, #1
 8004306:	4404      	add	r4, r0
 8004308:	f144 0000 	adc.w	r0, r4, #0
 800430c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8004310:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004314:	bd10      	pop	{r4, pc}
 8004316:	bf00      	nop
 8004318:	2000010c 	.word	0x2000010c
 800431c:	080055f0 	.word	0x080055f0
 8004320:	08005607 	.word	0x08005607
 8004324:	abcd330e 	.word	0xabcd330e
 8004328:	e66d1234 	.word	0xe66d1234
 800432c:	0005deec 	.word	0x0005deec
 8004330:	5851f42d 	.word	0x5851f42d
 8004334:	4c957f2d 	.word	0x4c957f2d

08004338 <_sbrk_r>:
 8004338:	b538      	push	{r3, r4, r5, lr}
 800433a:	2300      	movs	r3, #0
 800433c:	4d05      	ldr	r5, [pc, #20]	; (8004354 <_sbrk_r+0x1c>)
 800433e:	4604      	mov	r4, r0
 8004340:	4608      	mov	r0, r1
 8004342:	602b      	str	r3, [r5, #0]
 8004344:	f7fd f8a8 	bl	8001498 <_sbrk>
 8004348:	1c43      	adds	r3, r0, #1
 800434a:	d102      	bne.n	8004352 <_sbrk_r+0x1a>
 800434c:	682b      	ldr	r3, [r5, #0]
 800434e:	b103      	cbz	r3, 8004352 <_sbrk_r+0x1a>
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	bd38      	pop	{r3, r4, r5, pc}
 8004354:	20001644 	.word	0x20001644

08004358 <siprintf>:
 8004358:	b40e      	push	{r1, r2, r3}
 800435a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800435e:	b500      	push	{lr}
 8004360:	b09c      	sub	sp, #112	; 0x70
 8004362:	ab1d      	add	r3, sp, #116	; 0x74
 8004364:	9002      	str	r0, [sp, #8]
 8004366:	9006      	str	r0, [sp, #24]
 8004368:	9107      	str	r1, [sp, #28]
 800436a:	9104      	str	r1, [sp, #16]
 800436c:	4808      	ldr	r0, [pc, #32]	; (8004390 <siprintf+0x38>)
 800436e:	4909      	ldr	r1, [pc, #36]	; (8004394 <siprintf+0x3c>)
 8004370:	f853 2b04 	ldr.w	r2, [r3], #4
 8004374:	9105      	str	r1, [sp, #20]
 8004376:	6800      	ldr	r0, [r0, #0]
 8004378:	a902      	add	r1, sp, #8
 800437a:	9301      	str	r3, [sp, #4]
 800437c:	f000 f8d2 	bl	8004524 <_svfiprintf_r>
 8004380:	2200      	movs	r2, #0
 8004382:	9b02      	ldr	r3, [sp, #8]
 8004384:	701a      	strb	r2, [r3, #0]
 8004386:	b01c      	add	sp, #112	; 0x70
 8004388:	f85d eb04 	ldr.w	lr, [sp], #4
 800438c:	b003      	add	sp, #12
 800438e:	4770      	bx	lr
 8004390:	2000010c 	.word	0x2000010c
 8004394:	ffff0208 	.word	0xffff0208

08004398 <strcat>:
 8004398:	4602      	mov	r2, r0
 800439a:	b510      	push	{r4, lr}
 800439c:	7814      	ldrb	r4, [r2, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	3201      	adds	r2, #1
 80043a2:	2c00      	cmp	r4, #0
 80043a4:	d1fa      	bne.n	800439c <strcat+0x4>
 80043a6:	3b01      	subs	r3, #1
 80043a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043ac:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043b0:	2a00      	cmp	r2, #0
 80043b2:	d1f9      	bne.n	80043a8 <strcat+0x10>
 80043b4:	bd10      	pop	{r4, pc}

080043b6 <strcpy>:
 80043b6:	4603      	mov	r3, r0
 80043b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043bc:	f803 2b01 	strb.w	r2, [r3], #1
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	d1f9      	bne.n	80043b8 <strcpy+0x2>
 80043c4:	4770      	bx	lr

080043c6 <strstr>:
 80043c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043c8:	780c      	ldrb	r4, [r1, #0]
 80043ca:	b164      	cbz	r4, 80043e6 <strstr+0x20>
 80043cc:	4603      	mov	r3, r0
 80043ce:	781a      	ldrb	r2, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	1c5e      	adds	r6, r3, #1
 80043d4:	b90a      	cbnz	r2, 80043da <strstr+0x14>
 80043d6:	4610      	mov	r0, r2
 80043d8:	e005      	b.n	80043e6 <strstr+0x20>
 80043da:	4294      	cmp	r4, r2
 80043dc:	d108      	bne.n	80043f0 <strstr+0x2a>
 80043de:	460d      	mov	r5, r1
 80043e0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80043e4:	b902      	cbnz	r2, 80043e8 <strstr+0x22>
 80043e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043e8:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80043ec:	4297      	cmp	r7, r2
 80043ee:	d0f7      	beq.n	80043e0 <strstr+0x1a>
 80043f0:	4633      	mov	r3, r6
 80043f2:	e7ec      	b.n	80043ce <strstr+0x8>

080043f4 <__assert_func>:
 80043f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80043f6:	4614      	mov	r4, r2
 80043f8:	461a      	mov	r2, r3
 80043fa:	4b09      	ldr	r3, [pc, #36]	; (8004420 <__assert_func+0x2c>)
 80043fc:	4605      	mov	r5, r0
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68d8      	ldr	r0, [r3, #12]
 8004402:	b14c      	cbz	r4, 8004418 <__assert_func+0x24>
 8004404:	4b07      	ldr	r3, [pc, #28]	; (8004424 <__assert_func+0x30>)
 8004406:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800440a:	9100      	str	r1, [sp, #0]
 800440c:	462b      	mov	r3, r5
 800440e:	4906      	ldr	r1, [pc, #24]	; (8004428 <__assert_func+0x34>)
 8004410:	f000 f80e 	bl	8004430 <fiprintf>
 8004414:	f000 fd34 	bl	8004e80 <abort>
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <__assert_func+0x38>)
 800441a:	461c      	mov	r4, r3
 800441c:	e7f3      	b.n	8004406 <__assert_func+0x12>
 800441e:	bf00      	nop
 8004420:	2000010c 	.word	0x2000010c
 8004424:	08005666 	.word	0x08005666
 8004428:	08005673 	.word	0x08005673
 800442c:	080056a1 	.word	0x080056a1

08004430 <fiprintf>:
 8004430:	b40e      	push	{r1, r2, r3}
 8004432:	b503      	push	{r0, r1, lr}
 8004434:	4601      	mov	r1, r0
 8004436:	ab03      	add	r3, sp, #12
 8004438:	4805      	ldr	r0, [pc, #20]	; (8004450 <fiprintf+0x20>)
 800443a:	f853 2b04 	ldr.w	r2, [r3], #4
 800443e:	6800      	ldr	r0, [r0, #0]
 8004440:	9301      	str	r3, [sp, #4]
 8004442:	f000 f997 	bl	8004774 <_vfiprintf_r>
 8004446:	b002      	add	sp, #8
 8004448:	f85d eb04 	ldr.w	lr, [sp], #4
 800444c:	b003      	add	sp, #12
 800444e:	4770      	bx	lr
 8004450:	2000010c 	.word	0x2000010c

08004454 <__malloc_lock>:
 8004454:	4801      	ldr	r0, [pc, #4]	; (800445c <__malloc_lock+0x8>)
 8004456:	f000 bed3 	b.w	8005200 <__retarget_lock_acquire_recursive>
 800445a:	bf00      	nop
 800445c:	2000164c 	.word	0x2000164c

08004460 <__malloc_unlock>:
 8004460:	4801      	ldr	r0, [pc, #4]	; (8004468 <__malloc_unlock+0x8>)
 8004462:	f000 bece 	b.w	8005202 <__retarget_lock_release_recursive>
 8004466:	bf00      	nop
 8004468:	2000164c 	.word	0x2000164c

0800446c <__ssputs_r>:
 800446c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004470:	688e      	ldr	r6, [r1, #8]
 8004472:	4682      	mov	sl, r0
 8004474:	429e      	cmp	r6, r3
 8004476:	460c      	mov	r4, r1
 8004478:	4690      	mov	r8, r2
 800447a:	461f      	mov	r7, r3
 800447c:	d838      	bhi.n	80044f0 <__ssputs_r+0x84>
 800447e:	898a      	ldrh	r2, [r1, #12]
 8004480:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004484:	d032      	beq.n	80044ec <__ssputs_r+0x80>
 8004486:	6825      	ldr	r5, [r4, #0]
 8004488:	6909      	ldr	r1, [r1, #16]
 800448a:	3301      	adds	r3, #1
 800448c:	eba5 0901 	sub.w	r9, r5, r1
 8004490:	6965      	ldr	r5, [r4, #20]
 8004492:	444b      	add	r3, r9
 8004494:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004498:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800449c:	106d      	asrs	r5, r5, #1
 800449e:	429d      	cmp	r5, r3
 80044a0:	bf38      	it	cc
 80044a2:	461d      	movcc	r5, r3
 80044a4:	0553      	lsls	r3, r2, #21
 80044a6:	d531      	bpl.n	800450c <__ssputs_r+0xa0>
 80044a8:	4629      	mov	r1, r5
 80044aa:	f7ff fe7d 	bl	80041a8 <_malloc_r>
 80044ae:	4606      	mov	r6, r0
 80044b0:	b950      	cbnz	r0, 80044c8 <__ssputs_r+0x5c>
 80044b2:	230c      	movs	r3, #12
 80044b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044b8:	f8ca 3000 	str.w	r3, [sl]
 80044bc:	89a3      	ldrh	r3, [r4, #12]
 80044be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044c2:	81a3      	strh	r3, [r4, #12]
 80044c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044c8:	464a      	mov	r2, r9
 80044ca:	6921      	ldr	r1, [r4, #16]
 80044cc:	f7ff fe0a 	bl	80040e4 <memcpy>
 80044d0:	89a3      	ldrh	r3, [r4, #12]
 80044d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80044d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044da:	81a3      	strh	r3, [r4, #12]
 80044dc:	6126      	str	r6, [r4, #16]
 80044de:	444e      	add	r6, r9
 80044e0:	6026      	str	r6, [r4, #0]
 80044e2:	463e      	mov	r6, r7
 80044e4:	6165      	str	r5, [r4, #20]
 80044e6:	eba5 0509 	sub.w	r5, r5, r9
 80044ea:	60a5      	str	r5, [r4, #8]
 80044ec:	42be      	cmp	r6, r7
 80044ee:	d900      	bls.n	80044f2 <__ssputs_r+0x86>
 80044f0:	463e      	mov	r6, r7
 80044f2:	4632      	mov	r2, r6
 80044f4:	4641      	mov	r1, r8
 80044f6:	6820      	ldr	r0, [r4, #0]
 80044f8:	f000 fef6 	bl	80052e8 <memmove>
 80044fc:	68a3      	ldr	r3, [r4, #8]
 80044fe:	6822      	ldr	r2, [r4, #0]
 8004500:	1b9b      	subs	r3, r3, r6
 8004502:	4432      	add	r2, r6
 8004504:	2000      	movs	r0, #0
 8004506:	60a3      	str	r3, [r4, #8]
 8004508:	6022      	str	r2, [r4, #0]
 800450a:	e7db      	b.n	80044c4 <__ssputs_r+0x58>
 800450c:	462a      	mov	r2, r5
 800450e:	f000 ff05 	bl	800531c <_realloc_r>
 8004512:	4606      	mov	r6, r0
 8004514:	2800      	cmp	r0, #0
 8004516:	d1e1      	bne.n	80044dc <__ssputs_r+0x70>
 8004518:	4650      	mov	r0, sl
 800451a:	6921      	ldr	r1, [r4, #16]
 800451c:	f7ff fdf8 	bl	8004110 <_free_r>
 8004520:	e7c7      	b.n	80044b2 <__ssputs_r+0x46>
	...

08004524 <_svfiprintf_r>:
 8004524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004528:	4698      	mov	r8, r3
 800452a:	898b      	ldrh	r3, [r1, #12]
 800452c:	4607      	mov	r7, r0
 800452e:	061b      	lsls	r3, r3, #24
 8004530:	460d      	mov	r5, r1
 8004532:	4614      	mov	r4, r2
 8004534:	b09d      	sub	sp, #116	; 0x74
 8004536:	d50e      	bpl.n	8004556 <_svfiprintf_r+0x32>
 8004538:	690b      	ldr	r3, [r1, #16]
 800453a:	b963      	cbnz	r3, 8004556 <_svfiprintf_r+0x32>
 800453c:	2140      	movs	r1, #64	; 0x40
 800453e:	f7ff fe33 	bl	80041a8 <_malloc_r>
 8004542:	6028      	str	r0, [r5, #0]
 8004544:	6128      	str	r0, [r5, #16]
 8004546:	b920      	cbnz	r0, 8004552 <_svfiprintf_r+0x2e>
 8004548:	230c      	movs	r3, #12
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004550:	e0d1      	b.n	80046f6 <_svfiprintf_r+0x1d2>
 8004552:	2340      	movs	r3, #64	; 0x40
 8004554:	616b      	str	r3, [r5, #20]
 8004556:	2300      	movs	r3, #0
 8004558:	9309      	str	r3, [sp, #36]	; 0x24
 800455a:	2320      	movs	r3, #32
 800455c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004560:	2330      	movs	r3, #48	; 0x30
 8004562:	f04f 0901 	mov.w	r9, #1
 8004566:	f8cd 800c 	str.w	r8, [sp, #12]
 800456a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004710 <_svfiprintf_r+0x1ec>
 800456e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004572:	4623      	mov	r3, r4
 8004574:	469a      	mov	sl, r3
 8004576:	f813 2b01 	ldrb.w	r2, [r3], #1
 800457a:	b10a      	cbz	r2, 8004580 <_svfiprintf_r+0x5c>
 800457c:	2a25      	cmp	r2, #37	; 0x25
 800457e:	d1f9      	bne.n	8004574 <_svfiprintf_r+0x50>
 8004580:	ebba 0b04 	subs.w	fp, sl, r4
 8004584:	d00b      	beq.n	800459e <_svfiprintf_r+0x7a>
 8004586:	465b      	mov	r3, fp
 8004588:	4622      	mov	r2, r4
 800458a:	4629      	mov	r1, r5
 800458c:	4638      	mov	r0, r7
 800458e:	f7ff ff6d 	bl	800446c <__ssputs_r>
 8004592:	3001      	adds	r0, #1
 8004594:	f000 80aa 	beq.w	80046ec <_svfiprintf_r+0x1c8>
 8004598:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800459a:	445a      	add	r2, fp
 800459c:	9209      	str	r2, [sp, #36]	; 0x24
 800459e:	f89a 3000 	ldrb.w	r3, [sl]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f000 80a2 	beq.w	80046ec <_svfiprintf_r+0x1c8>
 80045a8:	2300      	movs	r3, #0
 80045aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045b2:	f10a 0a01 	add.w	sl, sl, #1
 80045b6:	9304      	str	r3, [sp, #16]
 80045b8:	9307      	str	r3, [sp, #28]
 80045ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045be:	931a      	str	r3, [sp, #104]	; 0x68
 80045c0:	4654      	mov	r4, sl
 80045c2:	2205      	movs	r2, #5
 80045c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045c8:	4851      	ldr	r0, [pc, #324]	; (8004710 <_svfiprintf_r+0x1ec>)
 80045ca:	f000 fe7f 	bl	80052cc <memchr>
 80045ce:	9a04      	ldr	r2, [sp, #16]
 80045d0:	b9d8      	cbnz	r0, 800460a <_svfiprintf_r+0xe6>
 80045d2:	06d0      	lsls	r0, r2, #27
 80045d4:	bf44      	itt	mi
 80045d6:	2320      	movmi	r3, #32
 80045d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045dc:	0711      	lsls	r1, r2, #28
 80045de:	bf44      	itt	mi
 80045e0:	232b      	movmi	r3, #43	; 0x2b
 80045e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045e6:	f89a 3000 	ldrb.w	r3, [sl]
 80045ea:	2b2a      	cmp	r3, #42	; 0x2a
 80045ec:	d015      	beq.n	800461a <_svfiprintf_r+0xf6>
 80045ee:	4654      	mov	r4, sl
 80045f0:	2000      	movs	r0, #0
 80045f2:	f04f 0c0a 	mov.w	ip, #10
 80045f6:	9a07      	ldr	r2, [sp, #28]
 80045f8:	4621      	mov	r1, r4
 80045fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045fe:	3b30      	subs	r3, #48	; 0x30
 8004600:	2b09      	cmp	r3, #9
 8004602:	d94e      	bls.n	80046a2 <_svfiprintf_r+0x17e>
 8004604:	b1b0      	cbz	r0, 8004634 <_svfiprintf_r+0x110>
 8004606:	9207      	str	r2, [sp, #28]
 8004608:	e014      	b.n	8004634 <_svfiprintf_r+0x110>
 800460a:	eba0 0308 	sub.w	r3, r0, r8
 800460e:	fa09 f303 	lsl.w	r3, r9, r3
 8004612:	4313      	orrs	r3, r2
 8004614:	46a2      	mov	sl, r4
 8004616:	9304      	str	r3, [sp, #16]
 8004618:	e7d2      	b.n	80045c0 <_svfiprintf_r+0x9c>
 800461a:	9b03      	ldr	r3, [sp, #12]
 800461c:	1d19      	adds	r1, r3, #4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	9103      	str	r1, [sp, #12]
 8004622:	2b00      	cmp	r3, #0
 8004624:	bfbb      	ittet	lt
 8004626:	425b      	neglt	r3, r3
 8004628:	f042 0202 	orrlt.w	r2, r2, #2
 800462c:	9307      	strge	r3, [sp, #28]
 800462e:	9307      	strlt	r3, [sp, #28]
 8004630:	bfb8      	it	lt
 8004632:	9204      	strlt	r2, [sp, #16]
 8004634:	7823      	ldrb	r3, [r4, #0]
 8004636:	2b2e      	cmp	r3, #46	; 0x2e
 8004638:	d10c      	bne.n	8004654 <_svfiprintf_r+0x130>
 800463a:	7863      	ldrb	r3, [r4, #1]
 800463c:	2b2a      	cmp	r3, #42	; 0x2a
 800463e:	d135      	bne.n	80046ac <_svfiprintf_r+0x188>
 8004640:	9b03      	ldr	r3, [sp, #12]
 8004642:	3402      	adds	r4, #2
 8004644:	1d1a      	adds	r2, r3, #4
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	9203      	str	r2, [sp, #12]
 800464a:	2b00      	cmp	r3, #0
 800464c:	bfb8      	it	lt
 800464e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004652:	9305      	str	r3, [sp, #20]
 8004654:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004720 <_svfiprintf_r+0x1fc>
 8004658:	2203      	movs	r2, #3
 800465a:	4650      	mov	r0, sl
 800465c:	7821      	ldrb	r1, [r4, #0]
 800465e:	f000 fe35 	bl	80052cc <memchr>
 8004662:	b140      	cbz	r0, 8004676 <_svfiprintf_r+0x152>
 8004664:	2340      	movs	r3, #64	; 0x40
 8004666:	eba0 000a 	sub.w	r0, r0, sl
 800466a:	fa03 f000 	lsl.w	r0, r3, r0
 800466e:	9b04      	ldr	r3, [sp, #16]
 8004670:	3401      	adds	r4, #1
 8004672:	4303      	orrs	r3, r0
 8004674:	9304      	str	r3, [sp, #16]
 8004676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800467a:	2206      	movs	r2, #6
 800467c:	4825      	ldr	r0, [pc, #148]	; (8004714 <_svfiprintf_r+0x1f0>)
 800467e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004682:	f000 fe23 	bl	80052cc <memchr>
 8004686:	2800      	cmp	r0, #0
 8004688:	d038      	beq.n	80046fc <_svfiprintf_r+0x1d8>
 800468a:	4b23      	ldr	r3, [pc, #140]	; (8004718 <_svfiprintf_r+0x1f4>)
 800468c:	bb1b      	cbnz	r3, 80046d6 <_svfiprintf_r+0x1b2>
 800468e:	9b03      	ldr	r3, [sp, #12]
 8004690:	3307      	adds	r3, #7
 8004692:	f023 0307 	bic.w	r3, r3, #7
 8004696:	3308      	adds	r3, #8
 8004698:	9303      	str	r3, [sp, #12]
 800469a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800469c:	4433      	add	r3, r6
 800469e:	9309      	str	r3, [sp, #36]	; 0x24
 80046a0:	e767      	b.n	8004572 <_svfiprintf_r+0x4e>
 80046a2:	460c      	mov	r4, r1
 80046a4:	2001      	movs	r0, #1
 80046a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80046aa:	e7a5      	b.n	80045f8 <_svfiprintf_r+0xd4>
 80046ac:	2300      	movs	r3, #0
 80046ae:	f04f 0c0a 	mov.w	ip, #10
 80046b2:	4619      	mov	r1, r3
 80046b4:	3401      	adds	r4, #1
 80046b6:	9305      	str	r3, [sp, #20]
 80046b8:	4620      	mov	r0, r4
 80046ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046be:	3a30      	subs	r2, #48	; 0x30
 80046c0:	2a09      	cmp	r2, #9
 80046c2:	d903      	bls.n	80046cc <_svfiprintf_r+0x1a8>
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0c5      	beq.n	8004654 <_svfiprintf_r+0x130>
 80046c8:	9105      	str	r1, [sp, #20]
 80046ca:	e7c3      	b.n	8004654 <_svfiprintf_r+0x130>
 80046cc:	4604      	mov	r4, r0
 80046ce:	2301      	movs	r3, #1
 80046d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80046d4:	e7f0      	b.n	80046b8 <_svfiprintf_r+0x194>
 80046d6:	ab03      	add	r3, sp, #12
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	462a      	mov	r2, r5
 80046dc:	4638      	mov	r0, r7
 80046de:	4b0f      	ldr	r3, [pc, #60]	; (800471c <_svfiprintf_r+0x1f8>)
 80046e0:	a904      	add	r1, sp, #16
 80046e2:	f3af 8000 	nop.w
 80046e6:	1c42      	adds	r2, r0, #1
 80046e8:	4606      	mov	r6, r0
 80046ea:	d1d6      	bne.n	800469a <_svfiprintf_r+0x176>
 80046ec:	89ab      	ldrh	r3, [r5, #12]
 80046ee:	065b      	lsls	r3, r3, #25
 80046f0:	f53f af2c 	bmi.w	800454c <_svfiprintf_r+0x28>
 80046f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046f6:	b01d      	add	sp, #116	; 0x74
 80046f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046fc:	ab03      	add	r3, sp, #12
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	462a      	mov	r2, r5
 8004702:	4638      	mov	r0, r7
 8004704:	4b05      	ldr	r3, [pc, #20]	; (800471c <_svfiprintf_r+0x1f8>)
 8004706:	a904      	add	r1, sp, #16
 8004708:	f000 f9d4 	bl	8004ab4 <_printf_i>
 800470c:	e7eb      	b.n	80046e6 <_svfiprintf_r+0x1c2>
 800470e:	bf00      	nop
 8004710:	080056a2 	.word	0x080056a2
 8004714:	080056ac 	.word	0x080056ac
 8004718:	00000000 	.word	0x00000000
 800471c:	0800446d 	.word	0x0800446d
 8004720:	080056a8 	.word	0x080056a8

08004724 <__sfputc_r>:
 8004724:	6893      	ldr	r3, [r2, #8]
 8004726:	b410      	push	{r4}
 8004728:	3b01      	subs	r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	6093      	str	r3, [r2, #8]
 800472e:	da07      	bge.n	8004740 <__sfputc_r+0x1c>
 8004730:	6994      	ldr	r4, [r2, #24]
 8004732:	42a3      	cmp	r3, r4
 8004734:	db01      	blt.n	800473a <__sfputc_r+0x16>
 8004736:	290a      	cmp	r1, #10
 8004738:	d102      	bne.n	8004740 <__sfputc_r+0x1c>
 800473a:	bc10      	pop	{r4}
 800473c:	f000 bae0 	b.w	8004d00 <__swbuf_r>
 8004740:	6813      	ldr	r3, [r2, #0]
 8004742:	1c58      	adds	r0, r3, #1
 8004744:	6010      	str	r0, [r2, #0]
 8004746:	7019      	strb	r1, [r3, #0]
 8004748:	4608      	mov	r0, r1
 800474a:	bc10      	pop	{r4}
 800474c:	4770      	bx	lr

0800474e <__sfputs_r>:
 800474e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004750:	4606      	mov	r6, r0
 8004752:	460f      	mov	r7, r1
 8004754:	4614      	mov	r4, r2
 8004756:	18d5      	adds	r5, r2, r3
 8004758:	42ac      	cmp	r4, r5
 800475a:	d101      	bne.n	8004760 <__sfputs_r+0x12>
 800475c:	2000      	movs	r0, #0
 800475e:	e007      	b.n	8004770 <__sfputs_r+0x22>
 8004760:	463a      	mov	r2, r7
 8004762:	4630      	mov	r0, r6
 8004764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004768:	f7ff ffdc 	bl	8004724 <__sfputc_r>
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	d1f3      	bne.n	8004758 <__sfputs_r+0xa>
 8004770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004774 <_vfiprintf_r>:
 8004774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004778:	460d      	mov	r5, r1
 800477a:	4614      	mov	r4, r2
 800477c:	4698      	mov	r8, r3
 800477e:	4606      	mov	r6, r0
 8004780:	b09d      	sub	sp, #116	; 0x74
 8004782:	b118      	cbz	r0, 800478c <_vfiprintf_r+0x18>
 8004784:	6983      	ldr	r3, [r0, #24]
 8004786:	b90b      	cbnz	r3, 800478c <_vfiprintf_r+0x18>
 8004788:	f000 fc9c 	bl	80050c4 <__sinit>
 800478c:	4b89      	ldr	r3, [pc, #548]	; (80049b4 <_vfiprintf_r+0x240>)
 800478e:	429d      	cmp	r5, r3
 8004790:	d11b      	bne.n	80047ca <_vfiprintf_r+0x56>
 8004792:	6875      	ldr	r5, [r6, #4]
 8004794:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004796:	07d9      	lsls	r1, r3, #31
 8004798:	d405      	bmi.n	80047a6 <_vfiprintf_r+0x32>
 800479a:	89ab      	ldrh	r3, [r5, #12]
 800479c:	059a      	lsls	r2, r3, #22
 800479e:	d402      	bmi.n	80047a6 <_vfiprintf_r+0x32>
 80047a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047a2:	f000 fd2d 	bl	8005200 <__retarget_lock_acquire_recursive>
 80047a6:	89ab      	ldrh	r3, [r5, #12]
 80047a8:	071b      	lsls	r3, r3, #28
 80047aa:	d501      	bpl.n	80047b0 <_vfiprintf_r+0x3c>
 80047ac:	692b      	ldr	r3, [r5, #16]
 80047ae:	b9eb      	cbnz	r3, 80047ec <_vfiprintf_r+0x78>
 80047b0:	4629      	mov	r1, r5
 80047b2:	4630      	mov	r0, r6
 80047b4:	f000 faf6 	bl	8004da4 <__swsetup_r>
 80047b8:	b1c0      	cbz	r0, 80047ec <_vfiprintf_r+0x78>
 80047ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80047bc:	07dc      	lsls	r4, r3, #31
 80047be:	d50e      	bpl.n	80047de <_vfiprintf_r+0x6a>
 80047c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047c4:	b01d      	add	sp, #116	; 0x74
 80047c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047ca:	4b7b      	ldr	r3, [pc, #492]	; (80049b8 <_vfiprintf_r+0x244>)
 80047cc:	429d      	cmp	r5, r3
 80047ce:	d101      	bne.n	80047d4 <_vfiprintf_r+0x60>
 80047d0:	68b5      	ldr	r5, [r6, #8]
 80047d2:	e7df      	b.n	8004794 <_vfiprintf_r+0x20>
 80047d4:	4b79      	ldr	r3, [pc, #484]	; (80049bc <_vfiprintf_r+0x248>)
 80047d6:	429d      	cmp	r5, r3
 80047d8:	bf08      	it	eq
 80047da:	68f5      	ldreq	r5, [r6, #12]
 80047dc:	e7da      	b.n	8004794 <_vfiprintf_r+0x20>
 80047de:	89ab      	ldrh	r3, [r5, #12]
 80047e0:	0598      	lsls	r0, r3, #22
 80047e2:	d4ed      	bmi.n	80047c0 <_vfiprintf_r+0x4c>
 80047e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80047e6:	f000 fd0c 	bl	8005202 <__retarget_lock_release_recursive>
 80047ea:	e7e9      	b.n	80047c0 <_vfiprintf_r+0x4c>
 80047ec:	2300      	movs	r3, #0
 80047ee:	9309      	str	r3, [sp, #36]	; 0x24
 80047f0:	2320      	movs	r3, #32
 80047f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047f6:	2330      	movs	r3, #48	; 0x30
 80047f8:	f04f 0901 	mov.w	r9, #1
 80047fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004800:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80049c0 <_vfiprintf_r+0x24c>
 8004804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004808:	4623      	mov	r3, r4
 800480a:	469a      	mov	sl, r3
 800480c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004810:	b10a      	cbz	r2, 8004816 <_vfiprintf_r+0xa2>
 8004812:	2a25      	cmp	r2, #37	; 0x25
 8004814:	d1f9      	bne.n	800480a <_vfiprintf_r+0x96>
 8004816:	ebba 0b04 	subs.w	fp, sl, r4
 800481a:	d00b      	beq.n	8004834 <_vfiprintf_r+0xc0>
 800481c:	465b      	mov	r3, fp
 800481e:	4622      	mov	r2, r4
 8004820:	4629      	mov	r1, r5
 8004822:	4630      	mov	r0, r6
 8004824:	f7ff ff93 	bl	800474e <__sfputs_r>
 8004828:	3001      	adds	r0, #1
 800482a:	f000 80aa 	beq.w	8004982 <_vfiprintf_r+0x20e>
 800482e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004830:	445a      	add	r2, fp
 8004832:	9209      	str	r2, [sp, #36]	; 0x24
 8004834:	f89a 3000 	ldrb.w	r3, [sl]
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 80a2 	beq.w	8004982 <_vfiprintf_r+0x20e>
 800483e:	2300      	movs	r3, #0
 8004840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004844:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004848:	f10a 0a01 	add.w	sl, sl, #1
 800484c:	9304      	str	r3, [sp, #16]
 800484e:	9307      	str	r3, [sp, #28]
 8004850:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004854:	931a      	str	r3, [sp, #104]	; 0x68
 8004856:	4654      	mov	r4, sl
 8004858:	2205      	movs	r2, #5
 800485a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800485e:	4858      	ldr	r0, [pc, #352]	; (80049c0 <_vfiprintf_r+0x24c>)
 8004860:	f000 fd34 	bl	80052cc <memchr>
 8004864:	9a04      	ldr	r2, [sp, #16]
 8004866:	b9d8      	cbnz	r0, 80048a0 <_vfiprintf_r+0x12c>
 8004868:	06d1      	lsls	r1, r2, #27
 800486a:	bf44      	itt	mi
 800486c:	2320      	movmi	r3, #32
 800486e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004872:	0713      	lsls	r3, r2, #28
 8004874:	bf44      	itt	mi
 8004876:	232b      	movmi	r3, #43	; 0x2b
 8004878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800487c:	f89a 3000 	ldrb.w	r3, [sl]
 8004880:	2b2a      	cmp	r3, #42	; 0x2a
 8004882:	d015      	beq.n	80048b0 <_vfiprintf_r+0x13c>
 8004884:	4654      	mov	r4, sl
 8004886:	2000      	movs	r0, #0
 8004888:	f04f 0c0a 	mov.w	ip, #10
 800488c:	9a07      	ldr	r2, [sp, #28]
 800488e:	4621      	mov	r1, r4
 8004890:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004894:	3b30      	subs	r3, #48	; 0x30
 8004896:	2b09      	cmp	r3, #9
 8004898:	d94e      	bls.n	8004938 <_vfiprintf_r+0x1c4>
 800489a:	b1b0      	cbz	r0, 80048ca <_vfiprintf_r+0x156>
 800489c:	9207      	str	r2, [sp, #28]
 800489e:	e014      	b.n	80048ca <_vfiprintf_r+0x156>
 80048a0:	eba0 0308 	sub.w	r3, r0, r8
 80048a4:	fa09 f303 	lsl.w	r3, r9, r3
 80048a8:	4313      	orrs	r3, r2
 80048aa:	46a2      	mov	sl, r4
 80048ac:	9304      	str	r3, [sp, #16]
 80048ae:	e7d2      	b.n	8004856 <_vfiprintf_r+0xe2>
 80048b0:	9b03      	ldr	r3, [sp, #12]
 80048b2:	1d19      	adds	r1, r3, #4
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	9103      	str	r1, [sp, #12]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bfbb      	ittet	lt
 80048bc:	425b      	neglt	r3, r3
 80048be:	f042 0202 	orrlt.w	r2, r2, #2
 80048c2:	9307      	strge	r3, [sp, #28]
 80048c4:	9307      	strlt	r3, [sp, #28]
 80048c6:	bfb8      	it	lt
 80048c8:	9204      	strlt	r2, [sp, #16]
 80048ca:	7823      	ldrb	r3, [r4, #0]
 80048cc:	2b2e      	cmp	r3, #46	; 0x2e
 80048ce:	d10c      	bne.n	80048ea <_vfiprintf_r+0x176>
 80048d0:	7863      	ldrb	r3, [r4, #1]
 80048d2:	2b2a      	cmp	r3, #42	; 0x2a
 80048d4:	d135      	bne.n	8004942 <_vfiprintf_r+0x1ce>
 80048d6:	9b03      	ldr	r3, [sp, #12]
 80048d8:	3402      	adds	r4, #2
 80048da:	1d1a      	adds	r2, r3, #4
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	9203      	str	r2, [sp, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	bfb8      	it	lt
 80048e4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80048e8:	9305      	str	r3, [sp, #20]
 80048ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80049d0 <_vfiprintf_r+0x25c>
 80048ee:	2203      	movs	r2, #3
 80048f0:	4650      	mov	r0, sl
 80048f2:	7821      	ldrb	r1, [r4, #0]
 80048f4:	f000 fcea 	bl	80052cc <memchr>
 80048f8:	b140      	cbz	r0, 800490c <_vfiprintf_r+0x198>
 80048fa:	2340      	movs	r3, #64	; 0x40
 80048fc:	eba0 000a 	sub.w	r0, r0, sl
 8004900:	fa03 f000 	lsl.w	r0, r3, r0
 8004904:	9b04      	ldr	r3, [sp, #16]
 8004906:	3401      	adds	r4, #1
 8004908:	4303      	orrs	r3, r0
 800490a:	9304      	str	r3, [sp, #16]
 800490c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004910:	2206      	movs	r2, #6
 8004912:	482c      	ldr	r0, [pc, #176]	; (80049c4 <_vfiprintf_r+0x250>)
 8004914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004918:	f000 fcd8 	bl	80052cc <memchr>
 800491c:	2800      	cmp	r0, #0
 800491e:	d03f      	beq.n	80049a0 <_vfiprintf_r+0x22c>
 8004920:	4b29      	ldr	r3, [pc, #164]	; (80049c8 <_vfiprintf_r+0x254>)
 8004922:	bb1b      	cbnz	r3, 800496c <_vfiprintf_r+0x1f8>
 8004924:	9b03      	ldr	r3, [sp, #12]
 8004926:	3307      	adds	r3, #7
 8004928:	f023 0307 	bic.w	r3, r3, #7
 800492c:	3308      	adds	r3, #8
 800492e:	9303      	str	r3, [sp, #12]
 8004930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004932:	443b      	add	r3, r7
 8004934:	9309      	str	r3, [sp, #36]	; 0x24
 8004936:	e767      	b.n	8004808 <_vfiprintf_r+0x94>
 8004938:	460c      	mov	r4, r1
 800493a:	2001      	movs	r0, #1
 800493c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004940:	e7a5      	b.n	800488e <_vfiprintf_r+0x11a>
 8004942:	2300      	movs	r3, #0
 8004944:	f04f 0c0a 	mov.w	ip, #10
 8004948:	4619      	mov	r1, r3
 800494a:	3401      	adds	r4, #1
 800494c:	9305      	str	r3, [sp, #20]
 800494e:	4620      	mov	r0, r4
 8004950:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004954:	3a30      	subs	r2, #48	; 0x30
 8004956:	2a09      	cmp	r2, #9
 8004958:	d903      	bls.n	8004962 <_vfiprintf_r+0x1ee>
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0c5      	beq.n	80048ea <_vfiprintf_r+0x176>
 800495e:	9105      	str	r1, [sp, #20]
 8004960:	e7c3      	b.n	80048ea <_vfiprintf_r+0x176>
 8004962:	4604      	mov	r4, r0
 8004964:	2301      	movs	r3, #1
 8004966:	fb0c 2101 	mla	r1, ip, r1, r2
 800496a:	e7f0      	b.n	800494e <_vfiprintf_r+0x1da>
 800496c:	ab03      	add	r3, sp, #12
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	462a      	mov	r2, r5
 8004972:	4630      	mov	r0, r6
 8004974:	4b15      	ldr	r3, [pc, #84]	; (80049cc <_vfiprintf_r+0x258>)
 8004976:	a904      	add	r1, sp, #16
 8004978:	f3af 8000 	nop.w
 800497c:	4607      	mov	r7, r0
 800497e:	1c78      	adds	r0, r7, #1
 8004980:	d1d6      	bne.n	8004930 <_vfiprintf_r+0x1bc>
 8004982:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004984:	07d9      	lsls	r1, r3, #31
 8004986:	d405      	bmi.n	8004994 <_vfiprintf_r+0x220>
 8004988:	89ab      	ldrh	r3, [r5, #12]
 800498a:	059a      	lsls	r2, r3, #22
 800498c:	d402      	bmi.n	8004994 <_vfiprintf_r+0x220>
 800498e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004990:	f000 fc37 	bl	8005202 <__retarget_lock_release_recursive>
 8004994:	89ab      	ldrh	r3, [r5, #12]
 8004996:	065b      	lsls	r3, r3, #25
 8004998:	f53f af12 	bmi.w	80047c0 <_vfiprintf_r+0x4c>
 800499c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800499e:	e711      	b.n	80047c4 <_vfiprintf_r+0x50>
 80049a0:	ab03      	add	r3, sp, #12
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	462a      	mov	r2, r5
 80049a6:	4630      	mov	r0, r6
 80049a8:	4b08      	ldr	r3, [pc, #32]	; (80049cc <_vfiprintf_r+0x258>)
 80049aa:	a904      	add	r1, sp, #16
 80049ac:	f000 f882 	bl	8004ab4 <_printf_i>
 80049b0:	e7e4      	b.n	800497c <_vfiprintf_r+0x208>
 80049b2:	bf00      	nop
 80049b4:	080056f8 	.word	0x080056f8
 80049b8:	08005718 	.word	0x08005718
 80049bc:	080056d8 	.word	0x080056d8
 80049c0:	080056a2 	.word	0x080056a2
 80049c4:	080056ac 	.word	0x080056ac
 80049c8:	00000000 	.word	0x00000000
 80049cc:	0800474f 	.word	0x0800474f
 80049d0:	080056a8 	.word	0x080056a8

080049d4 <_printf_common>:
 80049d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049d8:	4616      	mov	r6, r2
 80049da:	4699      	mov	r9, r3
 80049dc:	688a      	ldr	r2, [r1, #8]
 80049de:	690b      	ldr	r3, [r1, #16]
 80049e0:	4607      	mov	r7, r0
 80049e2:	4293      	cmp	r3, r2
 80049e4:	bfb8      	it	lt
 80049e6:	4613      	movlt	r3, r2
 80049e8:	6033      	str	r3, [r6, #0]
 80049ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049ee:	460c      	mov	r4, r1
 80049f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049f4:	b10a      	cbz	r2, 80049fa <_printf_common+0x26>
 80049f6:	3301      	adds	r3, #1
 80049f8:	6033      	str	r3, [r6, #0]
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	0699      	lsls	r1, r3, #26
 80049fe:	bf42      	ittt	mi
 8004a00:	6833      	ldrmi	r3, [r6, #0]
 8004a02:	3302      	addmi	r3, #2
 8004a04:	6033      	strmi	r3, [r6, #0]
 8004a06:	6825      	ldr	r5, [r4, #0]
 8004a08:	f015 0506 	ands.w	r5, r5, #6
 8004a0c:	d106      	bne.n	8004a1c <_printf_common+0x48>
 8004a0e:	f104 0a19 	add.w	sl, r4, #25
 8004a12:	68e3      	ldr	r3, [r4, #12]
 8004a14:	6832      	ldr	r2, [r6, #0]
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	42ab      	cmp	r3, r5
 8004a1a:	dc28      	bgt.n	8004a6e <_printf_common+0x9a>
 8004a1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a20:	1e13      	subs	r3, r2, #0
 8004a22:	6822      	ldr	r2, [r4, #0]
 8004a24:	bf18      	it	ne
 8004a26:	2301      	movne	r3, #1
 8004a28:	0692      	lsls	r2, r2, #26
 8004a2a:	d42d      	bmi.n	8004a88 <_printf_common+0xb4>
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	4638      	mov	r0, r7
 8004a30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a34:	47c0      	blx	r8
 8004a36:	3001      	adds	r0, #1
 8004a38:	d020      	beq.n	8004a7c <_printf_common+0xa8>
 8004a3a:	6823      	ldr	r3, [r4, #0]
 8004a3c:	68e5      	ldr	r5, [r4, #12]
 8004a3e:	f003 0306 	and.w	r3, r3, #6
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	bf18      	it	ne
 8004a46:	2500      	movne	r5, #0
 8004a48:	6832      	ldr	r2, [r6, #0]
 8004a4a:	f04f 0600 	mov.w	r6, #0
 8004a4e:	68a3      	ldr	r3, [r4, #8]
 8004a50:	bf08      	it	eq
 8004a52:	1aad      	subeq	r5, r5, r2
 8004a54:	6922      	ldr	r2, [r4, #16]
 8004a56:	bf08      	it	eq
 8004a58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	bfc4      	itt	gt
 8004a60:	1a9b      	subgt	r3, r3, r2
 8004a62:	18ed      	addgt	r5, r5, r3
 8004a64:	341a      	adds	r4, #26
 8004a66:	42b5      	cmp	r5, r6
 8004a68:	d11a      	bne.n	8004aa0 <_printf_common+0xcc>
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	e008      	b.n	8004a80 <_printf_common+0xac>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	4652      	mov	r2, sl
 8004a72:	4649      	mov	r1, r9
 8004a74:	4638      	mov	r0, r7
 8004a76:	47c0      	blx	r8
 8004a78:	3001      	adds	r0, #1
 8004a7a:	d103      	bne.n	8004a84 <_printf_common+0xb0>
 8004a7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a84:	3501      	adds	r5, #1
 8004a86:	e7c4      	b.n	8004a12 <_printf_common+0x3e>
 8004a88:	2030      	movs	r0, #48	; 0x30
 8004a8a:	18e1      	adds	r1, r4, r3
 8004a8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a96:	4422      	add	r2, r4
 8004a98:	3302      	adds	r3, #2
 8004a9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a9e:	e7c5      	b.n	8004a2c <_printf_common+0x58>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	4622      	mov	r2, r4
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	4638      	mov	r0, r7
 8004aa8:	47c0      	blx	r8
 8004aaa:	3001      	adds	r0, #1
 8004aac:	d0e6      	beq.n	8004a7c <_printf_common+0xa8>
 8004aae:	3601      	adds	r6, #1
 8004ab0:	e7d9      	b.n	8004a66 <_printf_common+0x92>
	...

08004ab4 <_printf_i>:
 8004ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab8:	460c      	mov	r4, r1
 8004aba:	7e27      	ldrb	r7, [r4, #24]
 8004abc:	4691      	mov	r9, r2
 8004abe:	2f78      	cmp	r7, #120	; 0x78
 8004ac0:	4680      	mov	r8, r0
 8004ac2:	469a      	mov	sl, r3
 8004ac4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ac6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004aca:	d807      	bhi.n	8004adc <_printf_i+0x28>
 8004acc:	2f62      	cmp	r7, #98	; 0x62
 8004ace:	d80a      	bhi.n	8004ae6 <_printf_i+0x32>
 8004ad0:	2f00      	cmp	r7, #0
 8004ad2:	f000 80d9 	beq.w	8004c88 <_printf_i+0x1d4>
 8004ad6:	2f58      	cmp	r7, #88	; 0x58
 8004ad8:	f000 80a4 	beq.w	8004c24 <_printf_i+0x170>
 8004adc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ae0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ae4:	e03a      	b.n	8004b5c <_printf_i+0xa8>
 8004ae6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004aea:	2b15      	cmp	r3, #21
 8004aec:	d8f6      	bhi.n	8004adc <_printf_i+0x28>
 8004aee:	a001      	add	r0, pc, #4	; (adr r0, 8004af4 <_printf_i+0x40>)
 8004af0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004af4:	08004b4d 	.word	0x08004b4d
 8004af8:	08004b61 	.word	0x08004b61
 8004afc:	08004add 	.word	0x08004add
 8004b00:	08004add 	.word	0x08004add
 8004b04:	08004add 	.word	0x08004add
 8004b08:	08004add 	.word	0x08004add
 8004b0c:	08004b61 	.word	0x08004b61
 8004b10:	08004add 	.word	0x08004add
 8004b14:	08004add 	.word	0x08004add
 8004b18:	08004add 	.word	0x08004add
 8004b1c:	08004add 	.word	0x08004add
 8004b20:	08004c6f 	.word	0x08004c6f
 8004b24:	08004b91 	.word	0x08004b91
 8004b28:	08004c51 	.word	0x08004c51
 8004b2c:	08004add 	.word	0x08004add
 8004b30:	08004add 	.word	0x08004add
 8004b34:	08004c91 	.word	0x08004c91
 8004b38:	08004add 	.word	0x08004add
 8004b3c:	08004b91 	.word	0x08004b91
 8004b40:	08004add 	.word	0x08004add
 8004b44:	08004add 	.word	0x08004add
 8004b48:	08004c59 	.word	0x08004c59
 8004b4c:	680b      	ldr	r3, [r1, #0]
 8004b4e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004b52:	1d1a      	adds	r2, r3, #4
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	600a      	str	r2, [r1, #0]
 8004b58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0a4      	b.n	8004caa <_printf_i+0x1f6>
 8004b60:	6825      	ldr	r5, [r4, #0]
 8004b62:	6808      	ldr	r0, [r1, #0]
 8004b64:	062e      	lsls	r6, r5, #24
 8004b66:	f100 0304 	add.w	r3, r0, #4
 8004b6a:	d50a      	bpl.n	8004b82 <_printf_i+0xce>
 8004b6c:	6805      	ldr	r5, [r0, #0]
 8004b6e:	600b      	str	r3, [r1, #0]
 8004b70:	2d00      	cmp	r5, #0
 8004b72:	da03      	bge.n	8004b7c <_printf_i+0xc8>
 8004b74:	232d      	movs	r3, #45	; 0x2d
 8004b76:	426d      	negs	r5, r5
 8004b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b7c:	230a      	movs	r3, #10
 8004b7e:	485e      	ldr	r0, [pc, #376]	; (8004cf8 <_printf_i+0x244>)
 8004b80:	e019      	b.n	8004bb6 <_printf_i+0x102>
 8004b82:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004b86:	6805      	ldr	r5, [r0, #0]
 8004b88:	600b      	str	r3, [r1, #0]
 8004b8a:	bf18      	it	ne
 8004b8c:	b22d      	sxthne	r5, r5
 8004b8e:	e7ef      	b.n	8004b70 <_printf_i+0xbc>
 8004b90:	680b      	ldr	r3, [r1, #0]
 8004b92:	6825      	ldr	r5, [r4, #0]
 8004b94:	1d18      	adds	r0, r3, #4
 8004b96:	6008      	str	r0, [r1, #0]
 8004b98:	0628      	lsls	r0, r5, #24
 8004b9a:	d501      	bpl.n	8004ba0 <_printf_i+0xec>
 8004b9c:	681d      	ldr	r5, [r3, #0]
 8004b9e:	e002      	b.n	8004ba6 <_printf_i+0xf2>
 8004ba0:	0669      	lsls	r1, r5, #25
 8004ba2:	d5fb      	bpl.n	8004b9c <_printf_i+0xe8>
 8004ba4:	881d      	ldrh	r5, [r3, #0]
 8004ba6:	2f6f      	cmp	r7, #111	; 0x6f
 8004ba8:	bf0c      	ite	eq
 8004baa:	2308      	moveq	r3, #8
 8004bac:	230a      	movne	r3, #10
 8004bae:	4852      	ldr	r0, [pc, #328]	; (8004cf8 <_printf_i+0x244>)
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004bb6:	6866      	ldr	r6, [r4, #4]
 8004bb8:	2e00      	cmp	r6, #0
 8004bba:	bfa8      	it	ge
 8004bbc:	6821      	ldrge	r1, [r4, #0]
 8004bbe:	60a6      	str	r6, [r4, #8]
 8004bc0:	bfa4      	itt	ge
 8004bc2:	f021 0104 	bicge.w	r1, r1, #4
 8004bc6:	6021      	strge	r1, [r4, #0]
 8004bc8:	b90d      	cbnz	r5, 8004bce <_printf_i+0x11a>
 8004bca:	2e00      	cmp	r6, #0
 8004bcc:	d04d      	beq.n	8004c6a <_printf_i+0x1b6>
 8004bce:	4616      	mov	r6, r2
 8004bd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004bd4:	fb03 5711 	mls	r7, r3, r1, r5
 8004bd8:	5dc7      	ldrb	r7, [r0, r7]
 8004bda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bde:	462f      	mov	r7, r5
 8004be0:	42bb      	cmp	r3, r7
 8004be2:	460d      	mov	r5, r1
 8004be4:	d9f4      	bls.n	8004bd0 <_printf_i+0x11c>
 8004be6:	2b08      	cmp	r3, #8
 8004be8:	d10b      	bne.n	8004c02 <_printf_i+0x14e>
 8004bea:	6823      	ldr	r3, [r4, #0]
 8004bec:	07df      	lsls	r7, r3, #31
 8004bee:	d508      	bpl.n	8004c02 <_printf_i+0x14e>
 8004bf0:	6923      	ldr	r3, [r4, #16]
 8004bf2:	6861      	ldr	r1, [r4, #4]
 8004bf4:	4299      	cmp	r1, r3
 8004bf6:	bfde      	ittt	le
 8004bf8:	2330      	movle	r3, #48	; 0x30
 8004bfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004bfe:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8004c02:	1b92      	subs	r2, r2, r6
 8004c04:	6122      	str	r2, [r4, #16]
 8004c06:	464b      	mov	r3, r9
 8004c08:	4621      	mov	r1, r4
 8004c0a:	4640      	mov	r0, r8
 8004c0c:	f8cd a000 	str.w	sl, [sp]
 8004c10:	aa03      	add	r2, sp, #12
 8004c12:	f7ff fedf 	bl	80049d4 <_printf_common>
 8004c16:	3001      	adds	r0, #1
 8004c18:	d14c      	bne.n	8004cb4 <_printf_i+0x200>
 8004c1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c1e:	b004      	add	sp, #16
 8004c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c24:	4834      	ldr	r0, [pc, #208]	; (8004cf8 <_printf_i+0x244>)
 8004c26:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c2a:	680e      	ldr	r6, [r1, #0]
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004c32:	061f      	lsls	r7, r3, #24
 8004c34:	600e      	str	r6, [r1, #0]
 8004c36:	d514      	bpl.n	8004c62 <_printf_i+0x1ae>
 8004c38:	07d9      	lsls	r1, r3, #31
 8004c3a:	bf44      	itt	mi
 8004c3c:	f043 0320 	orrmi.w	r3, r3, #32
 8004c40:	6023      	strmi	r3, [r4, #0]
 8004c42:	b91d      	cbnz	r5, 8004c4c <_printf_i+0x198>
 8004c44:	6823      	ldr	r3, [r4, #0]
 8004c46:	f023 0320 	bic.w	r3, r3, #32
 8004c4a:	6023      	str	r3, [r4, #0]
 8004c4c:	2310      	movs	r3, #16
 8004c4e:	e7af      	b.n	8004bb0 <_printf_i+0xfc>
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	f043 0320 	orr.w	r3, r3, #32
 8004c56:	6023      	str	r3, [r4, #0]
 8004c58:	2378      	movs	r3, #120	; 0x78
 8004c5a:	4828      	ldr	r0, [pc, #160]	; (8004cfc <_printf_i+0x248>)
 8004c5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c60:	e7e3      	b.n	8004c2a <_printf_i+0x176>
 8004c62:	065e      	lsls	r6, r3, #25
 8004c64:	bf48      	it	mi
 8004c66:	b2ad      	uxthmi	r5, r5
 8004c68:	e7e6      	b.n	8004c38 <_printf_i+0x184>
 8004c6a:	4616      	mov	r6, r2
 8004c6c:	e7bb      	b.n	8004be6 <_printf_i+0x132>
 8004c6e:	680b      	ldr	r3, [r1, #0]
 8004c70:	6826      	ldr	r6, [r4, #0]
 8004c72:	1d1d      	adds	r5, r3, #4
 8004c74:	6960      	ldr	r0, [r4, #20]
 8004c76:	600d      	str	r5, [r1, #0]
 8004c78:	0635      	lsls	r5, r6, #24
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	d501      	bpl.n	8004c82 <_printf_i+0x1ce>
 8004c7e:	6018      	str	r0, [r3, #0]
 8004c80:	e002      	b.n	8004c88 <_printf_i+0x1d4>
 8004c82:	0671      	lsls	r1, r6, #25
 8004c84:	d5fb      	bpl.n	8004c7e <_printf_i+0x1ca>
 8004c86:	8018      	strh	r0, [r3, #0]
 8004c88:	2300      	movs	r3, #0
 8004c8a:	4616      	mov	r6, r2
 8004c8c:	6123      	str	r3, [r4, #16]
 8004c8e:	e7ba      	b.n	8004c06 <_printf_i+0x152>
 8004c90:	680b      	ldr	r3, [r1, #0]
 8004c92:	1d1a      	adds	r2, r3, #4
 8004c94:	600a      	str	r2, [r1, #0]
 8004c96:	681e      	ldr	r6, [r3, #0]
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	6862      	ldr	r2, [r4, #4]
 8004c9e:	f000 fb15 	bl	80052cc <memchr>
 8004ca2:	b108      	cbz	r0, 8004ca8 <_printf_i+0x1f4>
 8004ca4:	1b80      	subs	r0, r0, r6
 8004ca6:	6060      	str	r0, [r4, #4]
 8004ca8:	6863      	ldr	r3, [r4, #4]
 8004caa:	6123      	str	r3, [r4, #16]
 8004cac:	2300      	movs	r3, #0
 8004cae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cb2:	e7a8      	b.n	8004c06 <_printf_i+0x152>
 8004cb4:	4632      	mov	r2, r6
 8004cb6:	4649      	mov	r1, r9
 8004cb8:	4640      	mov	r0, r8
 8004cba:	6923      	ldr	r3, [r4, #16]
 8004cbc:	47d0      	blx	sl
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	d0ab      	beq.n	8004c1a <_printf_i+0x166>
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	079b      	lsls	r3, r3, #30
 8004cc6:	d413      	bmi.n	8004cf0 <_printf_i+0x23c>
 8004cc8:	68e0      	ldr	r0, [r4, #12]
 8004cca:	9b03      	ldr	r3, [sp, #12]
 8004ccc:	4298      	cmp	r0, r3
 8004cce:	bfb8      	it	lt
 8004cd0:	4618      	movlt	r0, r3
 8004cd2:	e7a4      	b.n	8004c1e <_printf_i+0x16a>
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	4632      	mov	r2, r6
 8004cd8:	4649      	mov	r1, r9
 8004cda:	4640      	mov	r0, r8
 8004cdc:	47d0      	blx	sl
 8004cde:	3001      	adds	r0, #1
 8004ce0:	d09b      	beq.n	8004c1a <_printf_i+0x166>
 8004ce2:	3501      	adds	r5, #1
 8004ce4:	68e3      	ldr	r3, [r4, #12]
 8004ce6:	9903      	ldr	r1, [sp, #12]
 8004ce8:	1a5b      	subs	r3, r3, r1
 8004cea:	42ab      	cmp	r3, r5
 8004cec:	dcf2      	bgt.n	8004cd4 <_printf_i+0x220>
 8004cee:	e7eb      	b.n	8004cc8 <_printf_i+0x214>
 8004cf0:	2500      	movs	r5, #0
 8004cf2:	f104 0619 	add.w	r6, r4, #25
 8004cf6:	e7f5      	b.n	8004ce4 <_printf_i+0x230>
 8004cf8:	080056b3 	.word	0x080056b3
 8004cfc:	080056c4 	.word	0x080056c4

08004d00 <__swbuf_r>:
 8004d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d02:	460e      	mov	r6, r1
 8004d04:	4614      	mov	r4, r2
 8004d06:	4605      	mov	r5, r0
 8004d08:	b118      	cbz	r0, 8004d12 <__swbuf_r+0x12>
 8004d0a:	6983      	ldr	r3, [r0, #24]
 8004d0c:	b90b      	cbnz	r3, 8004d12 <__swbuf_r+0x12>
 8004d0e:	f000 f9d9 	bl	80050c4 <__sinit>
 8004d12:	4b21      	ldr	r3, [pc, #132]	; (8004d98 <__swbuf_r+0x98>)
 8004d14:	429c      	cmp	r4, r3
 8004d16:	d12b      	bne.n	8004d70 <__swbuf_r+0x70>
 8004d18:	686c      	ldr	r4, [r5, #4]
 8004d1a:	69a3      	ldr	r3, [r4, #24]
 8004d1c:	60a3      	str	r3, [r4, #8]
 8004d1e:	89a3      	ldrh	r3, [r4, #12]
 8004d20:	071a      	lsls	r2, r3, #28
 8004d22:	d52f      	bpl.n	8004d84 <__swbuf_r+0x84>
 8004d24:	6923      	ldr	r3, [r4, #16]
 8004d26:	b36b      	cbz	r3, 8004d84 <__swbuf_r+0x84>
 8004d28:	6923      	ldr	r3, [r4, #16]
 8004d2a:	6820      	ldr	r0, [r4, #0]
 8004d2c:	b2f6      	uxtb	r6, r6
 8004d2e:	1ac0      	subs	r0, r0, r3
 8004d30:	6963      	ldr	r3, [r4, #20]
 8004d32:	4637      	mov	r7, r6
 8004d34:	4283      	cmp	r3, r0
 8004d36:	dc04      	bgt.n	8004d42 <__swbuf_r+0x42>
 8004d38:	4621      	mov	r1, r4
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	f000 f92e 	bl	8004f9c <_fflush_r>
 8004d40:	bb30      	cbnz	r0, 8004d90 <__swbuf_r+0x90>
 8004d42:	68a3      	ldr	r3, [r4, #8]
 8004d44:	3001      	adds	r0, #1
 8004d46:	3b01      	subs	r3, #1
 8004d48:	60a3      	str	r3, [r4, #8]
 8004d4a:	6823      	ldr	r3, [r4, #0]
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	6022      	str	r2, [r4, #0]
 8004d50:	701e      	strb	r6, [r3, #0]
 8004d52:	6963      	ldr	r3, [r4, #20]
 8004d54:	4283      	cmp	r3, r0
 8004d56:	d004      	beq.n	8004d62 <__swbuf_r+0x62>
 8004d58:	89a3      	ldrh	r3, [r4, #12]
 8004d5a:	07db      	lsls	r3, r3, #31
 8004d5c:	d506      	bpl.n	8004d6c <__swbuf_r+0x6c>
 8004d5e:	2e0a      	cmp	r6, #10
 8004d60:	d104      	bne.n	8004d6c <__swbuf_r+0x6c>
 8004d62:	4621      	mov	r1, r4
 8004d64:	4628      	mov	r0, r5
 8004d66:	f000 f919 	bl	8004f9c <_fflush_r>
 8004d6a:	b988      	cbnz	r0, 8004d90 <__swbuf_r+0x90>
 8004d6c:	4638      	mov	r0, r7
 8004d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d70:	4b0a      	ldr	r3, [pc, #40]	; (8004d9c <__swbuf_r+0x9c>)
 8004d72:	429c      	cmp	r4, r3
 8004d74:	d101      	bne.n	8004d7a <__swbuf_r+0x7a>
 8004d76:	68ac      	ldr	r4, [r5, #8]
 8004d78:	e7cf      	b.n	8004d1a <__swbuf_r+0x1a>
 8004d7a:	4b09      	ldr	r3, [pc, #36]	; (8004da0 <__swbuf_r+0xa0>)
 8004d7c:	429c      	cmp	r4, r3
 8004d7e:	bf08      	it	eq
 8004d80:	68ec      	ldreq	r4, [r5, #12]
 8004d82:	e7ca      	b.n	8004d1a <__swbuf_r+0x1a>
 8004d84:	4621      	mov	r1, r4
 8004d86:	4628      	mov	r0, r5
 8004d88:	f000 f80c 	bl	8004da4 <__swsetup_r>
 8004d8c:	2800      	cmp	r0, #0
 8004d8e:	d0cb      	beq.n	8004d28 <__swbuf_r+0x28>
 8004d90:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004d94:	e7ea      	b.n	8004d6c <__swbuf_r+0x6c>
 8004d96:	bf00      	nop
 8004d98:	080056f8 	.word	0x080056f8
 8004d9c:	08005718 	.word	0x08005718
 8004da0:	080056d8 	.word	0x080056d8

08004da4 <__swsetup_r>:
 8004da4:	4b32      	ldr	r3, [pc, #200]	; (8004e70 <__swsetup_r+0xcc>)
 8004da6:	b570      	push	{r4, r5, r6, lr}
 8004da8:	681d      	ldr	r5, [r3, #0]
 8004daa:	4606      	mov	r6, r0
 8004dac:	460c      	mov	r4, r1
 8004dae:	b125      	cbz	r5, 8004dba <__swsetup_r+0x16>
 8004db0:	69ab      	ldr	r3, [r5, #24]
 8004db2:	b913      	cbnz	r3, 8004dba <__swsetup_r+0x16>
 8004db4:	4628      	mov	r0, r5
 8004db6:	f000 f985 	bl	80050c4 <__sinit>
 8004dba:	4b2e      	ldr	r3, [pc, #184]	; (8004e74 <__swsetup_r+0xd0>)
 8004dbc:	429c      	cmp	r4, r3
 8004dbe:	d10f      	bne.n	8004de0 <__swsetup_r+0x3c>
 8004dc0:	686c      	ldr	r4, [r5, #4]
 8004dc2:	89a3      	ldrh	r3, [r4, #12]
 8004dc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004dc8:	0719      	lsls	r1, r3, #28
 8004dca:	d42c      	bmi.n	8004e26 <__swsetup_r+0x82>
 8004dcc:	06dd      	lsls	r5, r3, #27
 8004dce:	d411      	bmi.n	8004df4 <__swsetup_r+0x50>
 8004dd0:	2309      	movs	r3, #9
 8004dd2:	6033      	str	r3, [r6, #0]
 8004dd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ddc:	81a3      	strh	r3, [r4, #12]
 8004dde:	e03e      	b.n	8004e5e <__swsetup_r+0xba>
 8004de0:	4b25      	ldr	r3, [pc, #148]	; (8004e78 <__swsetup_r+0xd4>)
 8004de2:	429c      	cmp	r4, r3
 8004de4:	d101      	bne.n	8004dea <__swsetup_r+0x46>
 8004de6:	68ac      	ldr	r4, [r5, #8]
 8004de8:	e7eb      	b.n	8004dc2 <__swsetup_r+0x1e>
 8004dea:	4b24      	ldr	r3, [pc, #144]	; (8004e7c <__swsetup_r+0xd8>)
 8004dec:	429c      	cmp	r4, r3
 8004dee:	bf08      	it	eq
 8004df0:	68ec      	ldreq	r4, [r5, #12]
 8004df2:	e7e6      	b.n	8004dc2 <__swsetup_r+0x1e>
 8004df4:	0758      	lsls	r0, r3, #29
 8004df6:	d512      	bpl.n	8004e1e <__swsetup_r+0x7a>
 8004df8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004dfa:	b141      	cbz	r1, 8004e0e <__swsetup_r+0x6a>
 8004dfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e00:	4299      	cmp	r1, r3
 8004e02:	d002      	beq.n	8004e0a <__swsetup_r+0x66>
 8004e04:	4630      	mov	r0, r6
 8004e06:	f7ff f983 	bl	8004110 <_free_r>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	6363      	str	r3, [r4, #52]	; 0x34
 8004e0e:	89a3      	ldrh	r3, [r4, #12]
 8004e10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e14:	81a3      	strh	r3, [r4, #12]
 8004e16:	2300      	movs	r3, #0
 8004e18:	6063      	str	r3, [r4, #4]
 8004e1a:	6923      	ldr	r3, [r4, #16]
 8004e1c:	6023      	str	r3, [r4, #0]
 8004e1e:	89a3      	ldrh	r3, [r4, #12]
 8004e20:	f043 0308 	orr.w	r3, r3, #8
 8004e24:	81a3      	strh	r3, [r4, #12]
 8004e26:	6923      	ldr	r3, [r4, #16]
 8004e28:	b94b      	cbnz	r3, 8004e3e <__swsetup_r+0x9a>
 8004e2a:	89a3      	ldrh	r3, [r4, #12]
 8004e2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e34:	d003      	beq.n	8004e3e <__swsetup_r+0x9a>
 8004e36:	4621      	mov	r1, r4
 8004e38:	4630      	mov	r0, r6
 8004e3a:	f000 fa07 	bl	800524c <__smakebuf_r>
 8004e3e:	89a0      	ldrh	r0, [r4, #12]
 8004e40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e44:	f010 0301 	ands.w	r3, r0, #1
 8004e48:	d00a      	beq.n	8004e60 <__swsetup_r+0xbc>
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	60a3      	str	r3, [r4, #8]
 8004e4e:	6963      	ldr	r3, [r4, #20]
 8004e50:	425b      	negs	r3, r3
 8004e52:	61a3      	str	r3, [r4, #24]
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	b943      	cbnz	r3, 8004e6a <__swsetup_r+0xc6>
 8004e58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e5c:	d1ba      	bne.n	8004dd4 <__swsetup_r+0x30>
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}
 8004e60:	0781      	lsls	r1, r0, #30
 8004e62:	bf58      	it	pl
 8004e64:	6963      	ldrpl	r3, [r4, #20]
 8004e66:	60a3      	str	r3, [r4, #8]
 8004e68:	e7f4      	b.n	8004e54 <__swsetup_r+0xb0>
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	e7f7      	b.n	8004e5e <__swsetup_r+0xba>
 8004e6e:	bf00      	nop
 8004e70:	2000010c 	.word	0x2000010c
 8004e74:	080056f8 	.word	0x080056f8
 8004e78:	08005718 	.word	0x08005718
 8004e7c:	080056d8 	.word	0x080056d8

08004e80 <abort>:
 8004e80:	2006      	movs	r0, #6
 8004e82:	b508      	push	{r3, lr}
 8004e84:	f000 fa98 	bl	80053b8 <raise>
 8004e88:	2001      	movs	r0, #1
 8004e8a:	f7fc fa92 	bl	80013b2 <_exit>
	...

08004e90 <__sflush_r>:
 8004e90:	898a      	ldrh	r2, [r1, #12]
 8004e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e96:	4605      	mov	r5, r0
 8004e98:	0710      	lsls	r0, r2, #28
 8004e9a:	460c      	mov	r4, r1
 8004e9c:	d458      	bmi.n	8004f50 <__sflush_r+0xc0>
 8004e9e:	684b      	ldr	r3, [r1, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	dc05      	bgt.n	8004eb0 <__sflush_r+0x20>
 8004ea4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	dc02      	bgt.n	8004eb0 <__sflush_r+0x20>
 8004eaa:	2000      	movs	r0, #0
 8004eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004eb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004eb2:	2e00      	cmp	r6, #0
 8004eb4:	d0f9      	beq.n	8004eaa <__sflush_r+0x1a>
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004ebc:	682f      	ldr	r7, [r5, #0]
 8004ebe:	602b      	str	r3, [r5, #0]
 8004ec0:	d032      	beq.n	8004f28 <__sflush_r+0x98>
 8004ec2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004ec4:	89a3      	ldrh	r3, [r4, #12]
 8004ec6:	075a      	lsls	r2, r3, #29
 8004ec8:	d505      	bpl.n	8004ed6 <__sflush_r+0x46>
 8004eca:	6863      	ldr	r3, [r4, #4]
 8004ecc:	1ac0      	subs	r0, r0, r3
 8004ece:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ed0:	b10b      	cbz	r3, 8004ed6 <__sflush_r+0x46>
 8004ed2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ed4:	1ac0      	subs	r0, r0, r3
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	4602      	mov	r2, r0
 8004eda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004edc:	4628      	mov	r0, r5
 8004ede:	6a21      	ldr	r1, [r4, #32]
 8004ee0:	47b0      	blx	r6
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	89a3      	ldrh	r3, [r4, #12]
 8004ee6:	d106      	bne.n	8004ef6 <__sflush_r+0x66>
 8004ee8:	6829      	ldr	r1, [r5, #0]
 8004eea:	291d      	cmp	r1, #29
 8004eec:	d82c      	bhi.n	8004f48 <__sflush_r+0xb8>
 8004eee:	4a2a      	ldr	r2, [pc, #168]	; (8004f98 <__sflush_r+0x108>)
 8004ef0:	40ca      	lsrs	r2, r1
 8004ef2:	07d6      	lsls	r6, r2, #31
 8004ef4:	d528      	bpl.n	8004f48 <__sflush_r+0xb8>
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	6062      	str	r2, [r4, #4]
 8004efa:	6922      	ldr	r2, [r4, #16]
 8004efc:	04d9      	lsls	r1, r3, #19
 8004efe:	6022      	str	r2, [r4, #0]
 8004f00:	d504      	bpl.n	8004f0c <__sflush_r+0x7c>
 8004f02:	1c42      	adds	r2, r0, #1
 8004f04:	d101      	bne.n	8004f0a <__sflush_r+0x7a>
 8004f06:	682b      	ldr	r3, [r5, #0]
 8004f08:	b903      	cbnz	r3, 8004f0c <__sflush_r+0x7c>
 8004f0a:	6560      	str	r0, [r4, #84]	; 0x54
 8004f0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f0e:	602f      	str	r7, [r5, #0]
 8004f10:	2900      	cmp	r1, #0
 8004f12:	d0ca      	beq.n	8004eaa <__sflush_r+0x1a>
 8004f14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f18:	4299      	cmp	r1, r3
 8004f1a:	d002      	beq.n	8004f22 <__sflush_r+0x92>
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	f7ff f8f7 	bl	8004110 <_free_r>
 8004f22:	2000      	movs	r0, #0
 8004f24:	6360      	str	r0, [r4, #52]	; 0x34
 8004f26:	e7c1      	b.n	8004eac <__sflush_r+0x1c>
 8004f28:	6a21      	ldr	r1, [r4, #32]
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	47b0      	blx	r6
 8004f30:	1c41      	adds	r1, r0, #1
 8004f32:	d1c7      	bne.n	8004ec4 <__sflush_r+0x34>
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0c4      	beq.n	8004ec4 <__sflush_r+0x34>
 8004f3a:	2b1d      	cmp	r3, #29
 8004f3c:	d001      	beq.n	8004f42 <__sflush_r+0xb2>
 8004f3e:	2b16      	cmp	r3, #22
 8004f40:	d101      	bne.n	8004f46 <__sflush_r+0xb6>
 8004f42:	602f      	str	r7, [r5, #0]
 8004f44:	e7b1      	b.n	8004eaa <__sflush_r+0x1a>
 8004f46:	89a3      	ldrh	r3, [r4, #12]
 8004f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f4c:	81a3      	strh	r3, [r4, #12]
 8004f4e:	e7ad      	b.n	8004eac <__sflush_r+0x1c>
 8004f50:	690f      	ldr	r7, [r1, #16]
 8004f52:	2f00      	cmp	r7, #0
 8004f54:	d0a9      	beq.n	8004eaa <__sflush_r+0x1a>
 8004f56:	0793      	lsls	r3, r2, #30
 8004f58:	bf18      	it	ne
 8004f5a:	2300      	movne	r3, #0
 8004f5c:	680e      	ldr	r6, [r1, #0]
 8004f5e:	bf08      	it	eq
 8004f60:	694b      	ldreq	r3, [r1, #20]
 8004f62:	eba6 0807 	sub.w	r8, r6, r7
 8004f66:	600f      	str	r7, [r1, #0]
 8004f68:	608b      	str	r3, [r1, #8]
 8004f6a:	f1b8 0f00 	cmp.w	r8, #0
 8004f6e:	dd9c      	ble.n	8004eaa <__sflush_r+0x1a>
 8004f70:	4643      	mov	r3, r8
 8004f72:	463a      	mov	r2, r7
 8004f74:	4628      	mov	r0, r5
 8004f76:	6a21      	ldr	r1, [r4, #32]
 8004f78:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f7a:	47b0      	blx	r6
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	dc06      	bgt.n	8004f8e <__sflush_r+0xfe>
 8004f80:	89a3      	ldrh	r3, [r4, #12]
 8004f82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f8a:	81a3      	strh	r3, [r4, #12]
 8004f8c:	e78e      	b.n	8004eac <__sflush_r+0x1c>
 8004f8e:	4407      	add	r7, r0
 8004f90:	eba8 0800 	sub.w	r8, r8, r0
 8004f94:	e7e9      	b.n	8004f6a <__sflush_r+0xda>
 8004f96:	bf00      	nop
 8004f98:	20400001 	.word	0x20400001

08004f9c <_fflush_r>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	690b      	ldr	r3, [r1, #16]
 8004fa0:	4605      	mov	r5, r0
 8004fa2:	460c      	mov	r4, r1
 8004fa4:	b913      	cbnz	r3, 8004fac <_fflush_r+0x10>
 8004fa6:	2500      	movs	r5, #0
 8004fa8:	4628      	mov	r0, r5
 8004faa:	bd38      	pop	{r3, r4, r5, pc}
 8004fac:	b118      	cbz	r0, 8004fb6 <_fflush_r+0x1a>
 8004fae:	6983      	ldr	r3, [r0, #24]
 8004fb0:	b90b      	cbnz	r3, 8004fb6 <_fflush_r+0x1a>
 8004fb2:	f000 f887 	bl	80050c4 <__sinit>
 8004fb6:	4b14      	ldr	r3, [pc, #80]	; (8005008 <_fflush_r+0x6c>)
 8004fb8:	429c      	cmp	r4, r3
 8004fba:	d11b      	bne.n	8004ff4 <_fflush_r+0x58>
 8004fbc:	686c      	ldr	r4, [r5, #4]
 8004fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0ef      	beq.n	8004fa6 <_fflush_r+0xa>
 8004fc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004fc8:	07d0      	lsls	r0, r2, #31
 8004fca:	d404      	bmi.n	8004fd6 <_fflush_r+0x3a>
 8004fcc:	0599      	lsls	r1, r3, #22
 8004fce:	d402      	bmi.n	8004fd6 <_fflush_r+0x3a>
 8004fd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fd2:	f000 f915 	bl	8005200 <__retarget_lock_acquire_recursive>
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	4621      	mov	r1, r4
 8004fda:	f7ff ff59 	bl	8004e90 <__sflush_r>
 8004fde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fe0:	4605      	mov	r5, r0
 8004fe2:	07da      	lsls	r2, r3, #31
 8004fe4:	d4e0      	bmi.n	8004fa8 <_fflush_r+0xc>
 8004fe6:	89a3      	ldrh	r3, [r4, #12]
 8004fe8:	059b      	lsls	r3, r3, #22
 8004fea:	d4dd      	bmi.n	8004fa8 <_fflush_r+0xc>
 8004fec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fee:	f000 f908 	bl	8005202 <__retarget_lock_release_recursive>
 8004ff2:	e7d9      	b.n	8004fa8 <_fflush_r+0xc>
 8004ff4:	4b05      	ldr	r3, [pc, #20]	; (800500c <_fflush_r+0x70>)
 8004ff6:	429c      	cmp	r4, r3
 8004ff8:	d101      	bne.n	8004ffe <_fflush_r+0x62>
 8004ffa:	68ac      	ldr	r4, [r5, #8]
 8004ffc:	e7df      	b.n	8004fbe <_fflush_r+0x22>
 8004ffe:	4b04      	ldr	r3, [pc, #16]	; (8005010 <_fflush_r+0x74>)
 8005000:	429c      	cmp	r4, r3
 8005002:	bf08      	it	eq
 8005004:	68ec      	ldreq	r4, [r5, #12]
 8005006:	e7da      	b.n	8004fbe <_fflush_r+0x22>
 8005008:	080056f8 	.word	0x080056f8
 800500c:	08005718 	.word	0x08005718
 8005010:	080056d8 	.word	0x080056d8

08005014 <std>:
 8005014:	2300      	movs	r3, #0
 8005016:	b510      	push	{r4, lr}
 8005018:	4604      	mov	r4, r0
 800501a:	e9c0 3300 	strd	r3, r3, [r0]
 800501e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005022:	6083      	str	r3, [r0, #8]
 8005024:	8181      	strh	r1, [r0, #12]
 8005026:	6643      	str	r3, [r0, #100]	; 0x64
 8005028:	81c2      	strh	r2, [r0, #14]
 800502a:	6183      	str	r3, [r0, #24]
 800502c:	4619      	mov	r1, r3
 800502e:	2208      	movs	r2, #8
 8005030:	305c      	adds	r0, #92	; 0x5c
 8005032:	f7ff f865 	bl	8004100 <memset>
 8005036:	4b05      	ldr	r3, [pc, #20]	; (800504c <std+0x38>)
 8005038:	6224      	str	r4, [r4, #32]
 800503a:	6263      	str	r3, [r4, #36]	; 0x24
 800503c:	4b04      	ldr	r3, [pc, #16]	; (8005050 <std+0x3c>)
 800503e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005040:	4b04      	ldr	r3, [pc, #16]	; (8005054 <std+0x40>)
 8005042:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005044:	4b04      	ldr	r3, [pc, #16]	; (8005058 <std+0x44>)
 8005046:	6323      	str	r3, [r4, #48]	; 0x30
 8005048:	bd10      	pop	{r4, pc}
 800504a:	bf00      	nop
 800504c:	080053f1 	.word	0x080053f1
 8005050:	08005413 	.word	0x08005413
 8005054:	0800544b 	.word	0x0800544b
 8005058:	0800546f 	.word	0x0800546f

0800505c <_cleanup_r>:
 800505c:	4901      	ldr	r1, [pc, #4]	; (8005064 <_cleanup_r+0x8>)
 800505e:	f000 b8af 	b.w	80051c0 <_fwalk_reent>
 8005062:	bf00      	nop
 8005064:	08004f9d 	.word	0x08004f9d

08005068 <__sfmoreglue>:
 8005068:	b570      	push	{r4, r5, r6, lr}
 800506a:	2568      	movs	r5, #104	; 0x68
 800506c:	1e4a      	subs	r2, r1, #1
 800506e:	4355      	muls	r5, r2
 8005070:	460e      	mov	r6, r1
 8005072:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005076:	f7ff f897 	bl	80041a8 <_malloc_r>
 800507a:	4604      	mov	r4, r0
 800507c:	b140      	cbz	r0, 8005090 <__sfmoreglue+0x28>
 800507e:	2100      	movs	r1, #0
 8005080:	e9c0 1600 	strd	r1, r6, [r0]
 8005084:	300c      	adds	r0, #12
 8005086:	60a0      	str	r0, [r4, #8]
 8005088:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800508c:	f7ff f838 	bl	8004100 <memset>
 8005090:	4620      	mov	r0, r4
 8005092:	bd70      	pop	{r4, r5, r6, pc}

08005094 <__sfp_lock_acquire>:
 8005094:	4801      	ldr	r0, [pc, #4]	; (800509c <__sfp_lock_acquire+0x8>)
 8005096:	f000 b8b3 	b.w	8005200 <__retarget_lock_acquire_recursive>
 800509a:	bf00      	nop
 800509c:	20001650 	.word	0x20001650

080050a0 <__sfp_lock_release>:
 80050a0:	4801      	ldr	r0, [pc, #4]	; (80050a8 <__sfp_lock_release+0x8>)
 80050a2:	f000 b8ae 	b.w	8005202 <__retarget_lock_release_recursive>
 80050a6:	bf00      	nop
 80050a8:	20001650 	.word	0x20001650

080050ac <__sinit_lock_acquire>:
 80050ac:	4801      	ldr	r0, [pc, #4]	; (80050b4 <__sinit_lock_acquire+0x8>)
 80050ae:	f000 b8a7 	b.w	8005200 <__retarget_lock_acquire_recursive>
 80050b2:	bf00      	nop
 80050b4:	2000164b 	.word	0x2000164b

080050b8 <__sinit_lock_release>:
 80050b8:	4801      	ldr	r0, [pc, #4]	; (80050c0 <__sinit_lock_release+0x8>)
 80050ba:	f000 b8a2 	b.w	8005202 <__retarget_lock_release_recursive>
 80050be:	bf00      	nop
 80050c0:	2000164b 	.word	0x2000164b

080050c4 <__sinit>:
 80050c4:	b510      	push	{r4, lr}
 80050c6:	4604      	mov	r4, r0
 80050c8:	f7ff fff0 	bl	80050ac <__sinit_lock_acquire>
 80050cc:	69a3      	ldr	r3, [r4, #24]
 80050ce:	b11b      	cbz	r3, 80050d8 <__sinit+0x14>
 80050d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050d4:	f7ff bff0 	b.w	80050b8 <__sinit_lock_release>
 80050d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80050dc:	6523      	str	r3, [r4, #80]	; 0x50
 80050de:	4b13      	ldr	r3, [pc, #76]	; (800512c <__sinit+0x68>)
 80050e0:	4a13      	ldr	r2, [pc, #76]	; (8005130 <__sinit+0x6c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80050e6:	42a3      	cmp	r3, r4
 80050e8:	bf08      	it	eq
 80050ea:	2301      	moveq	r3, #1
 80050ec:	4620      	mov	r0, r4
 80050ee:	bf08      	it	eq
 80050f0:	61a3      	streq	r3, [r4, #24]
 80050f2:	f000 f81f 	bl	8005134 <__sfp>
 80050f6:	6060      	str	r0, [r4, #4]
 80050f8:	4620      	mov	r0, r4
 80050fa:	f000 f81b 	bl	8005134 <__sfp>
 80050fe:	60a0      	str	r0, [r4, #8]
 8005100:	4620      	mov	r0, r4
 8005102:	f000 f817 	bl	8005134 <__sfp>
 8005106:	2200      	movs	r2, #0
 8005108:	2104      	movs	r1, #4
 800510a:	60e0      	str	r0, [r4, #12]
 800510c:	6860      	ldr	r0, [r4, #4]
 800510e:	f7ff ff81 	bl	8005014 <std>
 8005112:	2201      	movs	r2, #1
 8005114:	2109      	movs	r1, #9
 8005116:	68a0      	ldr	r0, [r4, #8]
 8005118:	f7ff ff7c 	bl	8005014 <std>
 800511c:	2202      	movs	r2, #2
 800511e:	2112      	movs	r1, #18
 8005120:	68e0      	ldr	r0, [r4, #12]
 8005122:	f7ff ff77 	bl	8005014 <std>
 8005126:	2301      	movs	r3, #1
 8005128:	61a3      	str	r3, [r4, #24]
 800512a:	e7d1      	b.n	80050d0 <__sinit+0xc>
 800512c:	080055ec 	.word	0x080055ec
 8005130:	0800505d 	.word	0x0800505d

08005134 <__sfp>:
 8005134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005136:	4607      	mov	r7, r0
 8005138:	f7ff ffac 	bl	8005094 <__sfp_lock_acquire>
 800513c:	4b1e      	ldr	r3, [pc, #120]	; (80051b8 <__sfp+0x84>)
 800513e:	681e      	ldr	r6, [r3, #0]
 8005140:	69b3      	ldr	r3, [r6, #24]
 8005142:	b913      	cbnz	r3, 800514a <__sfp+0x16>
 8005144:	4630      	mov	r0, r6
 8005146:	f7ff ffbd 	bl	80050c4 <__sinit>
 800514a:	3648      	adds	r6, #72	; 0x48
 800514c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005150:	3b01      	subs	r3, #1
 8005152:	d503      	bpl.n	800515c <__sfp+0x28>
 8005154:	6833      	ldr	r3, [r6, #0]
 8005156:	b30b      	cbz	r3, 800519c <__sfp+0x68>
 8005158:	6836      	ldr	r6, [r6, #0]
 800515a:	e7f7      	b.n	800514c <__sfp+0x18>
 800515c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005160:	b9d5      	cbnz	r5, 8005198 <__sfp+0x64>
 8005162:	4b16      	ldr	r3, [pc, #88]	; (80051bc <__sfp+0x88>)
 8005164:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005168:	60e3      	str	r3, [r4, #12]
 800516a:	6665      	str	r5, [r4, #100]	; 0x64
 800516c:	f000 f847 	bl	80051fe <__retarget_lock_init_recursive>
 8005170:	f7ff ff96 	bl	80050a0 <__sfp_lock_release>
 8005174:	2208      	movs	r2, #8
 8005176:	4629      	mov	r1, r5
 8005178:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800517c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005180:	6025      	str	r5, [r4, #0]
 8005182:	61a5      	str	r5, [r4, #24]
 8005184:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005188:	f7fe ffba 	bl	8004100 <memset>
 800518c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005190:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005194:	4620      	mov	r0, r4
 8005196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005198:	3468      	adds	r4, #104	; 0x68
 800519a:	e7d9      	b.n	8005150 <__sfp+0x1c>
 800519c:	2104      	movs	r1, #4
 800519e:	4638      	mov	r0, r7
 80051a0:	f7ff ff62 	bl	8005068 <__sfmoreglue>
 80051a4:	4604      	mov	r4, r0
 80051a6:	6030      	str	r0, [r6, #0]
 80051a8:	2800      	cmp	r0, #0
 80051aa:	d1d5      	bne.n	8005158 <__sfp+0x24>
 80051ac:	f7ff ff78 	bl	80050a0 <__sfp_lock_release>
 80051b0:	230c      	movs	r3, #12
 80051b2:	603b      	str	r3, [r7, #0]
 80051b4:	e7ee      	b.n	8005194 <__sfp+0x60>
 80051b6:	bf00      	nop
 80051b8:	080055ec 	.word	0x080055ec
 80051bc:	ffff0001 	.word	0xffff0001

080051c0 <_fwalk_reent>:
 80051c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051c4:	4606      	mov	r6, r0
 80051c6:	4688      	mov	r8, r1
 80051c8:	2700      	movs	r7, #0
 80051ca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80051ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051d2:	f1b9 0901 	subs.w	r9, r9, #1
 80051d6:	d505      	bpl.n	80051e4 <_fwalk_reent+0x24>
 80051d8:	6824      	ldr	r4, [r4, #0]
 80051da:	2c00      	cmp	r4, #0
 80051dc:	d1f7      	bne.n	80051ce <_fwalk_reent+0xe>
 80051de:	4638      	mov	r0, r7
 80051e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051e4:	89ab      	ldrh	r3, [r5, #12]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d907      	bls.n	80051fa <_fwalk_reent+0x3a>
 80051ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051ee:	3301      	adds	r3, #1
 80051f0:	d003      	beq.n	80051fa <_fwalk_reent+0x3a>
 80051f2:	4629      	mov	r1, r5
 80051f4:	4630      	mov	r0, r6
 80051f6:	47c0      	blx	r8
 80051f8:	4307      	orrs	r7, r0
 80051fa:	3568      	adds	r5, #104	; 0x68
 80051fc:	e7e9      	b.n	80051d2 <_fwalk_reent+0x12>

080051fe <__retarget_lock_init_recursive>:
 80051fe:	4770      	bx	lr

08005200 <__retarget_lock_acquire_recursive>:
 8005200:	4770      	bx	lr

08005202 <__retarget_lock_release_recursive>:
 8005202:	4770      	bx	lr

08005204 <__swhatbuf_r>:
 8005204:	b570      	push	{r4, r5, r6, lr}
 8005206:	460e      	mov	r6, r1
 8005208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800520c:	4614      	mov	r4, r2
 800520e:	2900      	cmp	r1, #0
 8005210:	461d      	mov	r5, r3
 8005212:	b096      	sub	sp, #88	; 0x58
 8005214:	da07      	bge.n	8005226 <__swhatbuf_r+0x22>
 8005216:	2300      	movs	r3, #0
 8005218:	602b      	str	r3, [r5, #0]
 800521a:	89b3      	ldrh	r3, [r6, #12]
 800521c:	061a      	lsls	r2, r3, #24
 800521e:	d410      	bmi.n	8005242 <__swhatbuf_r+0x3e>
 8005220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005224:	e00e      	b.n	8005244 <__swhatbuf_r+0x40>
 8005226:	466a      	mov	r2, sp
 8005228:	f000 f948 	bl	80054bc <_fstat_r>
 800522c:	2800      	cmp	r0, #0
 800522e:	dbf2      	blt.n	8005216 <__swhatbuf_r+0x12>
 8005230:	9a01      	ldr	r2, [sp, #4]
 8005232:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005236:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800523a:	425a      	negs	r2, r3
 800523c:	415a      	adcs	r2, r3
 800523e:	602a      	str	r2, [r5, #0]
 8005240:	e7ee      	b.n	8005220 <__swhatbuf_r+0x1c>
 8005242:	2340      	movs	r3, #64	; 0x40
 8005244:	2000      	movs	r0, #0
 8005246:	6023      	str	r3, [r4, #0]
 8005248:	b016      	add	sp, #88	; 0x58
 800524a:	bd70      	pop	{r4, r5, r6, pc}

0800524c <__smakebuf_r>:
 800524c:	898b      	ldrh	r3, [r1, #12]
 800524e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005250:	079d      	lsls	r5, r3, #30
 8005252:	4606      	mov	r6, r0
 8005254:	460c      	mov	r4, r1
 8005256:	d507      	bpl.n	8005268 <__smakebuf_r+0x1c>
 8005258:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800525c:	6023      	str	r3, [r4, #0]
 800525e:	6123      	str	r3, [r4, #16]
 8005260:	2301      	movs	r3, #1
 8005262:	6163      	str	r3, [r4, #20]
 8005264:	b002      	add	sp, #8
 8005266:	bd70      	pop	{r4, r5, r6, pc}
 8005268:	466a      	mov	r2, sp
 800526a:	ab01      	add	r3, sp, #4
 800526c:	f7ff ffca 	bl	8005204 <__swhatbuf_r>
 8005270:	9900      	ldr	r1, [sp, #0]
 8005272:	4605      	mov	r5, r0
 8005274:	4630      	mov	r0, r6
 8005276:	f7fe ff97 	bl	80041a8 <_malloc_r>
 800527a:	b948      	cbnz	r0, 8005290 <__smakebuf_r+0x44>
 800527c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005280:	059a      	lsls	r2, r3, #22
 8005282:	d4ef      	bmi.n	8005264 <__smakebuf_r+0x18>
 8005284:	f023 0303 	bic.w	r3, r3, #3
 8005288:	f043 0302 	orr.w	r3, r3, #2
 800528c:	81a3      	strh	r3, [r4, #12]
 800528e:	e7e3      	b.n	8005258 <__smakebuf_r+0xc>
 8005290:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <__smakebuf_r+0x7c>)
 8005292:	62b3      	str	r3, [r6, #40]	; 0x28
 8005294:	89a3      	ldrh	r3, [r4, #12]
 8005296:	6020      	str	r0, [r4, #0]
 8005298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800529c:	81a3      	strh	r3, [r4, #12]
 800529e:	9b00      	ldr	r3, [sp, #0]
 80052a0:	6120      	str	r0, [r4, #16]
 80052a2:	6163      	str	r3, [r4, #20]
 80052a4:	9b01      	ldr	r3, [sp, #4]
 80052a6:	b15b      	cbz	r3, 80052c0 <__smakebuf_r+0x74>
 80052a8:	4630      	mov	r0, r6
 80052aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052ae:	f000 f917 	bl	80054e0 <_isatty_r>
 80052b2:	b128      	cbz	r0, 80052c0 <__smakebuf_r+0x74>
 80052b4:	89a3      	ldrh	r3, [r4, #12]
 80052b6:	f023 0303 	bic.w	r3, r3, #3
 80052ba:	f043 0301 	orr.w	r3, r3, #1
 80052be:	81a3      	strh	r3, [r4, #12]
 80052c0:	89a0      	ldrh	r0, [r4, #12]
 80052c2:	4305      	orrs	r5, r0
 80052c4:	81a5      	strh	r5, [r4, #12]
 80052c6:	e7cd      	b.n	8005264 <__smakebuf_r+0x18>
 80052c8:	0800505d 	.word	0x0800505d

080052cc <memchr>:
 80052cc:	4603      	mov	r3, r0
 80052ce:	b510      	push	{r4, lr}
 80052d0:	b2c9      	uxtb	r1, r1
 80052d2:	4402      	add	r2, r0
 80052d4:	4293      	cmp	r3, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	d101      	bne.n	80052de <memchr+0x12>
 80052da:	2000      	movs	r0, #0
 80052dc:	e003      	b.n	80052e6 <memchr+0x1a>
 80052de:	7804      	ldrb	r4, [r0, #0]
 80052e0:	3301      	adds	r3, #1
 80052e2:	428c      	cmp	r4, r1
 80052e4:	d1f6      	bne.n	80052d4 <memchr+0x8>
 80052e6:	bd10      	pop	{r4, pc}

080052e8 <memmove>:
 80052e8:	4288      	cmp	r0, r1
 80052ea:	b510      	push	{r4, lr}
 80052ec:	eb01 0402 	add.w	r4, r1, r2
 80052f0:	d902      	bls.n	80052f8 <memmove+0x10>
 80052f2:	4284      	cmp	r4, r0
 80052f4:	4623      	mov	r3, r4
 80052f6:	d807      	bhi.n	8005308 <memmove+0x20>
 80052f8:	1e43      	subs	r3, r0, #1
 80052fa:	42a1      	cmp	r1, r4
 80052fc:	d008      	beq.n	8005310 <memmove+0x28>
 80052fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005302:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005306:	e7f8      	b.n	80052fa <memmove+0x12>
 8005308:	4601      	mov	r1, r0
 800530a:	4402      	add	r2, r0
 800530c:	428a      	cmp	r2, r1
 800530e:	d100      	bne.n	8005312 <memmove+0x2a>
 8005310:	bd10      	pop	{r4, pc}
 8005312:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005316:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800531a:	e7f7      	b.n	800530c <memmove+0x24>

0800531c <_realloc_r>:
 800531c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531e:	4607      	mov	r7, r0
 8005320:	4614      	mov	r4, r2
 8005322:	460e      	mov	r6, r1
 8005324:	b921      	cbnz	r1, 8005330 <_realloc_r+0x14>
 8005326:	4611      	mov	r1, r2
 8005328:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800532c:	f7fe bf3c 	b.w	80041a8 <_malloc_r>
 8005330:	b922      	cbnz	r2, 800533c <_realloc_r+0x20>
 8005332:	f7fe feed 	bl	8004110 <_free_r>
 8005336:	4625      	mov	r5, r4
 8005338:	4628      	mov	r0, r5
 800533a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800533c:	f000 f8f2 	bl	8005524 <_malloc_usable_size_r>
 8005340:	42a0      	cmp	r0, r4
 8005342:	d20f      	bcs.n	8005364 <_realloc_r+0x48>
 8005344:	4621      	mov	r1, r4
 8005346:	4638      	mov	r0, r7
 8005348:	f7fe ff2e 	bl	80041a8 <_malloc_r>
 800534c:	4605      	mov	r5, r0
 800534e:	2800      	cmp	r0, #0
 8005350:	d0f2      	beq.n	8005338 <_realloc_r+0x1c>
 8005352:	4631      	mov	r1, r6
 8005354:	4622      	mov	r2, r4
 8005356:	f7fe fec5 	bl	80040e4 <memcpy>
 800535a:	4631      	mov	r1, r6
 800535c:	4638      	mov	r0, r7
 800535e:	f7fe fed7 	bl	8004110 <_free_r>
 8005362:	e7e9      	b.n	8005338 <_realloc_r+0x1c>
 8005364:	4635      	mov	r5, r6
 8005366:	e7e7      	b.n	8005338 <_realloc_r+0x1c>

08005368 <_raise_r>:
 8005368:	291f      	cmp	r1, #31
 800536a:	b538      	push	{r3, r4, r5, lr}
 800536c:	4604      	mov	r4, r0
 800536e:	460d      	mov	r5, r1
 8005370:	d904      	bls.n	800537c <_raise_r+0x14>
 8005372:	2316      	movs	r3, #22
 8005374:	6003      	str	r3, [r0, #0]
 8005376:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800537a:	bd38      	pop	{r3, r4, r5, pc}
 800537c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800537e:	b112      	cbz	r2, 8005386 <_raise_r+0x1e>
 8005380:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005384:	b94b      	cbnz	r3, 800539a <_raise_r+0x32>
 8005386:	4620      	mov	r0, r4
 8005388:	f000 f830 	bl	80053ec <_getpid_r>
 800538c:	462a      	mov	r2, r5
 800538e:	4601      	mov	r1, r0
 8005390:	4620      	mov	r0, r4
 8005392:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005396:	f000 b817 	b.w	80053c8 <_kill_r>
 800539a:	2b01      	cmp	r3, #1
 800539c:	d00a      	beq.n	80053b4 <_raise_r+0x4c>
 800539e:	1c59      	adds	r1, r3, #1
 80053a0:	d103      	bne.n	80053aa <_raise_r+0x42>
 80053a2:	2316      	movs	r3, #22
 80053a4:	6003      	str	r3, [r0, #0]
 80053a6:	2001      	movs	r0, #1
 80053a8:	e7e7      	b.n	800537a <_raise_r+0x12>
 80053aa:	2400      	movs	r4, #0
 80053ac:	4628      	mov	r0, r5
 80053ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80053b2:	4798      	blx	r3
 80053b4:	2000      	movs	r0, #0
 80053b6:	e7e0      	b.n	800537a <_raise_r+0x12>

080053b8 <raise>:
 80053b8:	4b02      	ldr	r3, [pc, #8]	; (80053c4 <raise+0xc>)
 80053ba:	4601      	mov	r1, r0
 80053bc:	6818      	ldr	r0, [r3, #0]
 80053be:	f7ff bfd3 	b.w	8005368 <_raise_r>
 80053c2:	bf00      	nop
 80053c4:	2000010c 	.word	0x2000010c

080053c8 <_kill_r>:
 80053c8:	b538      	push	{r3, r4, r5, lr}
 80053ca:	2300      	movs	r3, #0
 80053cc:	4d06      	ldr	r5, [pc, #24]	; (80053e8 <_kill_r+0x20>)
 80053ce:	4604      	mov	r4, r0
 80053d0:	4608      	mov	r0, r1
 80053d2:	4611      	mov	r1, r2
 80053d4:	602b      	str	r3, [r5, #0]
 80053d6:	f7fb ffdc 	bl	8001392 <_kill>
 80053da:	1c43      	adds	r3, r0, #1
 80053dc:	d102      	bne.n	80053e4 <_kill_r+0x1c>
 80053de:	682b      	ldr	r3, [r5, #0]
 80053e0:	b103      	cbz	r3, 80053e4 <_kill_r+0x1c>
 80053e2:	6023      	str	r3, [r4, #0]
 80053e4:	bd38      	pop	{r3, r4, r5, pc}
 80053e6:	bf00      	nop
 80053e8:	20001644 	.word	0x20001644

080053ec <_getpid_r>:
 80053ec:	f7fb bfca 	b.w	8001384 <_getpid>

080053f0 <__sread>:
 80053f0:	b510      	push	{r4, lr}
 80053f2:	460c      	mov	r4, r1
 80053f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f8:	f000 f89c 	bl	8005534 <_read_r>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	bfab      	itete	ge
 8005400:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005402:	89a3      	ldrhlt	r3, [r4, #12]
 8005404:	181b      	addge	r3, r3, r0
 8005406:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800540a:	bfac      	ite	ge
 800540c:	6563      	strge	r3, [r4, #84]	; 0x54
 800540e:	81a3      	strhlt	r3, [r4, #12]
 8005410:	bd10      	pop	{r4, pc}

08005412 <__swrite>:
 8005412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005416:	461f      	mov	r7, r3
 8005418:	898b      	ldrh	r3, [r1, #12]
 800541a:	4605      	mov	r5, r0
 800541c:	05db      	lsls	r3, r3, #23
 800541e:	460c      	mov	r4, r1
 8005420:	4616      	mov	r6, r2
 8005422:	d505      	bpl.n	8005430 <__swrite+0x1e>
 8005424:	2302      	movs	r3, #2
 8005426:	2200      	movs	r2, #0
 8005428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800542c:	f000 f868 	bl	8005500 <_lseek_r>
 8005430:	89a3      	ldrh	r3, [r4, #12]
 8005432:	4632      	mov	r2, r6
 8005434:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005438:	81a3      	strh	r3, [r4, #12]
 800543a:	4628      	mov	r0, r5
 800543c:	463b      	mov	r3, r7
 800543e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005446:	f000 b817 	b.w	8005478 <_write_r>

0800544a <__sseek>:
 800544a:	b510      	push	{r4, lr}
 800544c:	460c      	mov	r4, r1
 800544e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005452:	f000 f855 	bl	8005500 <_lseek_r>
 8005456:	1c43      	adds	r3, r0, #1
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	bf15      	itete	ne
 800545c:	6560      	strne	r0, [r4, #84]	; 0x54
 800545e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005462:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005466:	81a3      	strheq	r3, [r4, #12]
 8005468:	bf18      	it	ne
 800546a:	81a3      	strhne	r3, [r4, #12]
 800546c:	bd10      	pop	{r4, pc}

0800546e <__sclose>:
 800546e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005472:	f000 b813 	b.w	800549c <_close_r>
	...

08005478 <_write_r>:
 8005478:	b538      	push	{r3, r4, r5, lr}
 800547a:	4604      	mov	r4, r0
 800547c:	4608      	mov	r0, r1
 800547e:	4611      	mov	r1, r2
 8005480:	2200      	movs	r2, #0
 8005482:	4d05      	ldr	r5, [pc, #20]	; (8005498 <_write_r+0x20>)
 8005484:	602a      	str	r2, [r5, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	f7fb ffba 	bl	8001400 <_write>
 800548c:	1c43      	adds	r3, r0, #1
 800548e:	d102      	bne.n	8005496 <_write_r+0x1e>
 8005490:	682b      	ldr	r3, [r5, #0]
 8005492:	b103      	cbz	r3, 8005496 <_write_r+0x1e>
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	bd38      	pop	{r3, r4, r5, pc}
 8005498:	20001644 	.word	0x20001644

0800549c <_close_r>:
 800549c:	b538      	push	{r3, r4, r5, lr}
 800549e:	2300      	movs	r3, #0
 80054a0:	4d05      	ldr	r5, [pc, #20]	; (80054b8 <_close_r+0x1c>)
 80054a2:	4604      	mov	r4, r0
 80054a4:	4608      	mov	r0, r1
 80054a6:	602b      	str	r3, [r5, #0]
 80054a8:	f7fb ffc6 	bl	8001438 <_close>
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d102      	bne.n	80054b6 <_close_r+0x1a>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	b103      	cbz	r3, 80054b6 <_close_r+0x1a>
 80054b4:	6023      	str	r3, [r4, #0]
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	20001644 	.word	0x20001644

080054bc <_fstat_r>:
 80054bc:	b538      	push	{r3, r4, r5, lr}
 80054be:	2300      	movs	r3, #0
 80054c0:	4d06      	ldr	r5, [pc, #24]	; (80054dc <_fstat_r+0x20>)
 80054c2:	4604      	mov	r4, r0
 80054c4:	4608      	mov	r0, r1
 80054c6:	4611      	mov	r1, r2
 80054c8:	602b      	str	r3, [r5, #0]
 80054ca:	f7fb ffc0 	bl	800144e <_fstat>
 80054ce:	1c43      	adds	r3, r0, #1
 80054d0:	d102      	bne.n	80054d8 <_fstat_r+0x1c>
 80054d2:	682b      	ldr	r3, [r5, #0]
 80054d4:	b103      	cbz	r3, 80054d8 <_fstat_r+0x1c>
 80054d6:	6023      	str	r3, [r4, #0]
 80054d8:	bd38      	pop	{r3, r4, r5, pc}
 80054da:	bf00      	nop
 80054dc:	20001644 	.word	0x20001644

080054e0 <_isatty_r>:
 80054e0:	b538      	push	{r3, r4, r5, lr}
 80054e2:	2300      	movs	r3, #0
 80054e4:	4d05      	ldr	r5, [pc, #20]	; (80054fc <_isatty_r+0x1c>)
 80054e6:	4604      	mov	r4, r0
 80054e8:	4608      	mov	r0, r1
 80054ea:	602b      	str	r3, [r5, #0]
 80054ec:	f7fb ffbe 	bl	800146c <_isatty>
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	d102      	bne.n	80054fa <_isatty_r+0x1a>
 80054f4:	682b      	ldr	r3, [r5, #0]
 80054f6:	b103      	cbz	r3, 80054fa <_isatty_r+0x1a>
 80054f8:	6023      	str	r3, [r4, #0]
 80054fa:	bd38      	pop	{r3, r4, r5, pc}
 80054fc:	20001644 	.word	0x20001644

08005500 <_lseek_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4604      	mov	r4, r0
 8005504:	4608      	mov	r0, r1
 8005506:	4611      	mov	r1, r2
 8005508:	2200      	movs	r2, #0
 800550a:	4d05      	ldr	r5, [pc, #20]	; (8005520 <_lseek_r+0x20>)
 800550c:	602a      	str	r2, [r5, #0]
 800550e:	461a      	mov	r2, r3
 8005510:	f7fb ffb6 	bl	8001480 <_lseek>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d102      	bne.n	800551e <_lseek_r+0x1e>
 8005518:	682b      	ldr	r3, [r5, #0]
 800551a:	b103      	cbz	r3, 800551e <_lseek_r+0x1e>
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	bd38      	pop	{r3, r4, r5, pc}
 8005520:	20001644 	.word	0x20001644

08005524 <_malloc_usable_size_r>:
 8005524:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005528:	1f18      	subs	r0, r3, #4
 800552a:	2b00      	cmp	r3, #0
 800552c:	bfbc      	itt	lt
 800552e:	580b      	ldrlt	r3, [r1, r0]
 8005530:	18c0      	addlt	r0, r0, r3
 8005532:	4770      	bx	lr

08005534 <_read_r>:
 8005534:	b538      	push	{r3, r4, r5, lr}
 8005536:	4604      	mov	r4, r0
 8005538:	4608      	mov	r0, r1
 800553a:	4611      	mov	r1, r2
 800553c:	2200      	movs	r2, #0
 800553e:	4d05      	ldr	r5, [pc, #20]	; (8005554 <_read_r+0x20>)
 8005540:	602a      	str	r2, [r5, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	f7fb ff3f 	bl	80013c6 <_read>
 8005548:	1c43      	adds	r3, r0, #1
 800554a:	d102      	bne.n	8005552 <_read_r+0x1e>
 800554c:	682b      	ldr	r3, [r5, #0]
 800554e:	b103      	cbz	r3, 8005552 <_read_r+0x1e>
 8005550:	6023      	str	r3, [r4, #0]
 8005552:	bd38      	pop	{r3, r4, r5, pc}
 8005554:	20001644 	.word	0x20001644

08005558 <_init>:
 8005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555a:	bf00      	nop
 800555c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800555e:	bc08      	pop	{r3}
 8005560:	469e      	mov	lr, r3
 8005562:	4770      	bx	lr

08005564 <_fini>:
 8005564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005566:	bf00      	nop
 8005568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556a:	bc08      	pop	{r3}
 800556c:	469e      	mov	lr, r3
 800556e:	4770      	bx	lr
