# read_verilog -sv {../src/ara_0/fpga/src/xcvu9p.svh }
# set file "../src/ara_0/fpga/src/xcvu9p.svh"

set_property is_global_include true [get_files xcvu9p.svh]
