clk_div_to_8M_clk_wiz.v,verilog,xil_defaultlib,../../../../Lab5_DigClock.srcs/sources_1/ip/clk_div_to_8M/clk_div_to_8M_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_div_to_8M.v,verilog,xil_defaultlib,../../../../Lab5_DigClock.srcs/sources_1/ip/clk_div_to_8M/clk_div_to_8M.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
