{
   "ActiveEmotionalView":"Reduced Jogs",
   "Addressing View_Layers":"/sys_mmcm_clk_out2:false|/resetn_0_1:false|/sys_mmcm_clk_out1:false|/xdma_0_axi_aclk:false|/axi_timer_0_interrupt:false|/axi_uartlite_0_interrupt:false|/S00_ARESETN_1:false|/util_ds_buf_1_IBUF_OUT:false|/proc_sys_reset_0_mb_reset:false|/SWCLKTCK_0_1:false|/ARESETN_1:false|/xdma_0_axi_aresetn:false|/acc/proc_sys_reset_0_peripheral_aresetn:false|/sys_rst_n_0_1:false|/ARESETN_2:false|/acc_configurator_v1_0_0_soft_rstn:false|/clk_in1_0_1:false|/mig_7series_0_ui_clk:false|/mig_7series_0_ui_clk_sync_rst:false|/M00_ARESETN_1:false|/axi_gpio_0_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"0.689855",
   "Addressing View_TopLeft":"-161,0",
   "Color Coded_Layers":"/sys_mmcm_clk_out2:true|/resetn_0_1:true|/sys_mmcm_clk_out1:true|/xdma_0_axi_aclk:true|/axi_timer_0_interrupt:true|/axi_uartlite_0_interrupt:true|/S00_ARESETN_1:true|/util_ds_buf_1_IBUF_OUT:true|/proc_sys_reset_0_mb_reset:true|/SWCLKTCK_0_1:true|/ARESETN_1:true|/xdma_0_axi_aresetn:true|/acc/proc_sys_reset_0_peripheral_aresetn:true|/sys_rst_n_0_1:true|/ARESETN_2:true|/acc_configurator_v1_0_0_soft_rstn:true|/clk_in1_0_1:true|/mig_7series_0_ui_clk:true|/mig_7series_0_ui_clk_sync_rst:true|/M00_ARESETN_1:true|/axi_gpio_0_ip2intc_irpt:true|",
   "Color Coded_ScaleFactor":"0.332867",
   "Color Coded_TopLeft":"-397,0",
   "Default View_ScaleFactor":"0.489408",
   "Default View_TopLeft":"687,899",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.17236",
   "Grouping and No Loops_TopLeft":"-1305,-650",
   "No Loops_ScaleFactor":"0.264444",
   "No Loops_TopLeft":"-926,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port ddr3 -pg 1 -lvl 8 -x 3130 -y 570 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 8 -x 3130 -y 1650 -defaultsOSRD
preplace port pcie_ref -pg 1 -lvl 0 -x -10 -y 1570 -defaultsOSRD
preplace port led -pg 1 -lvl 8 -x 3130 -y 1730 -defaultsOSRD
preplace port key -pg 1 -lvl 8 -x 3130 -y 1750 -defaultsOSRD
preplace port uart -pg 1 -lvl 8 -x 3130 -y 1310 -defaultsOSRD
preplace port clk_in -pg 1 -lvl 0 -x -10 -y 600 -defaultsOSRD
preplace port resetn_in -pg 1 -lvl 0 -x -10 -y 580 -defaultsOSRD
preplace port swclk -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace port swdio -pg 1 -lvl 8 -x 3130 -y 70 -defaultsOSRD
preplace port lnk_up_led -pg 1 -lvl 8 -x 3130 -y 1670 -defaultsOSRD
preplace port pcie_rst_n -pg 1 -lvl 0 -x -10 -y 1630 -defaultsOSRD
preplace inst acc -pg 1 -lvl 5 -x 1720 -y 250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 79 82 83 77 80 81 76 78 84} -defaultsOSRD -pinY img_axi_mem 60R -pinY angle_axi_mem 80R -pinY acc_clk 60L -pinY img_base_addr_valid 100L -pinBusY img_base_addr 120L -pinY start_fbp 20L -pinY finsh_fbp 100R -pinBusY angle_base_addr 80L -pinY angle_base_addr_valid 0L -pinY rstn 40L -pinBusY axi_mem_error 120R
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2860 -y 570 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 60 59 58 61} -defaultsOSRD -pinY DDR3 0R -pinY S_AXI 40L -pinY sys_rst 60L -pinY clk_ref_i 80L -pinY ui_clk_sync_rst 40R -pinY ui_clk 20R -pinY mmcm_locked 120R -pinY sys_clk_i 100L -pinY init_calib_complete 60R -pinY aresetn 120L
preplace inst xdma_0 -pg 1 -lvl 5 -x 1720 -y 1530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 62 66 70 63 64 61 65 67 68 69} -defaultsOSRD -pinY M_AXI 0R -pinY M_AXI_LITE 20R -pinY pcie_mgt 120R -pinY sys_clk 20L -pinY sys_rst_n 100L -pinY user_lnk_up 260R -pinY axi_aclk 140R -pinY axi_aresetn 160R -pinBusY usr_irq_req 0L -pinBusY usr_irq_ack 180R -pinY msi_enable 200R -pinY msix_enable 220R -pinBusY msi_vector_width 240R
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 1190 -y 1550 -defaultsOSRD -pinY CLK_IN_D 20L -pinBusY IBUF_OUT 0R -pinBusY IBUF_DS_ODIV2 20R
preplace inst CORTEXM3_AXI_0 -pg 1 -lvl 4 -x 1190 -y 60 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 75 70 71 72 73 68 69 74 84 76 85 78 82 77 79 80 81 83 86} -defaultsOSRD -pinY CM3_SYS_AXI3 160R -pinY CM3_CODE_AXI3 0R -pinY SYSRESETREQ 320R -pinY DBGRESTARTED 220R -pinY LOCKUP 240R -pinY HALTED 260R -pinY JTAGNSW 280R -pinY SWDO 180R -pinY SWDOEN 200R -pinY SWV 300R -pinY HCLK 280L -pinY SYSRESETn 0L -pinBusY IRQ 300L -pinY NMI 100L -pinBusY CFGITCMEN 200L -pinY DBGRESETn 20L -pinY DBGRESTART 120L -pinY EDBGRQ 140L -pinY STCLK 160L -pinY SWCLKTCK 260L -pinY SWDITMS 320L
preplace inst acc_configurator_v1_0_0 -pg 1 -lvl 7 -x 2860 -y 250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 21 23 20 24 25 26 28 27} -defaultsOSRD -pinY s00_axi 40L -pinY start_fbp 20R -pinY finsh_fbp 60L -pinY soft_rstn 40R -pinY angle_data_base_addr_valid 0R -pinBusY angle_data_base_addr 60R -pinY img_base_addr_valid 80R -pinBusY img_base_addr 100R -pinY s00_axi_aclk 100L -pinY s00_axi_aresetn 80L
preplace inst pcie_irq -pg 1 -lvl 6 -x 2360 -y 1530 -defaultsOSRD -pinY S_AXI 20L -pinY GPIO 0R -pinY GPIO.gpio_io_o 20R -pinY GPIO2 40R -pinY GPIO2.gpio2_io_o 60R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 60L
preplace inst cm3_irq -pg 1 -lvl 7 -x 2860 -y 1450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 20R -pinY GPIO.gpio_io_o 40R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2860 -y 1730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24} -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY GPIO2 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY ip2intc_irpt 60R
preplace inst axi_interconnect_L1 -pg 1 -lvl 5 -x 1720 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 94 90 95 91 96 92 97 93} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 110R -pinY M01_AXI 160R -pinY ACLK 100L -pinY ARESETN 20L -pinY S00_ACLK 120L -pinY S00_ARESETN 40L -pinY M00_ACLK 140L -pinY M00_ARESETN 60L -pinY M01_ACLK 160L -pinY M01_ARESETN 80L
preplace inst axi_interconnect_LowSpeed -pg 1 -lvl 6 -x 2360 -y 1050 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 56 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 94 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 38 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 20 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 74 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 119 123 120 113 116 112 124 115 118 114 125 122 117 121} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 240R -pinY M01_AXI 280R -pinY M02_AXI 20R -pinY M03_AXI 0R -pinY M04_AXI 260R -pinY ACLK 160L -pinY ARESETN 240L -pinY S00_ACLK 180L -pinY S00_ARESETN 40L -pinY M00_ACLK 100L -pinY M00_ARESETN 20L -pinY M01_ACLK 260L -pinY M01_ARESETN 80L -pinY M02_ACLK 140L -pinY M02_ARESETN 60L -pinY M03_ACLK 280L -pinY M03_ARESETN 220L -pinY M04_ACLK 120L -pinY M04_ARESETN 200L
preplace inst axi_interconnect_ddr -pg 1 -lvl 6 -x 2360 -y 610 -swap {74 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 36 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 186 191 187 182 188 183 189 184 192 193 190 185} -defaultsOSRD -pinY S00_AXI 40L -pinY S01_AXI 0L -pinY S02_AXI 20L -pinY S03_AXI 60L -pinY M00_AXI 0R -pinY ACLK 160L -pinY ARESETN 260L -pinY S00_ACLK 180L -pinY S00_ARESETN 80L -pinY S01_ACLK 200L -pinY S01_ARESETN 100L -pinY S02_ACLK 220L -pinY S02_ARESETN 120L -pinY S03_ACLK 280L -pinY S03_ARESETN 300L -pinY M00_ACLK 240L -pinY M00_ARESETN 140L
preplace inst axi_timer_0 -pg 1 -lvl 7 -x 2860 -y 1070 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 24 25 20 21 22 23 26 19 18} -defaultsOSRD -pinY S_AXI 0L -pinY capturetrig0 60L -pinY capturetrig1 80L -pinY generateout0 0R -pinY generateout1 20R -pinY pwm0 40R -pinY interrupt 100R -pinY freeze 100L -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2860 -y 1290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinY S_AXI 0L -pinY UART 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY interrupt 40R
preplace inst sys_mmcm -pg 1 -lvl 1 -x 110 -y 580 -swap {0 1 4 2 3} -defaultsOSRD -pinY resetn 0L -pinY clk_in1 20L -pinY clk_out1 220R -pinY clk_out2 0R -pinY locked 100R
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 400 -y 540 -swap {2 4 1 0 3 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 40L -pinY ext_reset_in 160L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 0L -pinY dcm_locked 140L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 100R
preplace inst rst_mig_200M -pg 1 -lvl 3 -x 780 -y 900 -swap {0 2 3 4 1 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 40L -pinY aux_reset_in 60L -pinY mb_debug_sys_rst 80L -pinY dcm_locked 20L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst swdio_tri_buffer_0 -pg 1 -lvl 7 -x 2860 -y 70 -swap {0 3 2 1} -defaultsOSRD -pinY swd_o 0L -pinY swd_i 20R -pinY swd_oe 20L -pinY swd_io 0R
preplace inst core_rst_inv -pg 1 -lvl 3 -x 780 -y 60 -defaultsOSRD -pinBusY Op1 0L -pinBusY Res 0R
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1190 -y 540 -swap {1 0 2} -defaultsOSRD -pinBusY Op1 20L -pinBusY Op2 0L -pinBusY Res 0R
preplace inst xlconcat_IRQ -pg 1 -lvl 3 -x 780 -y 1290 -swap {0 1 2 4 3 5} -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY In3 80L -pinBusY In4 60L -pinBusY dout 0R
preplace inst no_nmi -pg 1 -lvl 3 -x 780 -y 160 -defaultsOSRD -pinBusY dout 0R
preplace inst cfg_itcm_const -pg 1 -lvl 3 -x 780 -y 260 -defaultsOSRD -pinBusY dout 0R
preplace netloc core_rst_inv_Res 1 3 1 950 60n
preplace netloc proc_sys_reset_0_mb_reset 1 2 1 570 60n
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 1 4 220 460 NJ 460 NJ 460 1390
preplace netloc clk_in1_0_1 1 0 1 NJ 600
preplace netloc resetn_0_1 1 0 1 NJ 580
preplace netloc sys_mmcm_clk_out2 1 1 4 200 480 NJ 480 950 680 1450
preplace netloc sys_mmcm_locked 1 1 6 200 780 NJ 780 NJ 780 NJ 780 2010J 510 2570J
preplace netloc xlconstant_0_dout 1 3 1 NJ 160
preplace netloc cfg_itcm_const_dout 1 3 1 NJ 260
preplace netloc SWCLKTCK_0_1 1 0 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc CORTEXM3_AXI_0_SWDOEN 1 4 3 1410 90 NJ 90 NJ
preplace netloc CORTEXM3_AXI_0_SWDO 1 4 3 1390 70 NJ 70 NJ
preplace netloc swdio_tri_buffer_0_swd_i 1 3 5 990 440 1430J 150 NJ 150 NJ 150 3110
preplace netloc Net 1 7 1 NJ 70
preplace netloc xlconcat_0_dout 1 3 1 970 360n
preplace netloc ARESETN_1 1 2 3 NJ 620 NJ 620 1390
preplace netloc S00_ARESETN_1 1 2 3 NJ 640 NJ 640 1410
preplace netloc sys_mmcm_clk_out1 1 1 6 N 800 NJ 800 NJ 800 NJ 800 2050J 530 2670
preplace netloc mig_7series_0_ui_clk 1 2 6 610 840 NJ 840 1490 860 2170 990 2650 510 3050
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 7 220 760 570 760 NJ 760 NJ 760 1990J 490 NJ 490 3070
preplace netloc mig_7series_0_mmcm_locked 1 2 6 590 820 NJ 820 NJ 820 2090J 550 2610J 750 3050
preplace netloc M00_ARESETN_1 1 3 4 990 660 1430 840 2130 970 2630
preplace netloc ARESETN_2 1 3 3 NJ 980 NJ 980 2210
preplace netloc util_vector_logic_0_Res 1 4 1 1450 290n
preplace netloc acc_finsh_fbp 1 5 2 1910 310 NJ
preplace netloc acc_configurator_v1_0_0_start_fbp 1 4 4 1530 170 NJ 170 NJ 170 3110
preplace netloc img_base_addr_valid_1 1 4 4 1530 440 1930J 430 NJ 430 3070
preplace netloc img_base_addr_1 1 4 4 1550 420 1910J 410 NJ 410 3050
preplace netloc angle_base_addr_1 1 4 4 1510 460 1950J 450 NJ 450 3090
preplace netloc angle_base_addr_valid_1 1 4 4 1550 190 NJ 190 NJ 190 3050
preplace netloc acc_configurator_v1_0_0_soft_rstn 1 3 5 990 480 NJ 480 1970J 470 NJ 470 3110
preplace netloc xdma_0_axi_aclk 1 5 1 2150 890n
preplace netloc xdma_0_axi_aresetn 1 5 1 2190 910n
preplace netloc xdma_0_user_lnk_up 1 5 3 NJ 1790 2670J 1670 NJ
preplace netloc pcie_irq_gpio_io_o 1 2 5 610 1430 NJ 1430 NJ 1430 NJ 1430 2530
preplace netloc pcie_irq_gpio2_io_o 1 2 5 590 1450 NJ 1450 NJ 1450 NJ 1450 2510
preplace netloc cm3_irq_gpio_io_o 1 4 4 1550 1470 NJ 1470 2550J 1550 3050
preplace netloc axi_uartlite_0_interrupt 1 2 6 610 1230 NJ 1230 NJ 1230 1950J 1410 2670J 1390 3050
preplace netloc axi_timer_0_interrupt 1 2 6 590 1210 NJ 1210 NJ 1210 2070J 1390 2610J 1230 3050
preplace netloc axi_gpio_0_ip2intc_irpt 1 2 6 570 1850 NJ 1850 NJ 1850 NJ 1850 NJ 1850 3050
preplace netloc sys_rst_n_0_1 1 0 5 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ
preplace netloc util_ds_buf_1_IBUF_OUT 1 4 1 NJ 1550
preplace netloc axi_interconnect_LowSpeed_M03_AXI 1 6 1 2590 290n
preplace netloc mig_7series_0_DDR3 1 7 1 NJ 570
preplace netloc axi_uartlite_0_UART 1 7 1 NJ 1310
preplace netloc axi_interconnect_ddr_M00_AXI 1 6 1 N 610
preplace netloc S00_AXI_1 1 5 1 N 650
preplace netloc axi_interconnect_LowSpeed_M00_AXI 1 6 1 N 1290
preplace netloc xdma_0_M_AXI 1 5 1 2110 670n
preplace netloc acc_img_axi_mem 1 5 1 1890 310n
preplace netloc diff_clock_rtl_0_1 1 0 4 NJ 1570 NJ 1570 NJ 1570 NJ
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 1730
preplace netloc axi_interconnect_L1_M01_AXI 1 5 1 2030 700n
preplace netloc axi_interconnect_LowSpeed_M04_AXI 1 6 1 2590 1310n
preplace netloc CORTEXM3_AXI_0_CM3_SYS_AXI3 1 4 1 1470 220n
preplace netloc xdma_0_M_AXI_LITE 1 5 1 N 1550
preplace netloc xdma_0_pcie_mgt 1 5 3 NJ 1650 NJ 1650 NJ
preplace netloc axi_interconnect_LowSpeed_M02_AXI 1 6 1 N 1070
preplace netloc axi_gpio_0_GPIO2 1 7 1 NJ 1750
preplace netloc acc_angle_axi_mem 1 5 1 2070 330n
preplace netloc axi_interconnect_LowSpeed_M01_AXI 1 6 1 2570 1330n
levelinfo -pg 1 -10 110 400 780 1190 1720 2360 2860 3130
pagesize -pg 1 -db -bbox -sgen -130 0 3250 1860
",
   "Reduced Jogs_ScaleFactor":"0.661173",
   "Reduced Jogs_TopLeft":"1404,186",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ddr3 -pg 1 -lvl 8 -x 2770 -y 490 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 8 -x 2770 -y 1380 -defaultsOSRD
preplace port pcie_ref -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace port led -pg 1 -lvl 8 -x 2770 -y 1440 -defaultsOSRD
preplace port key -pg 1 -lvl 8 -x 2770 -y 1460 -defaultsOSRD
preplace port uart -pg 1 -lvl 8 -x 2770 -y 970 -defaultsOSRD
preplace port clk_in -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace port resetn_in -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port swclk -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port swdio -pg 1 -lvl 8 -x 2770 -y 60 -defaultsOSRD
preplace port lnk_up_led -pg 1 -lvl 8 -x 2770 -y 1540 -defaultsOSRD
preplace port pcie_rst_n -pg 1 -lvl 0 -x 0 -y 1450 -defaultsOSRD
preplace inst acc -pg 1 -lvl 5 -x 1640 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 89 92 91 87 90 93 86 88 94} -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2530 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 60 59 58 61} -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 5 -x 1640 -y 1430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 62 66 70 63 64 61 65 67 68 69} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 1180 -y 1380 -defaultsOSRD
preplace inst CORTEXM3_AXI_0 -pg 1 -lvl 4 -x 1180 -y 310 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 75 70 71 72 73 68 69 74 84 76 85 78 82 77 79 80 81 83 86} -defaultsOSRD
preplace inst acc_configurator_v1_0_0 -pg 1 -lvl 7 -x 2530 -y 270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 21 23 20 24 25 26 28 27} -defaultsOSRD
preplace inst pcie_irq -pg 1 -lvl 6 -x 2110 -y 1260 -defaultsOSRD
preplace inst cm3_irq -pg 1 -lvl 7 -x 2530 -y 1140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2530 -y 1460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24} -defaultsOSRD
preplace inst axi_interconnect_L1 -pg 1 -lvl 5 -x 1640 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 96 92 97 93 98 94 99 95} -defaultsOSRD
preplace inst axi_interconnect_LowSpeed -pg 1 -lvl 6 -x 2110 -y 960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 60 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 100 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 20 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 80 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 123 132 129 121 128 124 131 130 125 120 127 133 126 122} -defaultsOSRD
preplace inst axi_interconnect_ddr -pg 1 -lvl 6 -x 2110 -y 490 -swap {76 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 36 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 200 205 201 196 202 197 203 198 206 207 204 199} -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -x 2530 -y 790 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 24 25 20 21 22 23 26 19 18} -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2530 -y 980 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD
preplace inst sys_mmcm -pg 1 -lvl 1 -x 110 -y 700 -swap {0 1 4 2 3} -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 390 -y 600 -swap {2 4 1 0 3 5 6 7 8 9} -defaultsOSRD
preplace inst rst_mig_100M -pg 1 -lvl 3 -x 760 -y 840 -swap {0 2 3 4 1 6 7 8 9 5} -defaultsOSRD
preplace inst swdio_tri_buffer_0 -pg 1 -lvl 7 -x 2530 -y 70 -swap {0 3 2 1} -defaultsOSRD
preplace inst core_rst_inv -pg 1 -lvl 3 -x 760 -y 560 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1180 -y 560 -swap {1 0 2} -defaultsOSRD
preplace inst xlconcat_IRQ -pg 1 -lvl 3 -x 760 -y 1060 -swap {0 1 2 4 3 5} -defaultsOSRD
preplace inst no_nmi -pg 1 -lvl 3 -x 760 -y 230 -defaultsOSRD
preplace inst cfg_itcm_const -pg 1 -lvl 3 -x 760 -y 330 -defaultsOSRD
preplace netloc core_rst_inv_Res 1 3 1 940 210n
preplace netloc proc_sys_reset_0_mb_reset 1 2 1 NJ 560
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 1 4 200 480 NJ 480 NJ 480 1380
preplace netloc clk_in1_0_1 1 0 1 NJ 710
preplace netloc resetn_0_1 1 0 1 NJ 690
preplace netloc sys_mmcm_clk_out2 1 1 4 210 700 NJ 700 960 660 1460
preplace netloc sys_mmcm_locked 1 1 6 200 710 NJ 710 NJ 710 1400J 720 NJ 720 2270
preplace netloc xlconstant_0_dout 1 3 1 930J 230n
preplace netloc cfg_itcm_const_dout 1 3 1 NJ 330
preplace netloc SWCLKTCK_0_1 1 0 4 NJ 390 NJ 390 NJ 390 950J
preplace netloc CORTEXM3_AXI_0_SWDOEN 1 4 3 1390 80 NJ 80 NJ
preplace netloc CORTEXM3_AXI_0_SWDO 1 4 3 1380 60 NJ 60 NJ
preplace netloc swdio_tri_buffer_0_swd_i 1 3 5 980 470 1400J 140 NJ 140 NJ 140 2750
preplace netloc Net 1 7 1 NJ 60
preplace netloc xlconcat_0_dout 1 3 1 970 390n
preplace netloc ARESETN_1 1 2 3 560J 630 NJ 630 1430
preplace netloc S00_ARESETN_1 1 2 3 NJ 640 NJ 640 1390
preplace netloc sys_mmcm_clk_out1 1 1 6 NJ 720 NJ 720 NJ 720 1380J 730 NJ 730 2290
preplace netloc mig_7series_0_ui_clk 1 2 6 560 730 NJ 730 1440 710 1960 710 2320 630 2730
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 7 220 840 570 940 NJ 940 NJ 940 1910J 750 2330J 680 2740
preplace netloc mig_7series_0_mmcm_locked 1 2 6 570 740 NJ 740 NJ 740 NJ 740 2300J 670 2720
preplace netloc M00_ARESETN_1 1 3 4 980 650 1470 700 1950 700 2310
preplace netloc ARESETN_2 1 3 3 NJ 880 NJ 880 1880
preplace netloc util_vector_logic_0_Res 1 4 1 1410 260n
preplace netloc acc_finsh_fbp 1 5 2 1820 240 2270J
preplace netloc acc_configurator_v1_0_0_start_fbp 1 4 4 1440 160 NJ 160 NJ 160 2720
preplace netloc img_base_addr_valid_1 1 4 4 1460 400 1850J 260 2260J 390 2730
preplace netloc img_base_addr_1 1 4 4 1450 390 1840J 250 2330J 380 2720
preplace netloc angle_base_addr_1 1 4 4 1470 410 1860J 270 2300J 400 2740
preplace netloc angle_base_addr_valid_1 1 4 4 1430 150 NJ 150 NJ 150 2750
preplace netloc acc_configurator_v1_0_0_soft_rstn 1 3 5 980 490 1420J 420 1870J 280 2290J 410 2750
preplace netloc xdma_0_axi_aclk 1 5 1 1920 620n
preplace netloc xdma_0_axi_aresetn 1 5 1 1940 640n
preplace netloc xdma_0_user_lnk_up 1 5 3 1890J 1540 NJ 1540 NJ
preplace netloc pcie_irq_gpio_io_o 1 2 5 590 1170 NJ 1170 NJ 1170 NJ 1170 2260
preplace netloc pcie_irq_gpio2_io_o 1 2 5 580 1260 NJ 1260 NJ 1260 1840J 1350 2260
preplace netloc cm3_irq_gpio_io_o 1 4 4 1450 1270 1830J 1360 NJ 1360 2720
preplace netloc axi_uartlite_0_interrupt 1 2 6 570 1160 NJ 1160 NJ 1160 NJ 1160 2280J 1060 2720
preplace netloc axi_timer_0_interrupt 1 2 6 560 950 NJ 950 NJ 950 1930J 760 2300J 900 2720
preplace netloc axi_gpio_0_ip2intc_irpt 1 2 6 560 1280 NJ 1280 NJ 1280 1810J 1370 NJ 1370 2720
preplace netloc sys_rst_n_0_1 1 0 5 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc util_ds_buf_1_IBUF_OUT 1 4 1 1390J 1370n
preplace netloc xdma_0_pcie_mgt 1 5 3 NJ 1380 NJ 1380 NJ
preplace netloc axi_interconnect_L1_M01_AXI 1 5 1 1900 570n
preplace netloc axi_interconnect_LowSpeed_M03_AXI 1 6 1 2280 240n
preplace netloc axi_interconnect_LowSpeed_M04_AXI 1 6 1 2290 980n
preplace netloc axi_uartlite_0_UART 1 7 1 NJ 970
preplace netloc axi_interconnect_LowSpeed_M01_AXI 1 6 1 2270 1000n
preplace netloc axi_interconnect_LowSpeed_M00_AXI 1 6 1 N 960
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 1440
preplace netloc xdma_0_M_AXI_LITE 1 5 1 1820 1240n
preplace netloc axi_interconnect_ddr_M00_AXI 1 6 1 N 490
preplace netloc diff_clock_rtl_0_1 1 0 4 NJ 1380 NJ 1380 NJ 1380 NJ
preplace netloc CORTEXM3_AXI_0_CM3_SYS_AXI3 1 4 1 1430 240n
preplace netloc S00_AXI_1 1 5 1 1880 380n
preplace netloc acc_img_axi_mem 1 5 1 1830 250n
preplace netloc mig_7series_0_DDR3 1 7 1 NJ 490
preplace netloc axi_gpio_0_GPIO2 1 7 1 NJ 1460
preplace netloc axi_interconnect_LowSpeed_M02_AXI 1 6 1 2340 740n
preplace netloc acc_angle_axi_mem 1 5 1 1810 270n
preplace netloc xdma_0_M_AXI 1 5 1 1890 400n
levelinfo -pg 1 0 110 390 760 1180 1640 2110 2530 2770
pagesize -pg 1 -db -bbox -sgen -120 0 2890 1580
"
}
{
   "da_board_cnt":"6",
   "da_xdma_cnt":"2"
}
