

================================================================
== Vivado HLS Report for 'Conv1DMac_new424'
================================================================
* Date:           Wed May 10 08:52:10 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     605|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       24|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     377|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       24|      0|     377|     916|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+-------+---+----+
    |                 Instance                |               Module               | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+------------------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_U182  |computeS3_mux_646yd2_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_U183  |computeS3_mux_646yd2_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_U184  |computeS3_mux_646yd2_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_U185  |computeS3_mux_646yd2_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    +-----------------------------------------+------------------------------------+---------+-------+---+----+
    |Total                                    |                                    |        0|      0|  0|  68|
    +-----------------------------------------+------------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights18_m_weights_3_U  |Conv1DMac_new424_5jm  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights18_m_weights_2_U  |Conv1DMac_new424_6jw  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights18_m_weights_1_U  |Conv1DMac_new424_7jG  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights18_m_weights_s_U  |Conv1DMac_new424_8jQ  |        6|  0|   0|  16384|    6|     1|        98304|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       24|  0|   0|  65536|   24|     4|       393216|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_542_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_2_fu_612_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_3_fu_682_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_s_fu_472_p2                |     *    |      0|  0|  41|           6|           8|
    |indvar_flatten_next5_fu_311_p2    |     +    |      0|  0|  28|           1|          21|
    |indvar_flatten_op_fu_443_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_777_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_800_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_823_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_846_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_365_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_21_1_fu_1144_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_2_fu_1283_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_3_fu_1422_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_1005_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_437_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_771_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_794_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_817_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_840_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_69_fu_425_p2                  |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_786_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_809_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_832_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_763_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_88_mid_fu_359_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten5_fu_305_p2       |   icmp   |      0|  0|  18|          21|          22|
    |exitcond_flatten_fu_317_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_255_1_fu_602_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_2_fu_672_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_3_fu_742_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_87_fu_532_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_881_fu_353_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |tmp_89_fu_431_p2                  |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_72_fu_508_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_76_fu_578_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_80_fu_648_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_84_fu_718_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_851_fu_371_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_449_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_413_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_323_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_405_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_339_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_377_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_87_mid2_fu_397_p3             |  select  |      0|  0|  14|           1|          14|
    |tmp_87_mid_fu_331_p3              |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_347_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 605|         266|         282|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten5_reg_229    |   9|          2|   21|         42|
    |indvar_flatten_reg_240     |   9|          2|   16|         32|
    |macRegisters_0_V_1_fu_148  |   9|          2|    8|         16|
    |macRegisters_1_V_1_fu_152  |   9|          2|    8|         16|
    |macRegisters_2_V_1_fu_156  |   9|          2|    8|         16|
    |macRegisters_3_V_1_fu_160  |   9|          2|    8|         16|
    |nm_reg_251                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_262                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   92|        186|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten5_reg_1465  |   1|   0|    1|          0|
    |indvar_flatten5_reg_229     |  21|   0|   21|          0|
    |indvar_flatten_reg_240      |  16|   0|   16|          0|
    |macRegisters_0_V_1_fu_148   |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_152   |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_156   |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_160   |   8|   0|    8|          0|
    |nm_reg_251                  |   7|   0|    7|          0|
    |nm_t_mid2_reg_1474          |   6|   0|    6|          0|
    |p_Val2_21_1_reg_1591        |   8|   0|    8|          0|
    |p_Val2_21_2_reg_1596        |   8|   0|    8|          0|
    |p_Val2_21_3_reg_1601        |   8|   0|    8|          0|
    |p_Val2_5_reg_1586           |   8|   0|    8|          0|
    |sf_reg_262                  |   9|   0|    9|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_255_1_reg_1551          |   1|   0|    1|          0|
    |tmp_255_2_reg_1566          |   1|   0|    1|          0|
    |tmp_255_3_reg_1581          |   1|   0|    1|          0|
    |tmp_52_reg_1526             |   7|   0|    7|          0|
    |tmp_55_reg_1541             |   7|   0|    7|          0|
    |tmp_58_reg_1556             |   7|   0|    7|          0|
    |tmp_61_reg_1571             |   7|   0|    7|          0|
    |tmp_69_reg_1487             |  14|   0|   14|          0|
    |tmp_87_reg_1536             |   1|   0|    1|          0|
    |tmp_89_reg_1492             |   1|   0|    1|          0|
    |tmp_912_reg_1531            |   1|   0|    1|          0|
    |tmp_915_reg_1546            |   1|   0|    1|          0|
    |tmp_918_reg_1561            |   1|   0|    1|          0|
    |tmp_921_reg_1576            |   1|   0|    1|          0|
    |exitcond_flatten5_reg_1465  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1474          |  64|  32|    6|          0|
    |tmp_89_reg_1492             |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 377|  96|  193|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new424 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

