// Seed: 1642296139
macromodule module_0 (
    output wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output uwire id_4,
    input  uwire id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    output wand id_8,
    output wor id_9,
    input tri id_10,
    output tri0 id_11,
    output wire id_12,
    output supply0 id_13,
    input uwire id_14,
    output wand id_15,
    output supply0 id_16,
    input tri1 id_17,
    output wand id_18,
    output supply0 id_19,
    input supply1 id_20,
    input uwire id_21,
    output wand id_22,
    input wor id_23,
    input tri0 id_24,
    input wand id_25,
    input wire id_26,
    input uwire id_27,
    output uwire id_28,
    input supply0 id_29,
    output wire id_30,
    input tri0 id_31,
    output wand id_32,
    output wand id_33,
    output tri0 id_34,
    input tri0 id_35,
    input supply1 id_36,
    input tri0 id_37,
    input tri0 id_38,
    input tri1 id_39
    , id_49,
    input tri id_40,
    inout wor id_41,
    input tri1 id_42,
    input supply1 id_43,
    output tri1 id_44,
    output uwire id_45,
    output supply1 id_46,
    input tri1 id_47
);
  assign id_49 = 1;
  module_0(
      id_44, id_13, id_43, id_24, id_44, id_40
  );
endmodule
