
---------- Begin Simulation Statistics ----------
final_tick                               120508017789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76366                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792100                       # Number of bytes of host memory used
host_op_rate                                   122664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   130.95                       # Real time elapsed on the host
host_tick_rate                               19684773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002578                       # Number of seconds simulated
sim_ticks                                  2577712750                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              547                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 547                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    53                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       646501                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20387                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       870517                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       504380                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       646501                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       142121                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          954001                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41000                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2594                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14098785                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7123787                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20410                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1287581                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1253701                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      4977853                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.226840                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.137853                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       714388     14.35%     14.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1883574     37.84%     52.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       424200      8.52%     60.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       193450      3.89%     64.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       156159      3.14%     67.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       134827      2.71%     70.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       134725      2.71%     73.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48949      0.98%     74.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1287581     25.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      4977853                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.515540                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.515540                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2230251                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17666906                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           563305                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1567422                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20639                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        764060                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3685847                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    59                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407827                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    79                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              954001                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            855080                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4255849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10966325                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41278                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185049                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       869027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       545380                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.127151                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5145682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.480022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.557030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2329097     45.26%     45.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           141418      2.75%     48.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           103573      2.01%     50.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147260      2.86%     52.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180986      3.52%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           340212      6.61%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169989      3.30%     66.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193369      3.76%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1539778     29.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5145682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2768369                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378637                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34167                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789540                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.259970                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5087845                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407827                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148256                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712975                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1424432                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17316497                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3680018                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34062                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16806464                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         14806                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20639                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         14925                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383045                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       117421                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        30870                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28735                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27003029                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16789152                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498460                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13459918                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.256612                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16796255                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29033397                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13110045                       # number of integer regfile writes
system.switch_cpus.ipc                       1.939712                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.939712                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100258      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10439305     61.99%     62.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88156      0.52%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35219      0.21%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343122      2.04%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       130040      0.77%     66.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163098      0.97%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63044      0.37%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142182      0.84%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           56      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180037      1.07%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23617      0.14%     69.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13189      0.08%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3404751     20.22%     89.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409361      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283625      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          482      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16840528                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1598772                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3176675                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560391                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1913656                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              194100                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011526                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117716     60.65%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            104      0.05%     60.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3426      1.77%     62.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            20      0.01%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1555      0.80%     63.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10053      5.18%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          54601     28.13%     96.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           422      0.22%     96.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6203      3.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15335598                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35921394                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15228761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16656795                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17316491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16840528                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1253692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77233                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1775114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5145682                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.272749                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.221499                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       609265     11.84%     11.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       607988     11.82%     23.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       883994     17.18%     40.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       838707     16.30%     57.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       726203     14.11%     71.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       618649     12.02%     83.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       342359      6.65%     89.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       251916      4.90%     94.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       266601      5.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5145682                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.266577                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              855104                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       402279                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       326463                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1424432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6739454                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5155405                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          193326                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         144654                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           867385                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         529591                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2237                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      55001226                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17549400                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22520394                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2016413                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1137120                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20639                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2047914                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1768076                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3037735                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30052507                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4027256                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21006709                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34801429                       # The number of ROB writes
system.switch_cpus.timesIdled                     143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1004                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1551                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1551                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2555                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3181998                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13378750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2577712750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5320                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6073                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2827776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2866240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             989                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26594                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001203                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034668                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26562     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     32      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26594                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44208500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37857000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            538500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          235                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23350                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23585                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          235                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23350                       # number of overall hits
system.l2.overall_hits::total                   23585                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1888                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2020                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          124                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1888                       # number of overall misses
system.l2.overall_misses::total                  2020                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    150433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        161437000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11004000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    150433000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       161437000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25238                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25605                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25238                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25605                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.345404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.074808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078891                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.345404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.074808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078891                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88741.935484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79678.495763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79919.306931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88741.935484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79678.495763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79919.306931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  25                       # number of writebacks
system.l2.writebacks::total                        25                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2547                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    131553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    141317000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     34646103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    131553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    175963103                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.345404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.074808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.345404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.074808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78741.935484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69678.495763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70237.077535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64759.071028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78741.935484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69678.495763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69086.416569                       # average overall mshr miss latency
system.l2.replacements                             65                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18940                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          240                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          535                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            535                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     34646103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     34646103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64759.071028                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64759.071028                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        17620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17620                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1551                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    120518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     120518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.080856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.080903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77753.870968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77703.739523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    105018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    105018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.080856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.080851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67753.870968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67753.870968                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.345404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.349030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88741.935484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.345404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.343490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78741.935484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78741.935484                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     29914500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29914500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.055702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88504.437870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87214.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     26534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.055702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78504.437870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78504.437870                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2249.904173                       # Cycle average of tags in use
system.l2.tags.total_refs                         440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        65                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.769231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.539356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.954722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   462.490504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   100.901738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1676.017860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.112913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.024634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.409184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.549293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          488                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1893                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.128662                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.480713                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    202821                       # Number of tag accesses
system.l2.tags.data_accesses                   202821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       120832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             163520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             49656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            148969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     13283094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3078698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     46875665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63436083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        49656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3078698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3128355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         620705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               620705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         620705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            49656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           148969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     13283094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3078698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     46875665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             64056788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     29184256                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                76640506                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11530.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30280.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.532039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.956616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.138999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          153     29.71%     29.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          136     26.41%     56.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           74     14.37%     70.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52     10.10%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      2.52%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      1.94%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.94%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      4.08%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46      8.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          515                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 161984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  163008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        62.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2575935000                       # Total gap between requests
system.mem_ctrls.avgGap                    1001529.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        34240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         7936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       119808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 13283093.703904751688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3078698.353802222759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 46478413.857401296496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           25                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     17867504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4657500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     54115502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     33397.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37560.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28662.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1420860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               755205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5197920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     203445840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        154810290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        859323840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1224953955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.209643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2232628250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    259014250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2256240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1199220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12873420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     203445840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        280247340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        753816960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1253839020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.415339                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1957332250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    534310250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2577702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       854675                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           854688                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       854675                       # number of overall hits
system.cpu.icache.overall_hits::total          854688                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          405                       # number of overall misses
system.cpu.icache.overall_misses::total           407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15914500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15914500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15914500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15914500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       855080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       855095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       855080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       855095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000476                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000476                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 39295.061728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39101.965602                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 39295.061728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39101.965602                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          359                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14034000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14034000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000420                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 39091.922006                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39091.922006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 39091.922006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39091.922006                       # average overall mshr miss latency
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       854675                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          854688                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15914500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15914500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       855080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       855095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 39295.061728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39101.965602                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14034000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14034000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 39091.922006                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39091.922006                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            174.041667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1710551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1710551                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4669931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4669933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4669931                       # number of overall hits
system.cpu.dcache.overall_hits::total         4669933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26364                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26358                       # number of overall misses
system.cpu.dcache.overall_misses::total         26364                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    475754996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    475754996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    475754996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    475754996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4696289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4696297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4696289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4696297                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005613                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18049.738068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18045.630253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18049.738068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18045.630253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.919463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18940                       # number of writebacks
system.cpu.dcache.writebacks::total             18940                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1120                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    434904496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    434904496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    434904496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    434904496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17232.129963                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17232.129963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17232.129963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17232.129963                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3295570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3295571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    122260500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    122260500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3302758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3302764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17008.973289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16997.150007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    100580000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100580000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16575.477917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16575.477917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    353494496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    353494496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18439.984142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18439.022273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    334324496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    334324496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17439.984142                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17439.984142                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508017789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.021343                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2238963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.442733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.021255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9417838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9417838                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120515438284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793676                       # Number of bytes of host memory used
host_op_rate                                   166938                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   384.14                       # Real time elapsed on the host
host_tick_rate                               19317013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007420                       # Number of seconds simulated
sim_ticks                                  7420495000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              182                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 182                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    14                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1761107                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55487                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2560899                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1489722                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1761107                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       271385                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2798899                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117350                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4608                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42264126                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21350335                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55487                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3798563                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3555592                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14367286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.345477                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.124543                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1610993     11.21%     11.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5668113     39.45%     50.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1187849      8.27%     58.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       579360      4.03%     62.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       437287      3.04%     66.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       503218      3.50%     69.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       443525      3.09%     72.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138378      0.96%     73.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3798563     26.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14367286                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.494700                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.494700                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6218080                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52588375                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1649364                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4523576                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          56118                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2393278                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11079955                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    78                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4235204                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   169                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2798899                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2542117                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12214149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32697631                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          112236                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.188592                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2570149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1607072                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.203197                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14840416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.587025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.553676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6455123     43.50%     43.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           406330      2.74%     46.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           328924      2.22%     48.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           438609      2.96%     51.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           557164      3.75%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1008948      6.80%     61.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           499295      3.36%     65.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           584414      3.94%     69.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4561609     30.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14840416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8165069                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4067508                       # number of floating regfile writes
system.switch_cpus.idleCycles                     574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95083                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2326367                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.380688                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15298095                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4235204                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          419699                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11152691                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4280990                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51621067                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11062891                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        91833                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50172750                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          5130                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          56118                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5451                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          407                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1196340                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          740                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       317939                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        79648                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          740                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        79659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80882020                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50125927                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497399                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40230652                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.377533                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50145638                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87010289                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39191847                       # number of integer regfile writes
system.switch_cpus.ipc                       2.021429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.021429                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298119      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31103412     61.88%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       256882      0.51%     62.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103072      0.21%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1019937      2.03%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383144      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475770      0.95%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190558      0.38%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413583      0.82%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          158      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523573      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68746      0.14%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38281      0.08%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10255840     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4239297      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       829361      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1367      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50264588                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4711005                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9357069                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596799                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5609130                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              576976                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011479                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          343608     59.55%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            192      0.03%     59.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9888      1.71%     61.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            67      0.01%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            5      0.00%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6821      1.18%     62.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29874      5.18%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         165994     28.77%     96.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1657      0.29%     96.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        18870      3.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45832440                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    106817019                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45529128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49568257                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51621036                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50264588                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           31                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3555587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       227525                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5060925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14840416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.387007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.180769                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1407369      9.48%      9.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1738050     11.71%     21.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2529407     17.04%     38.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2545365     17.15%     55.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2174355     14.65%     70.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1851959     12.48%     82.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1057032      7.12%     89.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       762810      5.14%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       774069      5.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14840416                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.386876                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2542117                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       918552                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       682552                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11152691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4280990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20155871                       # number of misc regfile reads
system.switch_cpus.numCycles                 14840990                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          481383                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         361065                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2631496                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         900729                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8095                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164285228                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52266387                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67165521                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5905000                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3655784                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          56118                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5766419                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5011556                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8932031                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89854723                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13107124                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62189744                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103716753                       # The number of ROB writes
system.switch_cpus.timesIdled                     167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          429                       # Transaction distribution
system.membus.trans_dist::CleanEvict              156                       # Transaction distribution
system.membus.trans_dist::ReadExReq               782                       # Transaction distribution
system.membus.trans_dist::ReadExResp              782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       101888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       101888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  101888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1163                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3729000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6123500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7420495000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          677                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17259                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18542                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9111616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9198720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             981                       # Total snoops (count)
system.tol2bus.snoopTraffic                     27456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81344                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001598                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81214     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    130      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81344                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143726500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119518500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1028495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          677                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78687                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79364                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          677                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78687                       # number of overall hits
system.l2.overall_hits::total                   79364                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          992                       # number of demand (read+write) misses
system.l2.demand_misses::total                    999                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          992                       # number of overall misses
system.l2.overall_misses::total                   999                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     74206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         74796500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       590500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     74206000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        74796500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.010234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.012450                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012431                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.010234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.012450                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012431                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74804.435484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74871.371371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74804.435484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74871.371371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         8                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 429                       # number of writebacks
system.l2.writebacks::total                       429                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1163                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     64286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     64806500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     11695875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     64286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76502375                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.010234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.012450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.010234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.012450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014472                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64804.435484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64871.371371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71316.310976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64804.435484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65780.202064                       # average overall mshr miss latency
system.l2.replacements                            699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          677                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              677                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          677                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          677                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          164                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            164                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     11695875                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11695875                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71316.310976                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71316.310976                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        60355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 782                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     56498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      56498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.012791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72248.081841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72248.081841                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     48678000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48678000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.012791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62248.081841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62248.081841                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       590500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       590500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.010234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84357.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84357.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.010234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74357.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74357.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     17708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.011326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84323.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84323.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     15608000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15608000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.011326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74323.809524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74323.809524                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2869.276668                       # Cycle average of tags in use
system.l2.tags.total_refs                      211027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3740                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.424332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.372128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.304102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   593.301513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    90.132324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2169.166600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.144849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.022005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.529582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.700507                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2388                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.149414                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593018                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    644120                       # Number of tag accesses
system.l2.tags.data_accesses                   644120                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7420495000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher        10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        63488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           27456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher      1414461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        60373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      8555763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10030598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        60373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3700023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3700023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3700023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1414461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        60373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      8555763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13730620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006531624500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                389                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        429                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               74                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13303250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31978250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13356.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32106.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.035129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.884976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.816594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          166     38.88%     38.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          144     33.72%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45     10.54%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      6.56%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.04%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.87%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.64%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.64%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.994837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    542.956888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            21     91.30%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.913043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.868851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.311247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     17.39%     17.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      4.35%     21.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     65.22%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.35%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      4.35%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  63744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   26368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                27456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         8.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7383874000                       # Total gap between requests
system.mem_ctrls.avgGap                    4638111.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        52864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1405836.133573299274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 60373.330889650890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 7124053.044978804886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3553401.760933738202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          429                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      6555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       232000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     25190500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201603163000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     39974.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33142.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25393.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 469937442.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1385160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2820300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             532440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        266502930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2625046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3482775540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.345447                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6821807500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    350907500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1663620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               884235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4291140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1618200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        391672650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2519640480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3505522245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.410836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6546644500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    626070500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9998197500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3396069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3396082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3396069                       # number of overall hits
system.cpu.icache.overall_hits::total         3396082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1128                       # number of overall misses
system.cpu.icache.overall_misses::total          1130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25607500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25607500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25607500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25607500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3397197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3397212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3397197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3397212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000332                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000332                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22701.684397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22661.504425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22701.684397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22661.504425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          917                       # number of writebacks
system.cpu.icache.writebacks::total               917                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1043                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22814000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22814000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22814000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000307                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21873.441994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21873.441994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21873.441994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21873.441994                       # average overall mshr miss latency
system.cpu.icache.replacements                    917                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3396069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3396082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25607500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25607500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3397197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3397212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22701.684397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22661.504425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22814000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22814000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21873.441994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21873.441994                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3397127                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1045                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3250.839234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6795469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6795469                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18672566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18672568                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18672566                       # number of overall hits
system.cpu.dcache.overall_hits::total        18672568                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108623                       # number of overall misses
system.cpu.dcache.overall_misses::total        108629                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1610135990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1610135990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1610135990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1610135990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18781189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18781197                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18781189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18781197                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14823.158907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14822.340167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14823.158907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14822.340167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6518                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               642                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.152648                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81630                       # number of writebacks
system.cpu.dcache.writebacks::total             81630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3706                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104917                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1459137990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1459137990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1459137990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1459137990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 13907.545870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13907.545870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 13907.545870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13907.545870                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13157969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13157970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    413466500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    413466500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13186285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13186291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14601.868202                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14599.290279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3706                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    342775500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    342775500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13928.301503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13928.301503                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1196669490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1196669490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14901.185326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14900.999776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1116362490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1116362490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13901.185326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13901.185326                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120515438284000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.084393                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18777491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104923                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.964488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.084122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37667317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37667317                       # Number of data accesses

---------- End Simulation Statistics   ----------
