//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg
<Physical Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst
<Timing Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc
<Version>: V1.9.8.11 Education
<Part Number>: GW2AR-LV18QN88C8/I7
<Device>: GW2AR-18
<Device Version>: C
<Created Time>: Sat Jul 01 15:00:55 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 0.95V 85C C8/I7
<Hold Delay Model>:Fast 1.05V 0C C8/I7
<Numbers of Paths Analyzed>:11702
<Numbers of Endpoints Analyzed>:6915
<Numbers of Falling Endpoints>:3
<Numbers of Setup Violated Endpoints>:90
<Numbers of Hold Violated Endpoints>:14

2.2 Clock Summary
                      Clock Name                         Type       Period     Frequency    Rise      Fall        Source     Master                  Objects                
 ==================================================== =========== =========== ============ ======= =========== ============ ========= ===================================== 
  clk                                                  Base        37.037      27.000MHz    0.000   18.518                             clk                                  
  clk_50                                               Base        20.000      50.000MHz    0.000   10.000                             clk_50                               
  clk_125                                              Base        8.000       125.000MHz   0.000   4.000                              clk_125                              
  clk_135                                              Generated   7.407       135.000MHz   0.000   3.704       clk          clk       clk_135                              
  clk_audio                                            Generated   22666.643   0.044MHz     0.000   11333.321   clk          clk       clk_audio                            
  clk_sdramp                                           Generated   12.346      81.000MHz    6.173   0.000       clk          clk       clk_sdramp                           
  clk_sdram                                            Generated   12.346      81.000MHz    0.000   6.173       clk          clk       clk_sdram                            
  clk_cpu                                              Generated   280.000     3.571MHz     0.000   140.000     clk_50       clk_50    clk_cpu                              
  clk_grom                                             Generated   2240.000    0.446MHz     0.000   1120.000    clk_50       clk_50    clk_grom                             
  clk_SCK                                              Generated   1104.000    0.906MHz     0.000   552.000     clk_125      clk_125   clk_SCK                              
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       Generated   7.407       135.000MHz   0.000   3.704       clk_ibuf/I   clk       clk_135_inst/rpll_inst/CLKOUTP       
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       Generated   14.815      67.500MHz    0.000   7.407       clk_ibuf/I   clk       clk_135_inst/rpll_inst/CLKOUTD       
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      Generated   22.222      45.000MHz    0.000   11.111      clk_ibuf/I   clk       clk_135_inst/rpll_inst/CLKOUTD3      
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    Generated   24.691      40.500MHz    0.000   12.346      clk_ibuf/I   clk       clk_sdramp_inst/rpll_inst/CLKOUTD    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   Generated   37.037      27.000MHz    0.000   18.519      clk_ibuf/I   clk       clk_sdramp_inst/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level   Entity  
 ===== ============ ============== ============== ======= ======== 
  1     clk          27.000(MHz)    85.076(MHz)    10      TOP     
  2     clk_50       50.000(MHz)    349.287(MHz)   4       TOP     
  3     clk_125      125.000(MHz)   227.734(MHz)   5       TOP     
  4     clk_audio    0.044(MHz)     438.356(MHz)   3       TOP     
  5     clk_sdramp   81.000(MHz)    152.361(MHz)   5       TOP     
  6     clk_sdram    81.000(MHz)    288.044(MHz)   2       TOP     
No timing paths to get frequency of clk_135!
No timing paths to get frequency of clk_cpu!
No timing paths to get frequency of clk_grom!
No timing paths to get frequency of clk_SCK!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                      Clock Name                       Analysis Type   EndPoints TNS   Number of EndPoints  
 ==================================================== =============== =============== ===================== 
  clk                                                  setup           0.000           0                    
  clk                                                  hold            0.000           0                    
  clk_50                                               setup           0.000           0                    
  clk_50                                               hold            0.000           0                    
  clk_125                                              setup           0.000           0                    
  clk_125                                              hold            0.000           0                    
  clk_135                                              setup           0.000           0                    
  clk_135                                              hold            0.000           0                    
  clk_audio                                            setup           0.000           0                    
  clk_audio                                            hold            0.000           0                    
  clk_sdramp                                           setup           0.000           0                    
  clk_sdramp                                           hold            0.000           0                    
  clk_sdram                                            setup           0.000           0                    
  clk_sdram                                            hold            0.000           0                    
  clk_cpu                                              setup           0.000           0                    
  clk_cpu                                              hold            0.000           0                    
  clk_grom                                             setup           0.000           0                    
  clk_grom                                             hold            0.000           0                    
  clk_SCK                                              setup           0.000           0                    
  clk_SCK                                              hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack         From Node                          To Node                       From Clock      To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ======================= ============================================ ================ ============= ========== ============ ============ 
  1             -7.720       rst_n_s0/Q              SPI_MCP3202/r_MOSI_s1/D                      clk:[R]          clk_125:[R]   0.001      0.827        6.824       
  2             -7.159       rst_n_s0/Q              SPI_MCP3202/r_DATA_6_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        6.263       
  3             -7.159       rst_n_s0/Q              SPI_MCP3202/r_DATA_7_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        6.263       
  4             -7.045       rst_n_s0/Q              SPI_MCP3202/r_DATA_11_s0/CE                  clk:[R]          clk_125:[R]   0.001      0.827        6.149       
  5             -6.863       rst_n_s0/Q              SPI_MCP3202/r_DATA_5_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        5.967       
  6             -6.752       rst_n_s0/Q              SPI_MCP3202/r_DATA_8_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        5.856       
  7             -6.672       rst_n_s0/Q              SPI_MCP3202/r_DATA_9_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        5.776       
  8             -6.479       rst_n_s0/Q              SPI_MCP3202/r_STATE_1_s1/CE                  clk:[R]          clk_125:[R]   0.001      0.827        5.583       
  9             -6.380       rst_n_s0/Q              SPI_MCP3202/r_DATA_4_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        5.484       
  10            -6.249       rst_n_s0/Q              SPI_MCP3202/r_DATA_10_s0/CE                  clk:[R]          clk_125:[R]   0.001      0.827        5.353       
  11            -6.237       rst_n_s0/Q              SPI_MCP3202/r_DATA_3_s0/CE                   clk:[R]          clk_125:[R]   0.001      0.827        5.341       
  12            -6.083       rst_n_s0/Q              SPI_MCP3202/r_STATE_0_s2/CE                  clk:[R]          clk_125:[R]   0.001      0.827        5.188       
  13            -5.953       rst_n_s0/Q              SPI_MCP3202/r_STATE_0_s2/D                   clk:[R]          clk_125:[R]   0.001      0.827        5.057       
  14            -5.850       rst_n_s0/Q              SPI_MCP3202/r_DV_s1/CE                       clk:[R]          clk_125:[R]   0.001      0.827        4.954       
  15            -5.616       rst_n_s0/Q              SPI_MCP3202/sample_counter_1_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.720       
  16            -5.616       rst_n_s0/Q              SPI_MCP3202/sample_counter_4_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.720       
  17            -5.611       rst_n_s0/Q              SPI_MCP3202/r_STATE_1_s1/D                   clk:[R]          clk_125:[R]   0.001      0.827        4.715       
  18            -5.610       rst_n_s0/Q              SPI_MCP3202/sample_counter_2_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.714       
  19            -5.610       rst_n_s0/Q              SPI_MCP3202/sample_counter_3_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.714       
  20            -5.486       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE   clk_sdramp:[R]   clk:[R]       6.173      -1.652       13.241      
  21            -5.486       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE   clk_sdramp:[R]   clk:[R]       6.173      -1.652       13.241      
  22            -5.450       rst_n_s0/Q              SPI_MCP3202/sample_counter_11_s0/RESET       clk:[R]          clk_125:[R]   0.001      0.827        4.554       
  23            -5.450       rst_n_s0/Q              SPI_MCP3202/sample_counter_6_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.554       
  24            -5.450       rst_n_s0/Q              SPI_MCP3202/sample_counter_7_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.554       
  25            -5.450       rst_n_s0/Q              SPI_MCP3202/sample_counter_8_s0/RESET        clk:[R]          clk_125:[R]   0.001      0.827        4.554       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                       From Node                                                    To Node                                From Clock      To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ==================================================== ================================================================= =============== ============= ========== ============ ============ 
  1             -0.837       csrn_sdram_r_s0/Q                                    cs_latch_1_s0/D                                                   clk_sdram:[R]   clk:[R]       -0.000     -1.355       0.564       
  2             -0.797       n828_s0/I0                                           clk_SCK_s0/D                                                      clk_SCK:[R]     clk_125:[R]   0.000      -0.986       0.234       
  3             -0.701       cswn_sdram_r_s0/Q                                    cs_latch_0_s0/D                                                   clk_sdram:[R]   clk:[R]       -0.000     -1.355       0.700       
  4             -0.671       n457_s0/I0                                           clk_grom_s0/D                                                     clk_grom:[R]    clk_50:[R]    0.000      -0.860       0.234       
  5             -0.671       n430_s1/I0                                           clk_cpu_s0/D                                                      clk_cpu:[R]     clk_50:[R]    0.000      -0.860       0.234       
  6             -0.571       csrn_sdram_r_s0/Q                                    CpuReq_s0/D                                                       clk_sdram:[R]   clk:[R]       -0.000     -1.355       0.830       
  7             -0.408       cswn_sdram_r_s0/Q                                    CpuWrt_s0/D                                                       clk_sdram:[R]   clk:[R]       -0.000     -1.355       0.993       
  8             -0.279       cswn_sdram_r_s0/Q                                    io_state_r_s5/D                                                   clk_sdram:[R]   clk:[R]       -0.000     -1.355       1.122       
  9             -0.049       sample_13_s0/Q                                       audio_sample_word0[1]_13_s0/D                                     clk_125:[R]     clk:[R]       -0.001     -0.554       0.550       
  10            -0.044       sample_5_s0/Q                                        audio_sample_word0[1]_5_s0/D                                      clk_125:[R]     clk:[R]       -0.001     -0.554       0.555       
  11            -0.044       sample_8_s0/Q                                        audio_sample_word0[1]_8_s0/D                                      clk_125:[R]     clk:[R]       -0.001     -0.554       0.555       
  12            -0.044       sample_9_s0/Q                                        audio_sample_word0[1]_9_s0/D                                      clk_125:[R]     clk:[R]       -0.001     -0.554       0.555       
  13            -0.044       sample_10_s0/Q                                       audio_sample_word0[1]_10_s0/D                                     clk_125:[R]     clk:[R]       -0.001     -0.554       0.555       
  14            -0.044       sample_11_s0/Q                                       audio_sample_word0[1]_11_s0/D                                     clk_125:[R]     clk:[R]       -0.001     -0.554       0.555       
  15            0.060        u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE       clk:[R]         clk:[R]       0.000      0.000        0.201       
  16            0.060        u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE               clk:[R]         clk:[R]       0.000      0.000        0.201       
  17            0.060        u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE               clk:[R]         clk:[R]       0.000      0.000        0.201       
  18            0.074        u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q        u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]   clk:[R]         clk:[R]       0.000      0.000        0.323       
  19            0.074        u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q        u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]   clk:[R]         clk:[R]       0.000      0.000        0.323       
  20            0.074        u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q       u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[4]   clk:[R]         clk:[R]       0.000      0.000        0.323       
  21            0.088        sample_12_s0/Q                                       audio_sample_word0[1]_12_s0/D                                     clk_125:[R]     clk:[R]       -0.001     -0.554       0.686       
  22            0.099        sample_7_s0/Q                                        audio_sample_word0[1]_7_s0/D                                      clk_125:[R]     clk:[R]       -0.001     -0.554       0.697       
  23            0.202        u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q        u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]   clk:[R]         clk:[R]       0.000      0.000        0.451       
  24            0.202        u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q       u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[5]   clk:[R]         clk:[R]       0.000      0.000        0.451       
  25            0.202        u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q       u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]   clk:[R]         clk:[R]       0.000      0.000        0.451       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                    To Node                    From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ============ ========================================== ============ ================ ========== ============ ============ 
  1             -1.595       rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[F]      3.704      1.775        3.338       
  2             -1.595       rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[F]      3.704      1.775        3.338       
  3             -1.595       rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[F]      3.704      1.775        3.338       
  4             1.113        rst_n_s0/Q   SdSeq_1_s5/CLEAR                           clk:[R]      clk_sdramp:[R]   6.173      1.652        3.338       
  5             1.113        rst_n_s0/Q   SdSeq_0_s1/CLEAR                           clk:[R]      clk_sdramp:[R]   6.173      1.652        3.338       
  6             1.113        rst_n_s0/Q   VrmRde_r_s0/CLEAR                          clk:[R]      clk_sdramp:[R]   6.173      1.652        3.338       
  7             1.113        rst_n_s0/Q   VrmWre_r_s0/CLEAR                          clk:[R]      clk_sdramp:[R]   6.173      1.652        3.338       
  8             1.113        rst_n_s0/Q   refresh_r_s0/CLEAR                         clk:[R]      clk_sdramp:[R]   6.173      1.652        3.338       
  9             2.100        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[R]      7.407      1.781        3.338       
  10            2.100        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[R]      7.407      1.781        3.338       
  11            2.100        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[R]      7.407      1.781        3.338       
  12            7.286        rst_n_s0/Q   csr_sync_r_1_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        3.338       
  13            7.286        rst_n_s0/Q   cswn_sdram_r_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        3.338       
  14            7.286        rst_n_s0/Q   csw_sync_r_0_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        3.338       
  15            7.286        rst_n_s0/Q   csw_sync_r_1_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        3.338       
  16            7.286        rst_n_s0/Q   csrn_sdram_r_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        3.338       
  17            7.286        rst_n_s0/Q   csr_sync_r_0_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        3.338       
  18            33.546       rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk:[R]          37.037     0.000        3.338       
  19            33.546       rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk:[R]          37.037     0.000        3.338       
  20            33.546       rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk:[R]          37.037     0.000        3.338       
  21            33.664       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR    clk:[R]      clk:[R]          37.037     0.000        3.338       
  22            33.664       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR    clk:[R]      clk:[R]          37.037     0.000        3.338       
  23            33.664       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        3.338       
  24            33.664       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET   clk:[R]      clk:[R]          37.037     0.000        3.338       
  25            33.664       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TR_s1/PRESET         clk:[R]      clk:[R]          37.037     0.000        3.338       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                    To Node                    From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ========================================== ============ ============= ========== ============ ============ 
  1             2.002        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk:[R]       0.000      0.000        2.155       
  2             2.002        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk:[R]       0.000      0.000        2.155       
  3             2.002        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk:[R]       0.000      0.000        2.155       
  4             2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR    clk:[R]      clk:[R]       0.000      0.000        2.155       
  5             2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR    clk:[R]      clk:[R]       0.000      0.000        2.155       
  6             2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR   clk:[R]      clk:[R]       0.000      0.000        2.155       
  7             2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET   clk:[R]      clk:[R]       0.000      0.000        2.155       
  8             2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TR_s1/PRESET         clk:[R]      clk:[R]       0.000      0.000        2.155       
  9             2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  10            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  11            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  12            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  13            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  14            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  15            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  16            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  17            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  18            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  19            2.144        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        2.155       
  20            3.423        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[R]   0.000      1.455        2.155       
  21            3.423        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[R]   0.000      1.455        2.155       
  22            3.423        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[R]   0.000      1.455        2.155       
  23            7.123        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[F]   -3.704     1.450        2.155       
  24            7.123        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[F]   -3.704     1.450        2.155       
  25            7.123        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[F]   -3.704     1.450        2.155       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type          Clock                Objects               
 ======== ======= ============== ================ ================= ========= ================================== 
  1        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_13_s0                      
  2        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_12_s0                      
  3        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_11_s0                      
  4        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_10_s0                      
  5        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_9_s0                       
  6        2.888   3.888          1.000            Low Pulse Width   clk_125   sample_8_s0                       
  7        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DATA_10_s0          
  8        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DATA_9_s0           
  9        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_11_s0  
  10       2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_STATE_1_s1          

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -7.720
Data Arrival Time : 1008.719
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_MOSI_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.951   0.517     tINS   FF   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.388   0.437     tNET   FF   1        R41C47[1][B]   SPI_MCP3202/n227_s11/I3      
  1006.937   0.549     tINS   FR   1        R41C47[1][B]   SPI_MCP3202/n227_s11/F       
  1006.938   0.001     tNET   RR   1        R41C47[2][B]   SPI_MCP3202/n227_s7/I3       
  1007.493   0.555     tINS   RF   1        R41C47[2][B]   SPI_MCP3202/n227_s7/F        
  1008.149   0.656     tNET   FF   1        R40C47[1][B]   SPI_MCP3202/n227_s5/I2       
  1008.719   0.570     tINS   FR   1        R40C47[1][B]   SPI_MCP3202/n227_s5/F        
  1008.719   0.000     tNET   RR   1        R40C47[1][B]   SPI_MCP3202/r_MOSI_s1/D      

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE             
 ========== ========== ====== ==== ======== ============== =========================== 
  1000.000   1000.000                                       active clock edge time     
  1000.000   0.000                                          clk_125                    
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I             
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O             
  1001.069   0.386      tNET   RR   1        R40C47[1][B]   SPI_MCP3202/r_MOSI_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_MOSI_s1      
  1000.999   -0.035     tSu         1        R40C47[1][B]   SPI_MCP3202/r_MOSI_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.644 38.744%, 
                    route: 3.948 57.856%, 
                    tC2Q: 0.232 3.400%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path2						
Path Summary:
Slack             : -7.159
Data Arrival Time : 1008.158
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.158   0.175     tNET   RR   1        R39C47[3][B]   SPI_MCP3202/n262_s8/I3       
  1006.529   0.371     tINS   RF   4        R39C47[3][B]   SPI_MCP3202/n262_s8/F        
  1006.708   0.179     tNET   FF   1        R38C47[1][B]   SPI_MCP3202/n264_s6/I3       
  1007.257   0.549     tINS   FR   2        R38C47[1][B]   SPI_MCP3202/n264_s6/F        
  1007.260   0.003     tNET   RR   1        R38C47[3][A]   SPI_MCP3202/n265_s5/I3       
  1007.830   0.570     tINS   RR   1        R38C47[3][A]   SPI_MCP3202/n265_s5/F        
  1008.158   0.328     tNET   RR   1        R36C47[0][A]   SPI_MCP3202/r_DATA_6_s0/CE   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R36C47[0][A]   SPI_MCP3202/r_DATA_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_6_s0      
  1000.999   -0.035     tSu         1        R36C47[0][A]   SPI_MCP3202/r_DATA_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.492 39.788%, 
                    route: 3.539 56.508%, 
                    tC2Q: 0.232 3.704%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path3						
Path Summary:
Slack             : -7.159
Data Arrival Time : 1008.158
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.158   0.175     tNET   RR   1        R39C47[3][B]   SPI_MCP3202/n262_s8/I3       
  1006.529   0.371     tINS   RF   4        R39C47[3][B]   SPI_MCP3202/n262_s8/F        
  1006.708   0.179     tNET   FF   1        R38C47[1][B]   SPI_MCP3202/n264_s6/I3       
  1007.257   0.549     tINS   FR   2        R38C47[1][B]   SPI_MCP3202/n264_s6/F        
  1007.260   0.003     tNET   RR   1        R38C47[3][B]   SPI_MCP3202/n264_s5/I3       
  1007.830   0.570     tINS   RR   1        R38C47[3][B]   SPI_MCP3202/n264_s5/F        
  1008.158   0.328     tNET   RR   1        R36C47[1][A]   SPI_MCP3202/r_DATA_7_s0/CE   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R36C47[1][A]   SPI_MCP3202/r_DATA_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_7_s0      
  1000.999   -0.035     tSu         1        R36C47[1][A]   SPI_MCP3202/r_DATA_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.492 39.788%, 
                    route: 3.539 56.508%, 
                    tC2Q: 0.232 3.704%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path4						
Path Summary:
Slack             : -7.045
Data Arrival Time : 1008.044
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1005.987   0.004     tNET   RR   1        R38C47[1][A]   SPI_MCP3202/n260_s6/I3       
  1006.358   0.371     tINS   RF   2        R38C47[1][A]   SPI_MCP3202/n260_s6/F        
  1006.771   0.413     tNET   FF   1        R39C47[1][B]   SPI_MCP3202/n260_s5/I2       
  1007.320   0.549     tINS   FR   1        R39C47[1][B]   SPI_MCP3202/n260_s5/F        
  1008.044   0.724     tNET   RR   1        R39C47[1][A]   SPI_MCP3202/r_DATA_11_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R39C47[1][A]   SPI_MCP3202/r_DATA_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_11_s0      
  1000.999   -0.035     tSu         1        R39C47[1][A]   SPI_MCP3202/r_DATA_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.922 31.257%, 
                    route: 3.995 64.970%, 
                    tC2Q: 0.232 3.773%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path5						
Path Summary:
Slack             : -6.863
Data Arrival Time : 1007.862
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.158   0.175     tNET   RR   1        R39C47[3][B]   SPI_MCP3202/n262_s8/I3       
  1006.529   0.371     tINS   RF   4        R39C47[3][B]   SPI_MCP3202/n262_s8/F        
  1006.957   0.428     tNET   FF   1        R38C48[2][B]   SPI_MCP3202/n266_s5/I3       
  1007.506   0.549     tINS   FR   1        R38C48[2][B]   SPI_MCP3202/n266_s5/F        
  1007.862   0.356     tNET   RR   1        R36C48[1][A]   SPI_MCP3202/r_DATA_5_s0/CE   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R36C48[1][A]   SPI_MCP3202/r_DATA_5_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_5_s0      
  1000.999   -0.035     tSu         1        R36C48[1][A]   SPI_MCP3202/r_DATA_5_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.922 32.209%, 
                    route: 3.813 63.903%, 
                    tC2Q: 0.232 3.888%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path6						
Path Summary:
Slack             : -6.752
Data Arrival Time : 1007.751
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_8_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                  
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0             
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F              
  1005.567   1.722     tNET   FF   1        R38C48[3][B]   SPI_MCP3202/n263_s9/I3      
  1006.137   0.570     tINS   FR   1        R38C48[3][B]   SPI_MCP3202/n263_s9/F       
  1006.138   0.001     tNET   RR   1        R38C48[3][A]   SPI_MCP3202/n263_s7/I3      
  1006.655   0.517     tINS   RF   2        R38C48[3][A]   SPI_MCP3202/n263_s7/F       
  1007.058   0.403     tNET   FF   1        R36C48[0][B]   SPI_MCP3202/n263_s5/I3      
  1007.607   0.549     tINS   FR   1        R36C48[0][B]   SPI_MCP3202/n263_s5/F       
  1007.751   0.144     tNET   RR   1        R36C48[0][A]   SPI_MCP3202/r_DATA_8_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R36C48[0][A]   SPI_MCP3202/r_DATA_8_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_8_s0      
  1000.999   -0.035     tSu         1        R36C48[0][A]   SPI_MCP3202/r_DATA_8_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.089 35.672%, 
                    route: 3.535 60.366%, 
                    tC2Q: 0.232 3.962%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path7						
Path Summary:
Slack             : -6.672
Data Arrival Time : 1007.671
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_9_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.158   0.175     tNET   RR   1        R39C47[3][B]   SPI_MCP3202/n262_s8/I3       
  1006.529   0.371     tINS   RF   4        R39C47[3][B]   SPI_MCP3202/n262_s8/F        
  1006.957   0.428     tNET   FF   1        R38C48[1][B]   SPI_MCP3202/n262_s13/I3      
  1007.527   0.570     tINS   FR   1        R38C48[1][B]   SPI_MCP3202/n262_s13/F       
  1007.671   0.144     tNET   RR   1        R38C48[1][A]   SPI_MCP3202/r_DATA_9_s0/CE   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R38C48[1][A]   SPI_MCP3202/r_DATA_9_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_9_s0      
  1000.999   -0.035     tSu         1        R38C48[1][A]   SPI_MCP3202/r_DATA_9_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.943 33.637%, 
                    route: 3.601 62.346%, 
                    tC2Q: 0.232 4.016%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path8						
Path Summary:
Slack             : -6.479
Data Arrival Time : 1007.478
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.951   0.517     tINS   FF   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.388   0.437     tNET   FF   1        R41C47[0][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.937   0.549     tINS   FR   2        R41C47[0][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1007.478   0.541     tNET   RR   1        R40C47[0][A]   SPI_MCP3202/r_STATE_1_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R40C47[0][A]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R40C47[0][A]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.519 27.207%, 
                    route: 3.832 68.638%, 
                    tC2Q: 0.232 4.155%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path9						
Path Summary:
Slack             : -6.380
Data Arrival Time : 1007.379
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                  
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0             
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F              
  1005.567   1.722     tNET   FF   1        R38C48[3][B]   SPI_MCP3202/n263_s9/I3      
  1006.137   0.570     tINS   FR   1        R38C48[3][B]   SPI_MCP3202/n263_s9/F       
  1006.138   0.001     tNET   RR   1        R38C48[3][A]   SPI_MCP3202/n263_s7/I3      
  1006.655   0.517     tINS   RF   2        R38C48[3][A]   SPI_MCP3202/n263_s7/F       
  1006.908   0.253     tNET   FF   1        R36C48[2][B]   SPI_MCP3202/n267_s5/I3      
  1007.235   0.327     tINS   FR   1        R36C48[2][B]   SPI_MCP3202/n267_s5/F       
  1007.379   0.144     tNET   RR   1        R36C48[2][A]   SPI_MCP3202/r_DATA_4_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R36C48[2][A]   SPI_MCP3202/r_DATA_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_4_s0      
  1000.999   -0.035     tSu         1        R36C48[2][A]   SPI_MCP3202/r_DATA_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.867 34.043%, 
                    route: 3.385 61.727%, 
                    tC2Q: 0.232 4.230%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path10						
Path Summary:
Slack             : -6.249
Data Arrival Time : 1007.248
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_10_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1005.987   0.004     tNET   RR   1        R38C47[1][A]   SPI_MCP3202/n260_s6/I3       
  1006.358   0.371     tINS   RF   2        R38C47[1][A]   SPI_MCP3202/n260_s6/F        
  1006.777   0.419     tNET   FF   1        R39C48[1][A]   SPI_MCP3202/n261_s5/I3       
  1007.104   0.327     tINS   FR   1        R39C48[1][A]   SPI_MCP3202/n261_s5/F        
  1007.248   0.144     tNET   RR   1        R39C48[0][A]   SPI_MCP3202/r_DATA_10_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R39C48[0][A]   SPI_MCP3202/r_DATA_10_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_10_s0      
  1000.999   -0.035     tSu         1        R39C48[0][A]   SPI_MCP3202/r_DATA_10_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.700 31.756%, 
                    route: 3.421 63.911%, 
                    tC2Q: 0.232 4.334%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path11						
Path Summary:
Slack             : -6.237
Data Arrival Time : 1007.236
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.983   0.549     tINS   FR   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.158   0.175     tNET   RR   1        R39C47[3][B]   SPI_MCP3202/n262_s8/I3       
  1006.529   0.371     tINS   RF   4        R39C47[3][B]   SPI_MCP3202/n262_s8/F        
  1006.542   0.013     tNET   FF   1        R39C47[0][B]   SPI_MCP3202/n268_s5/I3       
  1007.091   0.549     tINS   FR   1        R39C47[0][B]   SPI_MCP3202/n268_s5/F        
  1007.236   0.144     tNET   RR   1        R39C47[0][A]   SPI_MCP3202/r_DATA_3_s0/CE   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R39C47[0][A]   SPI_MCP3202/r_DATA_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_3_s0      
  1000.999   -0.035     tSu         1        R39C47[0][A]   SPI_MCP3202/r_DATA_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.922 35.987%, 
                    route: 3.187 59.669%, 
                    tC2Q: 0.232 4.344%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path12						
Path Summary:
Slack             : -6.083
Data Arrival Time : 1007.082
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.951   0.517     tINS   FF   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.388   0.437     tNET   FF   1        R41C47[0][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.937   0.549     tINS   FR   2        R41C47[0][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1007.082   0.146     tNET   RR   1        R41C47[1][A]   SPI_MCP3202/r_STATE_0_s2/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R41C47[1][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R41C47[1][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.519 29.282%, 
                    route: 3.437 66.246%, 
                    tC2Q: 0.232 4.472%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path13						
Path Summary:
Slack             : -5.953
Data Arrival Time : 1006.952
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                   
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0              
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F               
  1005.434   1.589     tNET   FF   1        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/I1  
  1005.951   0.517     tINS   FF   5        R38C47[0][A]   SPI_MCP3202/r_STATE_1_s6/F   
  1006.382   0.431     tNET   FF   1        R41C47[1][A]   SPI_MCP3202/n274_s6/I2       
  1006.952   0.570     tINS   FR   1        R41C47[1][A]   SPI_MCP3202/n274_s6/F        
  1006.952   0.000     tNET   RR   1        R41C47[1][A]   SPI_MCP3202/r_STATE_0_s2/D   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R41C47[1][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R41C47[1][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.540 30.451%, 
                    route: 3.285 64.961%, 
                    tC2Q: 0.232 4.587%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path14						
Path Summary:
Slack             : -5.850
Data Arrival Time : 1006.849
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DV_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0         
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F          
  1005.434   1.589     tNET   FF   1        R38C47[0][B]   SPI_MCP3202/n272_s8/I3  
  1005.983   0.549     tINS   FR   1        R38C47[0][B]   SPI_MCP3202/n272_s8/F   
  1006.156   0.172     tNET   RR   1        R38C48[2][A]   SPI_MCP3202/n272_s5/I2  
  1006.705   0.549     tINS   RR   1        R38C48[2][A]   SPI_MCP3202/n272_s5/F   
  1006.849   0.144     tNET   RR   1        R38C48[0][A]   SPI_MCP3202/r_DV_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O           
  1001.069   0.386      tNET   RR   1        R38C48[0][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DV_s1      
  1000.999   -0.035     tSu         1        R38C48[0][A]   SPI_MCP3202/r_DV_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.551 31.308%, 
                    route: 3.171 64.009%, 
                    tC2Q: 0.232 4.683%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path15						
Path Summary:
Slack             : -5.616
Data Arrival Time : 1006.614
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.614   0.509     tNET   RR   1        R43C47[2][A]   SPI_MCP3202/sample_counter_1_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R43C47[2][A]   SPI_MCP3202/sample_counter_1_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_1_s0      
  1000.999   -0.035     tSu         1        R43C47[2][A]   SPI_MCP3202/sample_counter_1_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 21.230%, 
                    route: 3.486 73.854%, 
                    tC2Q: 0.232 4.916%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path16						
Path Summary:
Slack             : -5.616
Data Arrival Time : 1006.614
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.614   0.509     tNET   RR   1        R43C47[0][A]   SPI_MCP3202/sample_counter_4_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R43C47[0][A]   SPI_MCP3202/sample_counter_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_4_s0      
  1000.999   -0.035     tSu         1        R43C47[0][A]   SPI_MCP3202/sample_counter_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 21.230%, 
                    route: 3.486 73.854%, 
                    tC2Q: 0.232 4.916%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path17						
Path Summary:
Slack             : -5.611
Data Arrival Time : 1006.610
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                  
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0             
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F              
  1005.664   1.819     tNET   FF   1        R40C47[0][B]   SPI_MCP3202/n273_s7/I3      
  1006.035   0.371     tINS   FF   1        R40C47[0][B]   SPI_MCP3202/n273_s7/F       
  1006.040   0.004     tNET   FF   1        R40C47[0][A]   SPI_MCP3202/n273_s6/I2      
  1006.610   0.570     tINS   FR   1        R40C47[0][A]   SPI_MCP3202/n273_s6/F       
  1006.610   0.000     tNET   RR   1        R40C47[0][A]   SPI_MCP3202/r_STATE_1_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R40C47[0][A]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R40C47[0][A]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.394 29.566%, 
                    route: 3.089 65.514%, 
                    tC2Q: 0.232 4.921%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path18						
Path Summary:
Slack             : -5.610
Data Arrival Time : 1006.609
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.609   0.503     tNET   RR   1        R43C48[1][B]   SPI_MCP3202/sample_counter_2_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R43C48[1][B]   SPI_MCP3202/sample_counter_2_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_2_s0      
  1000.999   -0.035     tSu         1        R43C48[1][B]   SPI_MCP3202/sample_counter_2_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 21.257%, 
                    route: 3.480 73.822%, 
                    tC2Q: 0.232 4.922%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path19						
Path Summary:
Slack             : -5.610
Data Arrival Time : 1006.609
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.609   0.503     tNET   RR   1        R43C48[1][A]   SPI_MCP3202/sample_counter_3_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R43C48[1][A]   SPI_MCP3202/sample_counter_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_3_s0      
  1000.999   -0.035     tSu         1        R43C48[1][A]   SPI_MCP3202/sample_counter_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 21.257%, 
                    route: 3.480 73.822%, 
                    tC2Q: 0.232 4.922%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path20						
Path Summary:
Slack             : -5.486
Data Arrival Time : 44.348
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_4_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  30.864   30.864                                       active clock edge time                      
  30.864   0.000                                        clk_sdramp                                  
  30.864   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  31.108   0.243    tNET   RR   1        R12C32[0][A]   vram/u_sdram/off_s0/CLK                     
  31.340   0.232    tC2Q   RF   16       R12C32[0][A]   vram/u_sdram/off_s0/Q                       
  32.869   1.529    tNET   FF   1        R14C2[0][B]    vram/u_sdram/MemDout_1_s/I2                 
  33.322   0.453    tINS   FF   3        R14C2[0][B]    vram/u_sdram/MemDout_1_s/F                  
  34.556   1.235    tNET   FF   1        R15C28[0][B]   u_v9958/PRAMDAT_1_s0/I0                     
  35.111   0.555    tINS   FF   15       R15C28[0][B]   u_v9958/PRAMDAT_1_s0/F                      
  36.635   1.524    tNET   FF   2        R36C23[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/I1         
  37.006   0.371    tINS   FF   1        R36C23[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  37.006   0.000    tNET   FF   2        R36C23[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  37.042   0.035    tINS   FF   1        R36C23[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  37.042   0.000    tNET   FF   2        R36C23[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  37.077   0.035    tINS   FF   1        R36C23[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT       
  37.077   0.000    tNET   FF   2        R36C23[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN        
  37.547   0.470    tINS   FF   2        R36C23[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM        
  37.726   0.179    tNET   FF   1        R35C23[0][A]   u_v9958/U_SPRITE/n2537_s5/I1                
  38.281   0.555    tINS   FF   1        R35C23[0][A]   u_v9958/U_SPRITE/n2537_s5/F                 
  38.694   0.413    tNET   FF   1        R36C24[2][A]   u_v9958/U_SPRITE/n2537_s4/I3                
  39.211   0.517    tINS   FF   2        R36C24[2][A]   u_v9958/U_SPRITE/n2537_s4/F                 
  39.873   0.662    tNET   FF   1        R33C25[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s6/I1         
  40.390   0.517    tINS   FF   2        R33C25[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s6/F          
  41.501   1.111    tNET   FF   1        R31C25[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3        
  41.872   0.371    tINS   FF   1        R31C25[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F         
  42.285   0.413    tNET   FF   1        R32C24[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2        
  42.738   0.453    tINS   FF   2        R32C24[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F         
  43.551   0.814    tNET   FF   1        R33C21[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3  
  44.013   0.462    tINS   FR   5        R33C21[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F   
  44.348   0.335    tNET   RR   1        R34C21[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R34C21[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1      
  38.863   -0.035   tSu         1        R34C21[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 6.173
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.794 36.209%, 
                    route: 8.215 62.039%, 
                    tC2Q: 0.232 1.752%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path21						
Path Summary:
Slack             : -5.486
Data Arrival Time : 44.348
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_3_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                     
 ======== ======== ====== ==== ======== ============== ============================================ 
  30.864   30.864                                       active clock edge time                      
  30.864   0.000                                        clk_sdramp                                  
  30.864   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP           
  31.108   0.243    tNET   RR   1        R12C32[0][A]   vram/u_sdram/off_s0/CLK                     
  31.340   0.232    tC2Q   RF   16       R12C32[0][A]   vram/u_sdram/off_s0/Q                       
  32.869   1.529    tNET   FF   1        R14C2[0][B]    vram/u_sdram/MemDout_1_s/I2                 
  33.322   0.453    tINS   FF   3        R14C2[0][B]    vram/u_sdram/MemDout_1_s/F                  
  34.556   1.235    tNET   FF   1        R15C28[0][B]   u_v9958/PRAMDAT_1_s0/I0                     
  35.111   0.555    tINS   FF   15       R15C28[0][B]   u_v9958/PRAMDAT_1_s0/F                      
  36.635   1.524    tNET   FF   2        R36C23[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/I1         
  37.006   0.371    tINS   FF   1        R36C23[0][B]   u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT       
  37.006   0.000    tNET   FF   2        R36C23[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN        
  37.042   0.035    tINS   FF   1        R36C23[1][A]   u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT       
  37.042   0.000    tNET   FF   2        R36C23[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN        
  37.077   0.035    tINS   FF   1        R36C23[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT       
  37.077   0.000    tNET   FF   2        R36C23[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN        
  37.547   0.470    tINS   FF   2        R36C23[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM        
  37.726   0.179    tNET   FF   1        R35C23[0][A]   u_v9958/U_SPRITE/n2537_s5/I1                
  38.281   0.555    tINS   FF   1        R35C23[0][A]   u_v9958/U_SPRITE/n2537_s5/F                 
  38.694   0.413    tNET   FF   1        R36C24[2][A]   u_v9958/U_SPRITE/n2537_s4/I3                
  39.211   0.517    tINS   FF   2        R36C24[2][A]   u_v9958/U_SPRITE/n2537_s4/F                 
  39.873   0.662    tNET   FF   1        R33C25[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s6/I1         
  40.390   0.517    tINS   FF   2        R33C25[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s6/F          
  41.501   1.111    tNET   FF   1        R31C25[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3        
  41.872   0.371    tINS   FF   1        R31C25[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F         
  42.285   0.413    tNET   FF   1        R32C24[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2        
  42.738   0.453    tINS   FF   2        R32C24[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F         
  43.551   0.814    tNET   FF   1        R33C21[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3  
  44.013   0.462    tINS   FR   5        R33C21[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F   
  44.348   0.335    tNET   RR   1        R34C21[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R34C21[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1      
  38.863   -0.035   tSu         1        R34C21[1][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 6.173
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.794 36.209%, 
                    route: 8.215 62.039%, 
                    tC2Q: 0.232 1.752%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path22						
Path Summary:
Slack             : -5.450
Data Arrival Time : 1006.449
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ========== ========= ====== ==== ======== ============== ======================================== 
  999.999    999.999                                       active clock edge time                  
  999.999    0.000                                         clk                                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                              
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                            
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                              
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                         
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                          
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                   
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                    
  1006.449   0.344     tNET   RR   1        R42C47[2][B]   SPI_MCP3202/sample_counter_11_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                        NODE                  
 ========== ========== ====== ==== ======== ============== ====================================== 
  1000.000   1000.000                                       active clock edge time                
  1000.000   0.000                                          clk_125                               
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                        
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                        
  1001.069   0.386      tNET   RR   1        R42C47[2][B]   SPI_MCP3202/sample_counter_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_11_s0      
  1000.999   -0.035     tSu         1        R42C47[2][B]   SPI_MCP3202/sample_counter_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 22.001%, 
                    route: 3.320 72.905%, 
                    tC2Q: 0.232 5.094%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path23						
Path Summary:
Slack             : -5.450
Data Arrival Time : 1006.449
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.449   0.344     tNET   RR   1        R42C47[0][A]   SPI_MCP3202/sample_counter_6_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R42C47[0][A]   SPI_MCP3202/sample_counter_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_6_s0      
  1000.999   -0.035     tSu         1        R42C47[0][A]   SPI_MCP3202/sample_counter_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 22.001%, 
                    route: 3.320 72.905%, 
                    tC2Q: 0.232 5.094%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path24						
Path Summary:
Slack             : -5.450
Data Arrival Time : 1006.449
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.449   0.344     tNET   RR   1        R42C47[0][B]   SPI_MCP3202/sample_counter_7_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R42C47[0][B]   SPI_MCP3202/sample_counter_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_7_s0      
  1000.999   -0.035     tSu         1        R42C47[0][B]   SPI_MCP3202/sample_counter_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 22.001%, 
                    route: 3.320 72.905%, 
                    tC2Q: 0.232 5.094%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path25						
Path Summary:
Slack             : -5.450
Data Arrival Time : 1006.449
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_8_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                             
  1003.392   1.265     tNET   FF   1        R45C19[0][A]   reset_n_w_s0/I0                        
  1003.845   0.453     tINS   FF   55       R45C19[0][A]   reset_n_w_s0/F                         
  1005.557   1.712     tNET   FF   1        R42C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.106   0.549     tINS   FR   11       R42C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.449   0.344     tNET   RR   1        R42C47[1][A]   SPI_MCP3202/sample_counter_8_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R42C47[1][A]   SPI_MCP3202/sample_counter_8_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_8_s0      
  1000.999   -0.035     tSu         1        R42C47[1][A]   SPI_MCP3202/sample_counter_8_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.002 22.001%, 
                    route: 3.320 72.905%, 
                    tC2Q: 0.232 5.094%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.837
Data Arrival Time : 37.785
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : cs_latch_1_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R30C28[0][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R30C28[0][A]   csrn_sdram_r_s0/Q                 
  37.785   0.363    tNET   FF   1        R30C27[2][A]   cs_latch_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R30C27[2][A]   cs_latch_1_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_1_s0           
  38.622   0.011    tHld        1        R30C27[2][A]   cs_latch_1_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.363 64.349%, 
                    tC2Q: 0.201 35.651%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : -0.797
Data Arrival Time : 0.234
Data Required Time: 1.032
From              : n828_s0
To                : clk_SCK_s0
Launch Clk        : clk_SCK:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_SCK                 
  0.000   0.000   tCL    RR   2        R16C30[1][A]   clk_SCK_s0/Q            
  0.002   0.002   tNET   RR   1        R16C30[1][A]   n828_s0/I0              
  0.234   0.232   tINS   RF   1        R16C30[1][A]   n828_s0/F               
  0.234   0.000   tNET   FF   1        R16C30[1][A]   clk_SCK_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_125                 
  0.000   0.000   tCL    RR   1        IOL29[B]       clk_125_ibuf/I          
  0.675   0.675   tINS   RR   44       IOL29[B]       clk_125_ibuf/O          
  0.986   0.310   tNET   RR   1        R16C30[1][A]   clk_SCK_s0/CLK          
  1.021   0.035   tUnc                                clk_SCK_s0              
  1.032   0.011   tHld        1        R16C30[1][A]   clk_SCK_s0              

Path Statistics:
Clock Skew: 0.986
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)

						Path3						
Path Summary:
Slack             : -0.701
Data Arrival Time : 37.921
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : cs_latch_0_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R31C28[2][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R31C28[2][A]   cswn_sdram_r_s0/Q                 
  37.921   0.498    tNET   RR   1        R30C27[1][A]   cs_latch_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R30C27[1][A]   cs_latch_0_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_0_s0           
  38.622   0.011    tHld        1        R30C27[1][A]   cs_latch_0_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.498 71.136%, 
                    tC2Q: 0.202 28.864%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n457_s0
To                : clk_grom_s0
Launch Clk        : clk_grom:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_grom                
  0.000   0.000   tCL    RR   2        R18C21[0][A]   clk_grom_s0/Q           
  0.002   0.002   tNET   RR   1        R18C21[0][A]   n457_s0/I0              
  0.234   0.232   tINS   RF   1        R18C21[0][A]   n457_s0/F               
  0.234   0.000   tNET   FF   1        R18C21[0][A]   clk_grom_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R18C21[0][A]   clk_grom_s0/CLK         
  0.895   0.035   tUnc                                clk_grom_s0             
  0.906   0.011   tHld        1        R18C21[0][A]   clk_grom_s0             

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path5						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n430_s1
To                : clk_cpu_s0
Launch Clk        : clk_cpu:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_cpu                 
  0.000   0.000   tCL    RR   3        R12C29[0][A]   clk_cpu_s0/Q            
  0.002   0.002   tNET   RR   1        R12C29[0][A]   n430_s1/I0              
  0.234   0.232   tINS   RF   1        R12C29[0][A]   n430_s1/F               
  0.234   0.000   tNET   FF   1        R12C29[0][A]   clk_cpu_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R12C29[0][A]   clk_cpu_s0/CLK          
  0.895   0.035   tUnc                                clk_cpu_s0              
  0.906   0.011   tHld        1        R12C29[0][A]   clk_cpu_s0              

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path6						
Path Summary:
Slack             : -0.571
Data Arrival Time : 38.051
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : CpuReq_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R30C28[0][A]   csrn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   3        R30C28[0][A]   csrn_sdram_r_s0/Q                 
  37.819   0.396    tNET   RR   1        R30C16[2][B]   n288_s1/I1                        
  38.051   0.232    tINS   RF   1        R30C16[2][B]   n288_s1/F                         
  38.051   0.000    tNET   FF   1        R30C16[2][B]   CpuReq_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R30C16[2][B]   CpuReq_s0/CLK           
  38.611   0.035    tUnc                                CpuReq_s0               
  38.622   0.011    tHld        1        R30C16[2][B]   CpuReq_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.232 27.962%, 
                    route: 0.396 47.692%, 
                    tC2Q: 0.202 24.346%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : -0.408
Data Arrival Time : 38.214
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : CpuWrt_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R31C28[2][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R31C28[2][A]   cswn_sdram_r_s0/Q                 
  37.850   0.427    tNET   RR   1        R30C16[2][A]   n289_s1/I0                        
  38.214   0.364    tINS   RF   1        R30C16[2][A]   n289_s1/F                         
  38.214   0.000    tNET   FF   1        R30C16[2][A]   CpuWrt_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R30C16[2][A]   CpuWrt_s0/CLK           
  38.611   0.035    tUnc                                CpuWrt_s0               
  38.622   0.011    tHld        1        R30C16[2][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 36.650%, 
                    route: 0.427 43.011%, 
                    tC2Q: 0.202 20.339%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : -0.279
Data Arrival Time : 38.344
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : io_state_r_s5
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R31C28[2][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R31C28[2][A]   cswn_sdram_r_s0/Q                 
  37.686   0.263    tNET   RR   1        R30C27[1][B]   io_state_r_s6/I2                  
  37.976   0.290    tINS   RF   1        R30C27[1][B]   io_state_r_s6/F                   
  37.980   0.004    tNET   FF   1        R30C27[0][A]   CpuDbo_7_s4/I0                    
  38.344   0.364    tINS   FF   1        R30C27[0][A]   CpuDbo_7_s4/F                     
  38.344   0.000    tNET   FF   1        R30C27[0][A]   io_state_r_s5/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R30C27[0][A]   io_state_r_s5/CLK       
  38.611   0.035    tUnc                                io_state_r_s5           
  38.622   0.011    tHld        1        R30C27[0][A]   io_state_r_s5           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.654 58.271%, 
                    route: 0.266 23.731%, 
                    tC2Q: 0.202 17.998%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : -0.049
Data Arrival Time : 1001.536
Data Required Time: 1001.584
From              : sample_13_s0
To                : audio_sample_word0[1]_13_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R32C47[0][B]   sample_13_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R32C47[0][B]   sample_13_s0/Q                 
  1001.536   0.349      tNET   FF   1        R32C47[1][B]   audio_sample_word0[1]_13_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R32C47[1][B]   audio_sample_word0[1]_13_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_13_s0      
  1001.584   0.011     tHld        1        R32C47[1][B]   audio_sample_word0[1]_13_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.349 63.453%, 
                    tC2Q: 0.201 36.547%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_5_s0
To                : audio_sample_word0[1]_5_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R32C47[0][A]   sample_5_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R32C47[0][A]   sample_5_s0/Q                 
  1001.541   0.354      tNET   FF   1        R32C47[1][A]   audio_sample_word0[1]_5_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R32C47[1][A]   audio_sample_word0[1]_5_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_5_s0      
  1001.584   0.011     tHld        1        R32C47[1][A]   audio_sample_word0[1]_5_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_8_s0
To                : audio_sample_word0[1]_8_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R32C47[2][A]   sample_8_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R32C47[2][A]   sample_8_s0/Q                 
  1001.541   0.354      tNET   FF   1        R31C47[2][A]   audio_sample_word0[1]_8_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R31C47[2][A]   audio_sample_word0[1]_8_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_8_s0      
  1001.584   0.011     tHld        1        R31C47[2][A]   audio_sample_word0[1]_8_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_9_s0
To                : audio_sample_word0[1]_9_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R30C47[1][A]   sample_9_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R30C47[1][A]   sample_9_s0/Q                 
  1001.541   0.354      tNET   FF   1        R30C47[0][B]   audio_sample_word0[1]_9_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R30C47[0][B]   audio_sample_word0[1]_9_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_9_s0      
  1001.584   0.011     tHld        1        R30C47[0][B]   audio_sample_word0[1]_9_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_10_s0
To                : audio_sample_word0[1]_10_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R30C48[1][A]   sample_10_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R30C48[1][A]   sample_10_s0/Q                 
  1001.541   0.354      tNET   FF   1        R30C48[0][B]   audio_sample_word0[1]_10_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R30C48[0][B]   audio_sample_word0[1]_10_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_10_s0      
  1001.584   0.011     tHld        1        R30C48[0][B]   audio_sample_word0[1]_10_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : sample_11_s0
To                : audio_sample_word0[1]_11_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R33C48[1][A]   sample_11_s0/CLK               
  1001.187   0.201      tC2Q   RF   1        R33C48[1][A]   sample_11_s0/Q                 
  1001.541   0.354      tNET   FF   1        R33C48[0][B]   audio_sample_word0[1]_11_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R33C48[0][B]   audio_sample_word0[1]_11_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_11_s0      
  1001.584   0.011     tHld        1        R33C48[0][B]   audio_sample_word0[1]_11_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FIFOIN_s1
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        R14C19[0][B]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK                      
  1.740   0.201   tC2Q   RF   10       R14C19[0][B]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                        
  1.740   0.000   tNET   FF   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FF_V_CNT_IN_FRAME_1_s0
To                : IMEM_IMEM_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                          
 ======= ======= ====== ==== ======== ============== ====================================================== 
  0.000   0.000                                       active clock edge time                                
  0.000   0.000                                       clk                                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                            
  1.539   0.864   tNET   RR   1        R21C26[2][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK  
  1.740   0.201   tC2Q   RF   38       R21C26[2][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q    
  1.740   0.000   tNET   FF   1        BSRAM_R10[7]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============== ===================================================== 
  0.000   0.000                                       active clock edge time                               
  0.000   0.000                                       clk                                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                           
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                           
  1.539   0.864   tNET   RR   1        BSRAM_R10[7]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[7]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FF_V_CNT_IN_FRAME_1_s0
To                : IMEM_IMEM_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                          
 ======= ======= ====== ==== ======== ============== ====================================================== 
  0.000   0.000                                       active clock edge time                                
  0.000   0.000                                       clk                                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                            
  1.539   0.864   tNET   RR   1        R21C26[2][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK  
  1.740   0.201   tC2Q   RF   38       R21C26[2][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q    
  1.740   0.000   tNET   FF   1        BSRAM_R10[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============== ===================================================== 
  0.000   0.000                                       active clock edge time                               
  0.000   0.000                                       clk                                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                           
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                           
  1.539   0.864   tNET   RR   1        BSRAM_R10[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : 0.074
Data Arrival Time : 1.862
Data Required Time: 1.788
From              : PALETTEDATAG_IN_2_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                                
 ======= ======= ====== ==== ======== ============== ================================================================= 
  0.000   0.000                                       active clock edge time                                           
  0.000   0.000                                       clk                                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                       
  1.539   0.864   tNET   RR   1        R29C11[1][A]   u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK                  
  1.740   0.201   tC2Q   RF   1        R29C11[1][A]   u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q                    
  1.862   0.122   tNET   FF   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                               
 ======= ======= ====== ==== ======== ============== ================================================================ 
  0.000   0.000                                       active clock edge time                                          
  0.000   0.000                                       clk                                                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                      
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                      
  1.539   0.864   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA  
  1.788   0.249   tHld        1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.122 37.751%, 
                    tC2Q: 0.201 62.249%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : 0.074
Data Arrival Time : 1.862
Data Required Time: 1.788
From              : PALETTEDATAG_IN_1_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                                
 ======= ======= ====== ==== ======== ============== ================================================================= 
  0.000   0.000                                       active clock edge time                                           
  0.000   0.000                                       clk                                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                       
  1.539   0.864   tNET   RR   1        R29C11[1][B]   u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK                  
  1.740   0.201   tC2Q   RF   1        R29C11[1][B]   u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q                    
  1.862   0.122   tNET   FF   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                               
 ======= ======= ====== ==== ======== ============== ================================================================ 
  0.000   0.000                                       active clock edge time                                          
  0.000   0.000                                       clk                                                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                      
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                      
  1.539   0.864   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA  
  1.788   0.249   tHld        1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.122 37.751%, 
                    tC2Q: 0.201 62.249%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : 0.074
Data Arrival Time : 1.862
Data Required Time: 1.788
From              : PALETTEDATARB_IN_5_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                                
 ======= ======= ====== ==== ======== ============== ================================================================= 
  0.000   0.000                                       active clock edge time                                           
  0.000   0.000                                       clk                                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                       
  1.539   0.864   tNET   RR   1        R27C11[2][A]   u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/CLK                 
  1.740   0.201   tC2Q   RF   1        R27C11[2][A]   u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q                   
  1.862   0.122   tNET   FF   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[4]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                               
 ======= ======= ====== ==== ======== ============== ================================================================ 
  0.000   0.000                                       active clock edge time                                          
  0.000   0.000                                       clk                                                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                      
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                      
  1.539   0.864   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA  
  1.788   0.249   tHld        1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.122 37.751%, 
                    tC2Q: 0.201 62.249%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : 0.088
Data Arrival Time : 1001.672
Data Required Time: 1001.584
From              : sample_12_s0
To                : audio_sample_word0[1]_12_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========== ====== ==== ======== ============== =============================== 
  1000.000   1000.000                                       active clock edge time         
  1000.000   0.000                                          clk_125                        
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                 
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                 
  1000.986   0.310      tNET   RR   1        R30C47[1][B]   sample_12_s0/CLK               
  1001.188   0.202      tC2Q   RR   1        R30C47[1][B]   sample_12_s0/Q                 
  1001.672   0.484      tNET   RR   1        R30C45[0][A]   audio_sample_word0[1]_12_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========= ====== ==== ======== ============== ================================= 
  999.999    999.999                                       active clock edge time           
  999.999    0.000                                         clk                              
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                       
  1001.538   0.864     tNET   RR   1        R30C45[0][A]   audio_sample_word0[1]_12_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_12_s0      
  1001.584   0.011     tHld        1        R30C45[0][A]   audio_sample_word0[1]_12_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.484 70.562%, 
                    tC2Q: 0.202 29.438%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path22						
Path Summary:
Slack             : 0.099
Data Arrival Time : 1001.683
Data Required Time: 1001.584
From              : sample_7_s0
To                : audio_sample_word0[1]_7_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   44       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R30C48[1][B]   sample_7_s0/CLK               
  1001.188   0.202      tC2Q   RR   1        R30C48[1][B]   sample_7_s0/Q                 
  1001.683   0.495      tNET   RR   1        R29C47[0][B]   audio_sample_word0[1]_7_s0/D  

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ========== ========= ====== ==== ======== ============== ================================ 
  999.999    999.999                                       active clock edge time          
  999.999    0.000                                         clk                             
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  1000.674   0.675     tINS   RR   2502     IOL7[A]        clk_ibuf/O                      
  1001.538   0.864     tNET   RR   1        R29C47[0][B]   audio_sample_word0[1]_7_s0/CLK  
  1001.573   0.035     tUnc                                audio_sample_word0[1]_7_s0      
  1001.584   0.011     tHld        1        R29C47[0][B]   audio_sample_word0[1]_7_s0      

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.495 71.035%, 
                    tC2Q: 0.202 28.965%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : 0.202
Data Arrival Time : 1.991
Data Required Time: 1.788
From              : PALETTEDATAG_IN_0_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                                
 ======= ======= ====== ==== ======== ============== ================================================================= 
  0.000   0.000                                       active clock edge time                                           
  0.000   0.000                                       clk                                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                       
  1.539   0.864   tNET   RR   1        R30C11[2][B]   u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/CLK                  
  1.741   0.202   tC2Q   RR   1        R30C11[2][B]   u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q                    
  1.991   0.249   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                               
 ======= ======= ====== ==== ======== ============== ================================================================ 
  0.000   0.000                                       active clock edge time                                          
  0.000   0.000                                       clk                                                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                      
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                      
  1.539   0.864   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA  
  1.788   0.249   tHld        1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 55.230%, 
                    tC2Q: 0.202 44.770%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : 0.202
Data Arrival Time : 1.991
Data Required Time: 1.788
From              : PALETTEDATARB_IN_6_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                                
 ======= ======= ====== ==== ======== ============== ================================================================= 
  0.000   0.000                                       active clock edge time                                           
  0.000   0.000                                       clk                                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                       
  1.539   0.864   tNET   RR   1        R29C11[0][A]   u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/CLK                 
  1.741   0.202   tC2Q   RR   1        R29C11[0][A]   u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q                   
  1.991   0.249   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[5]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                               
 ======= ======= ====== ==== ======== ============== ================================================================ 
  0.000   0.000                                       active clock edge time                                          
  0.000   0.000                                       clk                                                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                      
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                      
  1.539   0.864   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA  
  1.788   0.249   tHld        1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 55.230%, 
                    tC2Q: 0.202 44.770%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path25						
Path Summary:
Slack             : 0.202
Data Arrival Time : 1.991
Data Required Time: 1.788
From              : PALETTEDATARB_IN_2_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                                
 ======= ======= ====== ==== ======== ============== ================================================================= 
  0.000   0.000                                       active clock edge time                                           
  0.000   0.000                                       clk                                                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                       
  1.539   0.864   tNET   RR   1        R26C11[2][A]   u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/CLK                 
  1.741   0.202   tC2Q   RR   1        R26C11[2][A]   u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q                   
  1.991   0.249   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                     NODE                               
 ======= ======= ====== ==== ======== ============== ================================================================ 
  0.000   0.000                                       active clock edge time                                          
  0.000   0.000                                       clk                                                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                      
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                                      
  1.539   0.864   tNET   RR   1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA  
  1.788   0.249   tHld        1        BSRAM_R28[3]   u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 55.230%, 
                    tC2Q: 0.202 44.770%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -1.595
Data Arrival Time : 5.233
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer2              
  3.638   -0.151   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path2						
Path Summary:
Slack             : -1.595
Data Arrival Time : 5.233
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer1              
  3.638   -0.151   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path3						
Path Summary:
Slack             : -1.595
Data Arrival Time : 5.233
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer0              
  3.638   -0.151   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path4						
Path Summary:
Slack             : 1.113
Data Arrival Time : 5.233
Data Required Time: 6.346
From              : rst_n_s0
To                : SdSeq_1_s5
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R13C26[1][A]   SdSeq_1_s5/CLEAR        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R13C26[1][A]   SdSeq_1_s5/CLK                     
  6.381   -0.035   tUnc                                SdSeq_1_s5                         
  6.346   -0.035   tSu         1        R13C26[1][A]   SdSeq_1_s5                         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path5						
Path Summary:
Slack             : 1.113
Data Arrival Time : 5.233
Data Required Time: 6.346
From              : rst_n_s0
To                : SdSeq_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R13C26[2][A]   SdSeq_0_s1/CLEAR        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R13C26[2][A]   SdSeq_0_s1/CLK                     
  6.381   -0.035   tUnc                                SdSeq_0_s1                         
  6.346   -0.035   tSu         1        R13C26[2][A]   SdSeq_0_s1                         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path6						
Path Summary:
Slack             : 1.113
Data Arrival Time : 5.233
Data Required Time: 6.346
From              : rst_n_s0
To                : VrmRde_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R13C19[2][B]   VrmRde_r_s0/CLEAR       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R13C19[2][B]   VrmRde_r_s0/CLK                    
  6.381   -0.035   tUnc                                VrmRde_r_s0                        
  6.346   -0.035   tSu         1        R13C19[2][B]   VrmRde_r_s0                        

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path7						
Path Summary:
Slack             : 1.113
Data Arrival Time : 5.233
Data Required Time: 6.346
From              : rst_n_s0
To                : VrmWre_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R13C19[2][A]   VrmWre_r_s0/CLEAR       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R13C19[2][A]   VrmWre_r_s0/CLK                    
  6.381   -0.035   tUnc                                VrmWre_r_s0                        
  6.346   -0.035   tSu         1        R13C19[2][A]   VrmWre_r_s0                        

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path8						
Path Summary:
Slack             : 1.113
Data Arrival Time : 5.233
Data Required Time: 6.346
From              : rst_n_s0
To                : refresh_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R13C26[0][A]   refresh_r_s0/CLEAR      

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   114      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R13C26[0][A]   refresh_r_s0/CLK                   
  6.381   -0.035   tUnc                                refresh_r_s0                       
  6.346   -0.035   tSu         1        R13C26[0][A]   refresh_r_s0                       

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path9						
Path Summary:
Slack             : 2.100
Data Arrival Time : 5.233
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer2              
  7.334   -0.153   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path10						
Path Summary:
Slack             : 2.100
Data Arrival Time : 5.233
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer1              
  7.334   -0.153   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path11						
Path Summary:
Slack             : 2.100
Data Arrival Time : 5.233
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer0              
  7.334   -0.153   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path12						
Path Summary:
Slack             : 7.286
Data Arrival Time : 5.233
Data Required Time: 12.519
From              : rst_n_s0
To                : csr_sync_r_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R32C28[1][A]   csr_sync_r_1_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R32C28[1][A]   csr_sync_r_1_s0/CLK               
  12.554   -0.035   tUnc                                csr_sync_r_1_s0                   
  12.519   -0.035   tSu         1        R32C28[1][A]   csr_sync_r_1_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path13						
Path Summary:
Slack             : 7.286
Data Arrival Time : 5.233
Data Required Time: 12.519
From              : rst_n_s0
To                : cswn_sdram_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R31C28[2][A]   cswn_sdram_r_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R31C28[2][A]   cswn_sdram_r_s0/CLK               
  12.554   -0.035   tUnc                                cswn_sdram_r_s0                   
  12.519   -0.035   tSu         1        R31C28[2][A]   cswn_sdram_r_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path14						
Path Summary:
Slack             : 7.286
Data Arrival Time : 5.233
Data Required Time: 12.519
From              : rst_n_s0
To                : csw_sync_r_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        IOB8[B]        csw_sync_r_0_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                    NODE                
 ======== ======== ====== ==== ======== ========== ================================== 
  12.346   12.346                                   active clock edge time            
  12.346   0.000                                    clk_sdram                         
  12.346   0.000    tCL    RR   7        PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        IOB8[B]    csw_sync_r_0_s0/CLK               
  12.554   -0.035   tUnc                            csw_sync_r_0_s0                   
  12.519   -0.035   tSu         1        IOB8[B]    csw_sync_r_0_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path15						
Path Summary:
Slack             : 7.286
Data Arrival Time : 5.233
Data Required Time: 12.519
From              : rst_n_s0
To                : csw_sync_r_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R31C28[2][B]   csw_sync_r_1_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R31C28[2][B]   csw_sync_r_1_s0/CLK               
  12.554   -0.035   tUnc                                csw_sync_r_1_s0                   
  12.519   -0.035   tSu         1        R31C28[2][B]   csw_sync_r_1_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path16						
Path Summary:
Slack             : 7.286
Data Arrival Time : 5.233
Data Required Time: 12.519
From              : rst_n_s0
To                : csrn_sdram_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        R30C28[0][A]   csrn_sdram_r_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R30C28[0][A]   csrn_sdram_r_s0/CLK               
  12.554   -0.035   tUnc                                csrn_sdram_r_s0                   
  12.519   -0.035   tSu         1        R30C28[0][A]   csrn_sdram_r_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path17						
Path Summary:
Slack             : 7.286
Data Arrival Time : 5.233
Data Required Time: 12.519
From              : rst_n_s0
To                : csr_sync_r_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q              
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0           
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F            
  5.233   1.341   tNET   FF   1        IOB6[A]        csr_sync_r_0_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                    NODE                
 ======== ======== ====== ==== ======== ========== ================================== 
  12.346   12.346                                   active clock edge time            
  12.346   0.000                                    clk_sdram                         
  12.346   0.000    tCL    RR   7        PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        IOB6[A]    csr_sync_r_0_s0/CLK               
  12.554   -0.035   tUnc                            csr_sync_r_0_s0                   
  12.519   -0.035   tSu         1        IOB6[A]    csr_sync_r_0_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path18						
Path Summary:
Slack             : 33.546
Data Arrival Time : 5.233
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2502     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  38.780   -0.153   tSu         1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path19						
Path Summary:
Slack             : 33.546
Data Arrival Time : 5.233
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2502     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  38.780   -0.153   tSu         1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path20						
Path Summary:
Slack             : 33.546
Data Arrival Time : 5.233
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F             
  5.233   1.341   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2502     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  38.780   -0.153   tSu         1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path21						
Path Summary:
Slack             : 33.664
Data Arrival Time : 5.233
Data Required Time: 38.898
From              : rst_n_s0
To                : TRCLRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O                               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0                            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F                             
  5.233   1.341   tNET   FF   1        R34C14[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  38.933   1.213    tNET   RR   1        R34C14[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK  
  38.898   -0.035   tSu         1        R34C14[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path22						
Path Summary:
Slack             : 33.664
Data Arrival Time : 5.233
Data Required Time: 38.898
From              : rst_n_s0
To                : REGWRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O                               
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                             
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                               
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0                            
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F                             
  5.233   1.341   tNET   FF   1        R38C14[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  38.933   1.213    tNET   RR   1        R38C14[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK  
  38.898   -0.035   tSu         1        R38C14[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path23						
Path Summary:
Slack             : 33.664
Data Arrival Time : 5.233
Data Required Time: 38.898
From              : rst_n_s0
To                : VRAMWRREQ_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                              
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                                
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0                             
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F                              
  5.233   1.341   tNET   FF   1        R43C13[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  37.037   37.037                                       active clock edge time                  
  37.037   0.000                                        clk                                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                              
  38.933   1.213    tNET   RR   1        R43C13[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK  
  38.898   -0.035   tSu         1        R43C13[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : 33.664
Data Arrival Time : 5.233
Data Required Time: 38.898
From              : rst_n_s0
To                : STATE_15_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                              
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                                
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0                             
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F                              
  5.233   1.341   tNET   FF   1        R41C13[0][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  38.933   1.213    tNET   RR   1        R41C13[0][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK  
  38.898   -0.035   tSu         1        R41C13[0][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : 33.664
Data Arrival Time : 5.233
Data Required Time: 38.898
From              : rst_n_s0
To                : TR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.683   0.683   tINS   RR   2502     IOL7[A]        clk_ibuf/O                          
  1.896   1.213   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                        
  2.128   0.232   tC2Q   RF   3        R29C31[0][A]   rst_n_s0/Q                          
  3.522   1.394   tNET   FF   1        R45C19[2][B]   reset_w_s2/I0                       
  3.893   0.371   tINS   FF   1009     R45C19[2][B]   reset_w_s2/F                        
  5.233   1.341   tNET   FF   1        R43C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.719   0.683    tINS   RR   2502     IOL7[A]        clk_ibuf/O                       
  38.933   1.213    tNET   RR   1        R43C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1/CLK  
  38.898   -0.035   tSu         1        R43C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 11.116%, 
                    route: 2.735 81.933%, 
                    tC2Q: 0.232 6.951%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 2.002
Data Arrival Time : 3.695
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2502     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  1.692   0.153   tHld        1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : 2.002
Data Arrival Time : 3.695
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2502     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  1.692   0.153   tHld        1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : 2.002
Data Arrival Time : 3.695
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2502     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  1.692   0.153   tHld        1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : TRCLRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                             
  3.695   0.872   tNET   RR   1        R34C14[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk                                    
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1.539   0.864   tNET   RR   1        R34C14[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK  
  1.550   0.011   tHld        1        R34C14[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : REGWRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                             
  3.695   0.872   tNET   RR   1        R38C14[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk                                    
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1.539   0.864   tNET   RR   1        R38C14[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK  
  1.550   0.011   tHld        1        R38C14[0][A]   u_v9958/U_VDP_COMMAND/REGWRACK_s2      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : VRAMWRREQ_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                              
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                                
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                             
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                              
  3.695   0.872   tNET   RR   1        R43C13[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk                                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                              
  1.539   0.864   tNET   RR   1        R43C13[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK  
  1.550   0.011   tHld        1        R43C13[1][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : STATE_15_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                                
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                              
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                                
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                             
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                              
  3.695   0.872   tNET   RR   1        R41C13[0][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk                                    
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                             
  1.539   0.864   tNET   RR   1        R41C13[0][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK  
  1.550   0.011   tHld        1        R41C13[0][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : TR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                        
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                          
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                       
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                        
  3.695   0.872   tNET   RR   1        R43C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1/PRESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                       
  1.539   0.864   tNET   RR   1        R43C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1/CLK  
  1.550   0.011   tHld        1        R43C11[2][A]   u_v9958/U_VDP_COMMAND/TR_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMRWR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R41C14[1][B]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R41C14[1][B]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK  
  1.550   0.011   tHld        1        R41C14[1][B]   u_v9958/U_VDP_COMMAND/CMRWR_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R38C9[2][A]    u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R38C9[2][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK  
  1.550   0.011   tHld        1        R38C9[2][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R38C9[2][B]    u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R38C9[2][B]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK  
  1.550   0.011   tHld        1        R38C9[2][B]   u_v9958/U_VDP_COMMAND/CMR_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R40C9[0][A]    u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R40C9[0][A]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK  
  1.550   0.011   tHld        1        R40C9[0][A]   u_v9958/U_VDP_COMMAND/CMR_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R38C9[0][A]    u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R38C9[0][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK  
  1.550   0.011   tHld        1        R38C9[0][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_4_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R43C9[1][A]    u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R43C9[1][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK  
  1.550   0.011   tHld        1        R43C9[1][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_5_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R43C9[1][B]    u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R43C9[1][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK  
  1.550   0.011   tHld        1        R43C9[1][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_6_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R42C9[1][A]    u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R42C9[1][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLK  
  1.550   0.011   tHld        1        R42C9[1][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_7_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R42C9[1][B]    u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======= ====== ==== ======== ============= ==================================== 
  0.000   0.000                                      active clock edge time              
  0.000   0.000                                      clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]       clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]       clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R42C9[1][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLK  
  1.550   0.011   tHld        1        R42C9[1][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CLR_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R39C12[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R39C12[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLK  
  1.550   0.011   tHld        1        R39C12[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : 2.144
Data Arrival Time : 3.695
Data Required Time: 1.550
From              : rst_n_s0
To                : CLR_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q                            
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0                         
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F                          
  3.695   0.872   tNET   RR   1        R39C12[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R39C12[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLK  
  1.550   0.011   tHld        1        R39C12[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : 3.423
Data Arrival Time : 3.695
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer2              
  0.272   0.153   tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path21						
Path Summary:
Slack             : 3.423
Data Arrival Time : 3.695
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer1              
  0.272   0.153   tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path22						
Path Summary:
Slack             : 3.423
Data Arrival Time : 3.695
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer0              
  0.272   0.153   tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path23						
Path Summary:
Slack             : 7.123
Data Arrival Time : 3.695
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer2              
  -3.428   0.151    tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path24						
Path Summary:
Slack             : 7.123
Data Arrival Time : 3.695
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer1              
  -3.428   0.151    tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path25						
Path Summary:
Slack             : 7.123
Data Arrival Time : 3.695
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2502     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R29C31[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R29C31[0][A]   rst_n_s0/Q               
  2.588   0.847   tNET   RR   1        R45C19[2][B]   reset_w_s2/I0            
  2.823   0.235   tINS   RR   1009     R45C19[2][B]   reset_w_s2/F             
  3.695   0.872   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer0              
  -3.428   0.151    tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 10.903%, 
                    route: 1.718 79.725%, 
                    tC2Q: 0.202 9.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_13_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_13_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_13_s0/CLK        

								MPW2
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_12_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_12_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_12_s0/CLK        

								MPW3
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_11_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_11_s0/CLK        

								MPW4
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_10_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_10_s0/CLK        

								MPW5
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_9_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_9_s0/CLK         

								MPW6
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        sample_8_s0

Late clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  4.000   0.000               active clock edge time  
  4.000   0.000               clk_125                 
  4.000   0.000   tCL    FF   clk_125_ibuf/I          
  4.688   0.688   tINS   FF   clk_125_ibuf/O          
  5.098   0.410   tNET   FF   sample_8_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF            NODE           
 ======= ======= ====== ==== ======================== 
  8.000   0.000               active clock edge time  
  8.000   0.000               clk_125                 
  8.000   0.000   tCL    RR   clk_125_ibuf/I          
  8.675   0.675   tINS   RR   clk_125_ibuf/O          
  8.986   0.310   tNET   RR   sample_8_s0/CLK         

								MPW7
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DATA_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  4.000   0.000               active clock edge time        
  4.000   0.000               clk_125                       
  4.000   0.000   tCL    FF   clk_125_ibuf/I                
  4.688   0.688   tINS   FF   clk_125_ibuf/O                
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DATA_10_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  8.000   0.000               active clock edge time        
  8.000   0.000               clk_125                       
  8.000   0.000   tCL    RR   clk_125_ibuf/I                
  8.675   0.675   tINS   RR   clk_125_ibuf/O                
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DATA_10_s0/CLK  

								MPW8
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DATA_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF              NODE              
 ======= ======= ====== ==== ============================= 
  4.000   0.000               active clock edge time       
  4.000   0.000               clk_125                      
  4.000   0.000   tCL    FF   clk_125_ibuf/I               
  4.688   0.688   tINS   FF   clk_125_ibuf/O               
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DATA_9_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF              NODE              
 ======= ======= ====== ==== ============================= 
  8.000   0.000               active clock edge time       
  8.000   0.000               clk_125                      
  8.000   0.000   tCL    RR   clk_125_ibuf/I               
  8.675   0.675   tINS   RR   clk_125_ibuf/O               
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DATA_9_s0/CLK  

								MPW9
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  4.000   0.000               active clock edge time                
  4.000   0.000               clk_125                               
  4.000   0.000   tCL    FF   clk_125_ibuf/I                        
  4.688   0.688   tINS   FF   clk_125_ibuf/O                        
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_11_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  8.000   0.000               active clock edge time                
  8.000   0.000               clk_125                               
  8.000   0.000   tCL    RR   clk_125_ibuf/I                        
  8.675   0.675   tINS   RR   clk_125_ibuf/O                        
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_11_s0/CLK  

								MPW10
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_STATE_1_s1

Late clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  4.000   0.000               active clock edge time        
  4.000   0.000               clk_125                       
  4.000   0.000   tCL    FF   clk_125_ibuf/I                
  4.688   0.688   tINS   FF   clk_125_ibuf/O                
  5.098   0.410   tNET   FF   SPI_MCP3202/r_STATE_1_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  8.000   0.000               active clock edge time        
  8.000   0.000               clk_125                       
  8.000   0.000   tCL    RR   clk_125_ibuf/I                
  8.675   0.675   tINS   RR   clk_125_ibuf/O                
  8.986   0.310   tNET   RR   SPI_MCP3202/r_STATE_1_s1/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT                   NET NAME                   WORST SLACK   MAX DELAY  
 ======== ========================================== ============= =========== 
  2502     clk_d                                      -7.720        1.621      
  1009     reset_w                                    -1.595        1.341      
  265      sample_buffer_current_4                    32.195        1.785      
  265      sample_buffer_current_4                    32.570        1.363      
  128      n4054_4                                    29.451        1.086      
  128      n4054_4                                    29.246        1.765      
  115      true_hdmi_output.packet_pixel_counter[0]   28.735        1.742      
  114      clk_sdramp                                 -5.486        0.261      
  110      n577_3                                     29.246        1.727      
  101      true_hdmi_output.packet_pixel_counter[0]   30.022        1.534      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R41C17     0.944              
  R42C47     0.875              
  R25C20     0.875              
  R33C39     0.861              
  R18C10     0.847              
  R25C26     0.847              
  R44C17     0.847              
  R32C40     0.847              
  R33C40     0.847              
  R16C23     0.833              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                Detail Command                                                                              
 ==================== ========= ======================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add                                                                                       
  TC_CLOCK             Actived   create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add                                                                                         
  TC_CLOCK             Actived   create_clock -name clk_125 -period 8 -waveform {0 4} [get_ports {clk_125}]                                                                                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]                                  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]                            
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 3 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 3 -add [get_nets {clk_sdram}]                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_cpu -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 14 -multiply_by 1 -add [get_nets {clk_cpu}]                           
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_grom -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 112 -multiply_by 1 -add [get_nets {clk_grom}]                        
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_SCK -source [get_ports {clk_125}] -master_clock clk_125 -divide_by 138 -multiply_by 1 -add [get_nets {clk_SCK}]                        

