// Seed: 629298272
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3
);
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    output logic id_7,
    output supply1 id_8
);
  wire id_10;
  always_ff id_8 = 1;
  tri id_11;
  always @(posedge id_4) @(posedge id_11) id_7 <= 1;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_1,
      id_11
  );
  wire id_12;
  wire id_13;
endmodule
