// Seed: 1382879753
`timescale 1ps / 1ps
module module_0;
  reg id_0;
  assign id_0 = 1'h0;
  always @(~id_0) begin
    id_0 <= id_0;
  end
  always @(negedge 1) id_0 = id_0;
endmodule
