multiline_comment|/*&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 1999, 2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * MIPS boards specific PCI support.&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/mips-boards/generic.h&gt;
macro_line|#include &lt;asm/gt64120.h&gt;
macro_line|#include &lt;asm/mips-boards/bonito64.h&gt;
macro_line|#ifdef CONFIG_MIPS_MALTA
macro_line|#include &lt;asm/mips-boards/malta.h&gt;
macro_line|#endif
macro_line|#include &lt;asm/mips-boards/msc01_pci.h&gt;
DECL|macro|PCI_ACCESS_READ
mdefine_line|#define PCI_ACCESS_READ  0
DECL|macro|PCI_ACCESS_WRITE
mdefine_line|#define PCI_ACCESS_WRITE 1
multiline_comment|/*&n; *  PCI configuration cycle AD bus definition&n; */
multiline_comment|/* Type 0 */
DECL|macro|PCI_CFG_TYPE0_REG_SHF
mdefine_line|#define PCI_CFG_TYPE0_REG_SHF           0
DECL|macro|PCI_CFG_TYPE0_FUNC_SHF
mdefine_line|#define PCI_CFG_TYPE0_FUNC_SHF          8
multiline_comment|/* Type 1 */
DECL|macro|PCI_CFG_TYPE1_REG_SHF
mdefine_line|#define PCI_CFG_TYPE1_REG_SHF           0
DECL|macro|PCI_CFG_TYPE1_FUNC_SHF
mdefine_line|#define PCI_CFG_TYPE1_FUNC_SHF          8
DECL|macro|PCI_CFG_TYPE1_DEV_SHF
mdefine_line|#define PCI_CFG_TYPE1_DEV_SHF           11
DECL|macro|PCI_CFG_TYPE1_BUS_SHF
mdefine_line|#define PCI_CFG_TYPE1_BUS_SHF           16
DECL|function|mips_pcibios_config_access
r_static
r_int
id|mips_pcibios_config_access
c_func
(paren
r_int
r_char
id|access_type
comma
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
id|u32
op_star
id|data
)paren
(brace
r_int
r_char
id|busnum
op_assign
id|bus-&gt;number
suffix:semicolon
r_int
r_char
id|type
suffix:semicolon
id|u32
id|intr
comma
id|dummy
suffix:semicolon
id|u64
id|pci_addr
suffix:semicolon
r_switch
c_cond
(paren
id|mips_revision_corid
)paren
(brace
r_case
id|MIPS_REVISION_CORID_QED_RM5261
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_LV
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_FPGA
suffix:colon
multiline_comment|/* Galileo GT64120 system controller. */
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|devfn
op_ge
id|PCI_DEVFN
c_func
(paren
l_int|31
comma
l_int|0
)paren
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Because of a bug in the galileo (for slot 31). */
multiline_comment|/* Clear cause register bits */
id|GT_READ
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
id|intr
)paren
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
id|intr
op_amp
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup address */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
id|busnum
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
id|devfn
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|where
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
op_logical_and
id|devfn
op_eq
l_int|0
)paren
(brace
multiline_comment|/*&n;&t;&t;&t;&t; * The Galileo system controller is acting&n;&t;&t;&t;&t; * differently than other devices.&n;&t;&t;&t;&t; */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
id|GT_PCI_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
op_logical_and
id|devfn
op_eq
l_int|0
)paren
(brace
multiline_comment|/*&n;&t;&t;&t;&t; * The Galileo system controller is acting&n;&t;&t;&t;&t; * differently than other devices.&n;&t;&t;&t;&t; */
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
id|GT_PCI_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
op_star
id|data
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Check for master or target abort */
id|GT_READ
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
id|intr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intr
op_amp
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
(brace
multiline_comment|/* Error occurred */
multiline_comment|/* Clear bits */
id|GT_READ
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
id|intr
)paren
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
id|intr
op_amp
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|MIPS_REVISION_CORID_BONITO64
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_20K
suffix:colon
multiline_comment|/* Algorithmics Bonito64 system controller. */
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
l_int|0
)paren
)paren
(brace
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/* Clear cause register bits */
id|BONITO_PCICMD
op_or_assign
(paren
id|BONITO_PCICMD_MABORT_CLR
op_or
id|BONITO_PCICMD_MTABORT_CLR
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Setup pattern to be used as PCI &quot;address&quot; for&n;&t;&t; * Type 0 cycle&n;&t;&t; */
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
)paren
(brace
multiline_comment|/* IDSEL */
id|pci_addr
op_assign
(paren
id|u64
)paren
l_int|1
op_lshift
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_plus
l_int|10
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Bus number */
id|pci_addr
op_assign
id|busnum
op_lshift
id|PCI_CFG_TYPE1_BUS_SHF
suffix:semicolon
multiline_comment|/* Device number */
id|pci_addr
op_or_assign
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_lshift
id|PCI_CFG_TYPE1_DEV_SHF
suffix:semicolon
)brace
multiline_comment|/* Function (same for Type 0/1) */
id|pci_addr
op_or_assign
id|PCI_FUNC
c_func
(paren
id|devfn
)paren
op_lshift
id|PCI_CFG_TYPE0_FUNC_SHF
suffix:semicolon
multiline_comment|/* Register number (same for Type 0/1) */
id|pci_addr
op_or_assign
(paren
id|where
op_amp
op_complement
l_int|0x3
)paren
op_lshift
id|PCI_CFG_TYPE0_REG_SHF
suffix:semicolon
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
)paren
(brace
multiline_comment|/* Type 0 */
id|BONITO_PCIMAP_CFG
op_assign
id|pci_addr
op_rshift
l_int|16
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Type 1 */
id|BONITO_PCIMAP_CFG
op_assign
(paren
id|pci_addr
op_rshift
l_int|16
)paren
op_or
l_int|0x10000
suffix:semicolon
)brace
multiline_comment|/* Flush Bonito register block */
id|dummy
op_assign
id|BONITO_PCIMAP_CFG
suffix:semicolon
id|iob
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* sync */
multiline_comment|/* Perform access */
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
op_star
(paren
r_volatile
id|u32
op_star
)paren
(paren
id|KSEG1ADDR
c_func
(paren
id|BONITO_PCICFG_BASE
op_plus
(paren
id|pci_addr
op_amp
l_int|0xffff
)paren
)paren
)paren
op_assign
op_star
(paren
id|u32
op_star
)paren
id|data
suffix:semicolon
multiline_comment|/* Wait till done */
r_while
c_loop
(paren
id|BONITO_PCIMSTAT
op_amp
l_int|0xF
)paren
suffix:semicolon
)brace
r_else
(brace
op_star
(paren
id|u32
op_star
)paren
id|data
op_assign
op_star
(paren
r_volatile
id|u32
op_star
)paren
(paren
id|KSEG1ADDR
c_func
(paren
id|BONITO_PCICFG_BASE
op_plus
(paren
id|pci_addr
op_amp
l_int|0xffff
)paren
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/* Detect Master/Target abort */
r_if
c_cond
(paren
id|BONITO_PCICMD
op_amp
(paren
id|BONITO_PCICMD_MABORT_CLR
op_or
id|BONITO_PCICMD_MTABORT_CLR
)paren
)paren
(brace
multiline_comment|/* Error occurred */
multiline_comment|/* Clear bits */
id|BONITO_PCICMD
op_or_assign
(paren
id|BONITO_PCICMD_MABORT_CLR
op_or
id|BONITO_PCICMD_MTABORT_CLR
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|MIPS_REVISION_CORID_CORE_MSC
suffix:colon
multiline_comment|/* MIPS system controller. */
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
l_int|0
)paren
)paren
(brace
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/* Clear status register bits. */
id|MSC_WRITE
c_func
(paren
id|MSC01_PCI_INTSTAT
comma
(paren
id|MSC01_PCI_INTCFG_MA_BIT
op_or
id|MSC01_PCI_INTCFG_TA_BIT
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup address */
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
)paren
id|type
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Type 0 */
r_else
id|type
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* Type 1 */
id|MSC_WRITE
c_func
(paren
id|MSC01_PCI_CFGADDR
comma
(paren
(paren
id|busnum
op_lshift
id|MSC01_PCI_CFGADDR_BNUM_SHF
)paren
op_or
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_lshift
id|MSC01_PCI_CFGADDR_DNUM_SHF
)paren
op_or
(paren
id|PCI_FUNC
c_func
(paren
id|devfn
)paren
op_lshift
id|MSC01_PCI_CFGADDR_FNUM_SHF
)paren
op_or
(paren
(paren
id|where
op_div
l_int|4
)paren
op_lshift
id|MSC01_PCI_CFGADDR_RNUM_SHF
)paren
op_or
(paren
id|type
)paren
)paren
)paren
suffix:semicolon
multiline_comment|/* Perform access */
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
id|MSC_WRITE
c_func
(paren
id|MSC01_PCI_CFGDATA
comma
op_star
id|data
)paren
suffix:semicolon
)brace
r_else
(brace
id|MSC_READ
c_func
(paren
id|MSC01_PCI_CFGDATA
comma
op_star
id|data
)paren
suffix:semicolon
)brace
multiline_comment|/* Detect Master/Target abort */
id|MSC_READ
c_func
(paren
id|MSC01_PCI_INTSTAT
comma
id|intr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intr
op_amp
(paren
id|MSC01_PCI_INTCFG_MA_BIT
op_or
id|MSC01_PCI_INTCFG_TA_BIT
)paren
)paren
(brace
multiline_comment|/* Error occurred */
multiline_comment|/* Clear bits */
id|MSC_READ
c_func
(paren
id|MSC01_PCI_INTSTAT
comma
id|intr
)paren
suffix:semicolon
id|MSC_WRITE
c_func
(paren
id|MSC01_PCI_INTSTAT
comma
(paren
id|MSC01_PCI_INTCFG_MA_BIT
op_or
id|MSC01_PCI_INTCFG_TA_BIT
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
(paren
l_string|&quot;Unknown Core card, don&squot;t know the system controller.&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * We can&squot;t address 8 and 16 bit words directly.  Instead we have to&n; * read/write a 32bit word and mask/modify the data we actually want.&n; */
DECL|function|mips_pcibios_read
r_static
r_int
id|mips_pcibios_read
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|2
)paren
op_logical_and
(paren
id|where
op_amp
l_int|1
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_else
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|4
)paren
op_logical_and
(paren
id|where
op_amp
l_int|3
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|1
)paren
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xff
suffix:semicolon
r_else
r_if
c_cond
(paren
id|size
op_eq
l_int|2
)paren
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xffff
suffix:semicolon
r_else
op_star
id|val
op_assign
id|data
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|mips_pcibios_write
r_static
r_int
id|mips_pcibios_write
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|2
)paren
op_logical_and
(paren
id|where
op_amp
l_int|1
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_else
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|4
)paren
op_logical_and
(paren
id|where
op_amp
l_int|3
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|4
)paren
id|data
op_assign
id|val
suffix:semicolon
r_else
(brace
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|1
)paren
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|size
op_eq
l_int|2
)paren
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xffff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mips_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|variable|mips_pci_ops
r_struct
id|pci_ops
id|mips_pci_ops
op_assign
(brace
dot
id|read
op_assign
id|mips_pcibios_read
comma
dot
id|write
op_assign
id|mips_pcibios_write
)brace
suffix:semicolon
DECL|function|mips_pcibios_iack
r_int
id|mips_pcibios_iack
c_func
(paren
r_void
)paren
(brace
r_int
id|irq
suffix:semicolon
id|u32
id|dummy
suffix:semicolon
multiline_comment|/*&n;&t; * Determine highest priority pending interrupt by performing&n;&t; * a PCI Interrupt Acknowledge cycle.&n;&t; */
r_switch
c_cond
(paren
id|mips_revision_corid
)paren
(brace
r_case
id|MIPS_REVISION_CORID_QED_RM5261
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_LV
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_FPGA
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_MSC
suffix:colon
r_if
c_cond
(paren
id|mips_revision_corid
op_eq
id|MIPS_REVISION_CORID_CORE_MSC
)paren
id|MSC_READ
c_func
(paren
id|MSC01_PCI_IACK
comma
id|irq
)paren
suffix:semicolon
r_else
id|GT_READ
c_func
(paren
id|GT_PCI0_IACK_OFS
comma
id|irq
)paren
suffix:semicolon
id|irq
op_and_assign
l_int|0xff
suffix:semicolon
r_break
suffix:semicolon
r_case
id|MIPS_REVISION_CORID_BONITO64
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_20K
suffix:colon
multiline_comment|/* The following will generate a PCI IACK cycle on the&n;&t;&t; * Bonito controller. It&squot;s a little bit kludgy, but it&n;&t;&t; * was the easiest way to implement it in hardware at&n;&t;&t; * the given time.&n;&t;&t; */
id|BONITO_PCIMAP_CFG
op_assign
l_int|0x20000
suffix:semicolon
multiline_comment|/* Flush Bonito register block */
id|dummy
op_assign
id|BONITO_PCIMAP_CFG
suffix:semicolon
id|iob
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* sync */
id|irq
op_assign
op_star
(paren
r_volatile
id|u32
op_star
)paren
(paren
id|KSEG1ADDR
c_func
(paren
id|BONITO_PCICFG_BASE
)paren
)paren
suffix:semicolon
id|iob
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* sync */
id|irq
op_and_assign
l_int|0xff
suffix:semicolon
id|BONITO_PCIMAP_CFG
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
(paren
l_string|&quot;Unknown Core card, don&squot;t know the system controller.&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
id|irq
suffix:semicolon
)brace
DECL|function|pcibios_init
r_static
r_int
id|__init
id|pcibios_init
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_MIPS_MALTA
r_struct
id|pci_dev
op_star
id|pdev
op_assign
l_int|NULL
suffix:semicolon
r_int
r_char
id|reg_val
suffix:semicolon
macro_line|#endif
id|printk
c_func
(paren
l_string|&quot;PCI: Probing PCI hardware on host bus 0.&bslash;n&quot;
)paren
suffix:semicolon
id|pci_scan_bus
c_func
(paren
l_int|0
comma
op_amp
id|mips_pci_ops
comma
l_int|NULL
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|mips_revision_corid
)paren
(brace
r_case
id|MIPS_REVISION_CORID_QED_RM5261
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_LV
suffix:colon
r_case
id|MIPS_REVISION_CORID_CORE_FPGA
suffix:colon
multiline_comment|/*&n;&t;&t; * Due to a bug in the Galileo system controller, we need&n;&t;&t; * to setup the PCI BAR for the Galileo internal registers.&n;&t;&t; * This should be done in the bios/bootprom and will be&n;&t;&t; * fixed in a later revision of YAMON (the MIPS boards&n;&t;&t; * boot prom).&n;&t;&t; */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
multiline_comment|/* Local bus */
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_DEVNUM_SHF
)paren
op_or
multiline_comment|/* GT64120 dev */
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
multiline_comment|/* Function 0 */
(paren
(paren
l_int|0x20
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
multiline_comment|/* BAR 4 */
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
multiline_comment|/* Perform the write */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
id|PHYSADDR
c_func
(paren
id|MIPS_GT_BASE
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_MIPS_MALTA
r_while
c_loop
(paren
(paren
id|pdev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
id|pdev
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
r_if
c_cond
(paren
(paren
id|pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_INTEL
)paren
op_logical_and
(paren
id|pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_INTEL_82371AB
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|pdev-&gt;devfn
)paren
op_eq
l_int|0x0a
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * IDE Decode enable.&n;&t;&t;&t; */
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
l_int|0x41
comma
op_amp
id|reg_val
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|pdev
comma
l_int|0x41
comma
id|reg_val
op_or
l_int|0x80
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
l_int|0x43
comma
op_amp
id|reg_val
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|pdev
comma
l_int|0x43
comma
id|reg_val
op_or
l_int|0x80
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_INTEL
)paren
op_logical_and
(paren
id|pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_INTEL_82371AB_0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|pdev-&gt;devfn
)paren
op_eq
l_int|0x0a
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * Set top of main memory accessible by ISA or DMA&n;&t;&t;&t; * devices to 16 Mb.&n;&t;&t;&t; */
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
l_int|0x69
comma
op_amp
id|reg_val
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|pdev
comma
l_int|0x69
comma
id|reg_val
op_or
l_int|0xf0
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * Activate Floppy Controller in the SMSC FDC37M817 Super I/O&n;&t; * Controller.&n;&t; * This should be done in the bios/bootprom and will be fixed in&n;&t; * a later revision of YAMON (the MIPS boards boot prom).&n;&t; */
multiline_comment|/* Entering config state. */
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_ENTER
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
multiline_comment|/* Activate floppy controller. */
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_DEVNUM
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_DEVNUM_FLOPPY
comma
id|SMSC_DATA_REG
)paren
suffix:semicolon
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_ACTIVATE
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_ACTIVATE_ENABLE
comma
id|SMSC_DATA_REG
)paren
suffix:semicolon
multiline_comment|/* Exit config state. */
id|SMSC_WRITE
c_func
(paren
id|SMSC_CONFIG_EXIT
comma
id|SMSC_CONFIG_REG
)paren
suffix:semicolon
macro_line|#endif
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|pcibios_init
id|subsys_initcall
c_func
(paren
id|pcibios_init
)paren
suffix:semicolon
DECL|function|pcibios_enable_device
r_int
id|pcibios_enable_device
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|mask
)paren
(brace
multiline_comment|/* Not needed, since we enable all devices at startup.  */
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|pcibios_align_resource
r_void
id|pcibios_align_resource
c_func
(paren
r_void
op_star
id|data
comma
r_struct
id|resource
op_star
id|res
comma
r_int
r_int
id|size
comma
r_int
r_int
id|align
)paren
(brace
)brace
DECL|function|pcibios_setup
r_char
op_star
id|__init
id|pcibios_setup
c_func
(paren
r_char
op_star
id|str
)paren
(brace
multiline_comment|/* Nothing to do for now.  */
r_return
id|str
suffix:semicolon
)brace
DECL|variable|pcibios_fixups
r_struct
id|pci_fixup
id|pcibios_fixups
(braket
)braket
op_assign
(brace
(brace
l_int|0
)brace
)brace
suffix:semicolon
multiline_comment|/*&n; *  Called after each bus is probed, but before its children&n; *  are examined.&n; */
DECL|function|pcibios_fixup_bus
r_void
id|__devinit
id|pcibios_fixup_bus
c_func
(paren
r_struct
id|pci_bus
op_star
id|b
)paren
(brace
id|pci_read_bridge_bases
c_func
(paren
id|b
)paren
suffix:semicolon
)brace
DECL|function|pcibios_assign_all_busses
r_int
r_int
id|pcibios_assign_all_busses
c_func
(paren
r_void
)paren
(brace
r_return
l_int|1
suffix:semicolon
)brace
eof
