<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: systemcontrol.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('systemcontrol_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">systemcontrol.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="systemcontrol_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup systemcontrol_defines System Control Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @ingroup MSP432E4xx_defines</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @brief Defined Constants and Types for the MSP432E4xx System Control</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * @date 22 July 2018</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Copyright (C) 2012 Alexandru Gagniuc &lt;mr.nuke.me@gmail.com&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Copyright (C) 2018 Dmitry Rezvanov &lt;dmitry.rezvanov@yandex.ru&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef MSP432E4_SYSTEMCONTROL_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define MSP432E4_SYSTEMCONTROL_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="msp432_2e4_2memorymap_8h.html">libopencm3/msp432/e4/memorymap.h</a>&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/** @defgroup sysctl_registers SYSCTL Registers</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * @brief System Control Registers</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/** Device Identification 0 */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga5edf22a6ff060d03941c304b59f0356c">   47</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0             MMIO32(SYSCTL_BASE + 0x000)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/** Device Identification 1 */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae38a424f0c881dab2d160d1e0a9a6131">   49</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1             MMIO32(SYSCTL_BASE + 0x004)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/** Power-Temp Brownout Control */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3fd602f9f4366b7cd066c89f56403052">   51</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL          MMIO32(SYSCTL_BASE + 0x038)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/** Raw Interrupt Status */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1c81f0f10746ec3948b6f46b4d06583f">   53</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS              MMIO32(SYSCTL_BASE + 0x050)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/** Interrupt Mask Control */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga846407f0f364f2507891553773c77d19">   55</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC              MMIO32(SYSCTL_BASE + 0x054)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/** RW1C Masked Interrupt Status and Clear */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga4f9f87f9381b3da165a82bde242d5e61">   57</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC             MMIO32(SYSCTL_BASE + 0x058)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/** Reset Cause */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab6b8c95db38367853b060f1c7fa53121">   59</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC             MMIO32(SYSCTL_BASE + 0x05C)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/** RW1C Power-Temperature Cause */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaffb5c3022c06d0f2f14188eb6c819548">   61</a></span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC            MMIO32(SYSCTL_BASE + 0x060)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/** NMI Cause Register */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2edf1bf1842cd39e6df633710485d1b6">   63</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC             MMIO32(SYSCTL_BASE + 0x064)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/** Main Oscillator Control */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga25e07d3c958f6bac10d5a290d57bfae8">   65</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL          MMIO32(SYSCTL_BASE + 0x07C)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/** Run and Sleep Mode Configuration Register */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0a46cac92f10630390e04ad38d1400db">   67</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG         MMIO32(SYSCTL_BASE + 0x0B0)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/** Memory Timing Parameter Register 0 for Main Flash and EEPROM */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1ded1e08fac09568fbe21641faa964b2">   69</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0          MMIO32(SYSCTL_BASE + 0x0C0)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/** Alternate Clock Configuration */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga51c1ad20cdc6c1eded606b1d42b4ab6c">   71</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG        MMIO32(SYSCTL_BASE + 0x138)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/** Deep Sleep Clock Configuration Register */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1b9b05995b84bd6156d34d9e4383ab19">   73</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG         MMIO32(SYSCTL_BASE + 0x144)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/** Divisor and Source Clock Configuration */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0477a1b414c4e90b5e8cc98e7fd5bb20">   75</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK          MMIO32(SYSCTL_BASE + 0x148)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/** System Properties */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga6daeba541534e298f90efd0f35b8b5c8">   77</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP          MMIO32(SYSCTL_BASE + 0x14C)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/** Precision Internal Oscillator Calibration */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga250323d022f46409e1d0f58a3e953f8a">   79</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL         MMIO32(SYSCTL_BASE + 0x150)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/** Precision Internal Oscillator Statistics */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaccae2718c49e898e670929411106fddc">   81</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT        MMIO32(SYSCTL_BASE + 0x154)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/** PLL Frequency 0 */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaafe0fae5b7bc00e01652773e2cb03d38">   83</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0         MMIO32(SYSCTL_BASE + 0x160)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/** PLL Frequency 1 */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga734cc69a16872dc5b0435dfc8e33ce8c">   85</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1         MMIO32(SYSCTL_BASE + 0x164)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/** PLL Status */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga22dba56588d81f1db2a533a89128eb89">   87</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT          MMIO32(SYSCTL_BASE + 0x168)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/** Sleep Power Configuration */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaac24e047d3d3e2d2a69c522910ba1bb2">   89</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG        MMIO32(SYSCTL_BASE + 0x188)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/** Deep-Sleep Power Configuration */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1e21c2b8e869e86658fcc4b44c81ac7b">   91</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG       MMIO32(SYSCTL_BASE + 0x18C)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/** Non-Volatile Memory Information */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gafc6f19c1586c2dca83f78a05a973bdd0">   93</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT          MMIO32(SYSCTL_BASE + 0x1A0)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/** LDO Sleep Power Control */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9901021480b8a0d11c504478aee7b78d">   95</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL         MMIO32(SYSCTL_BASE + 0x1B4)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/** LDO Sleep Power Calibration */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1b0cda73bd756e0971347641ceb77663">   97</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCAL         MMIO32(SYSCTL_BASE + 0x1B8)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/** LDO Deep-Sleep Power Control */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaf8e591fe4a8479f685feffa427bcc9ad">   99</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL         MMIO32(SYSCTL_BASE + 0x1BC)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/** LDO Deep-Sleep Power Calibration */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga574eee494341a0b35e213d010600b83f">  101</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCAL         MMIO32(SYSCTL_BASE + 0x1C0)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/** Sleep / Deep-Sleep Power Mode Status */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3e7ad26785ec1c21ddd4d8888a75a193">  103</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST           MMIO32(SYSCTL_BASE + 0x1CC)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/** Reset Behavior Control Register */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga90b98f564be713b6c62f163f94bc357c">  105</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL      MMIO32(SYSCTL_BASE + 0x1D8)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/** Hardware System Service Request */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga84920462dea5215cd79aeef2627c5475">  107</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR             MMIO32(SYSCTL_BASE + 0x1F4)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/** USB Power Domain Status */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3a4c3f3d36b65b83aefdd257b57b5f3c">  109</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS           MMIO32(SYSCTL_BASE + 0x280)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/** USB Memory Power Control */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga668438e7bdf39d43025dd358febf1cc1">  111</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC           MMIO32(SYSCTL_BASE + 0x284)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/** Ethernet MAC Power Domain Status */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaffbdfdb0dfbc3c0f3de9732de6f4e55a">  113</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS          MMIO32(SYSCTL_BASE + 0x288)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/** Ethernet MAC Memory Power Control */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa3580a8da7b7e098217c05a08af9d93c">  115</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC          MMIO32(SYSCTL_BASE + 0x28C)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/** LCD Power Domain Status */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga28a1a7efd0122f54efbcd187aac1f4a8">  117</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS           MMIO32(SYSCTL_BASE + 0x290)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/** LCD Memory Power Control */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga968cd86d5fc317106cf70e4302af8a62">  119</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC           MMIO32(SYSCTL_BASE + 0x294)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/** CAN 0 Power Domain Status */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3f05dce8ab0524363a5e4c9573a6dff2">  121</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS          MMIO32(SYSCTL_BASE + 0x298)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/** CAN 0 Memory Power Control */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga7778f7c96b3643b15e5dbb00dd74174e">  123</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0MPC          MMIO32(SYSCTL_BASE + 0x29C)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/** CAN 1 Power Domain Status */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac5ef73fe1bf439b03fcd1d3db7193e8f">  125</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS          MMIO32(SYSCTL_BASE + 0x2A0)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/** CAN 1 Memory Power Control */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga6d255ddf26840ff60196283551155875">  127</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1MPC          MMIO32(SYSCTL_BASE + 0x2A4)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/** Watchdog Timer Peripheral Present */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1efbf63d9e8aff1b23bce262faef97db">  130</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD             MMIO32(SYSCTL_BASE + 0x300)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/** 16/32-Bit General-Purpose Timer Peripheral Present */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaadcd15bb3c76427ca5cc1527fc986c15">  132</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER          MMIO32(SYSCTL_BASE + 0x304)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/** General-Purpose Input/Output Peripheral Present */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3955755f8969bdb31e8a6120e3858947">  134</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO           MMIO32(SYSCTL_BASE + 0x308)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/** Micro Direct Memory Access Peripheral Present */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga894da3bc3acb2228e6885633818452b1">  136</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA            MMIO32(SYSCTL_BASE + 0x30C)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/** EPI Peripheral Present */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga281f08facdc1d4917c92526b0a8b3c1a">  138</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEPI            MMIO32(SYSCTL_BASE + 0x310)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/** Hibernation Peripheral Present */</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3c4439eec911da39692e2eca91ad133e">  140</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB            MMIO32(SYSCTL_BASE + 0x314)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter Peripheral Present */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaafabd906ed5f891d6c2850ac476a8855">  142</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART           MMIO32(SYSCTL_BASE + 0x318)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/** Synchronous Serial Interface Peripheral Present */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9d6cd0bb2d9ce4370183ccdf3a0d0f29">  144</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI            MMIO32(SYSCTL_BASE + 0x31C)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/** Inter-Integrated Circuit Peripheral Present */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga4b3c3f57adcf2c1ad7078338ba1917bf">  146</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C            MMIO32(SYSCTL_BASE + 0x320)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/** Universal Serial Bus Peripheral Present */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9b4d83e2f9614143848a83cb2e98d45e">  148</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB            MMIO32(SYSCTL_BASE + 0x328)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/** Ethernet PHY Peripheral Present */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2550b716e9a75219d62d2d2a2c500077">  150</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEPHY           MMIO32(SYSCTL_BASE + 0x330)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/** Controller Area Network Peripheral Present */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2ed5cfe445620462380d37ae203af89b">  152</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN            MMIO32(SYSCTL_BASE + 0x334)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/** Analog-to-Digital Converter Peripheral Present */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga33d54fad389634e98f72b7d0c08aea27">  154</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC            MMIO32(SYSCTL_BASE + 0x338)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/** Analog Comparator Peripheral Present */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga6628dce9c865dbd404cc128cfc4118b8">  156</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP           MMIO32(SYSCTL_BASE + 0x33C)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/** Pulse Width Modulator Peripheral Present */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae7f36b9ab7e2fd3407fc126a4de3cccb">  158</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM            MMIO32(SYSCTL_BASE + 0x340)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/** Quadrature Encoder Interface Peripheral Present */</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga1a632d7f025208b96eb7f076792f4b69">  160</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI            MMIO32(SYSCTL_BASE + 0x344)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/** EEPROM Peripheral Present */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gabeabdb669aa33e8b4d567f04f6881739">  162</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM         MMIO32(SYSCTL_BASE + 0x358)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/** CRC and Cryptographic Modules Peripheral Present */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae5ac55f66bfa15f1ec68fcb3886f2fc5">  164</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCCM            MMIO32(SYSCTL_BASE + 0x374)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/** LCD Peripheral Present */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaac13e5077e686dc6b36fab9802d51be2">  166</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPLCD            MMIO32(SYSCTL_BASE + 0x390)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/** 1-Wire Peripheral Present */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga31dd2e800caf7462b79c3b555232ae52">  168</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPOWIRE          MMIO32(SYSCTL_BASE + 0x398)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/** Ethernet MAC Peripheral Present */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gad1bc5fa7b5c85e02593b3e137c49b297">  170</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEMAC           MMIO32(SYSCTL_BASE + 0x39C)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/** Power Regulator Bus Peripheral Present */</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga40a3a13caef3923f3637eb2aff70bcc3">  172</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPRB            MMIO32(SYSCTL_BASE + 0x3A0)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/** Watchdog Timer Software Reset */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae52f07e6026cdffcfbb66c7e949254d0">  175</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD             MMIO32(SYSCTL_BASE + 0x500)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/** 16/32-Bit General-Purpose Timer Software Reset */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0c76a8ca571ad439072226ae778731d2">  177</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER          MMIO32(SYSCTL_BASE + 0x504)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/** General-Purpose Input/Output Software Reset */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2c0070136c26a60db90b69c8a36d55f1">  179</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO           MMIO32(SYSCTL_BASE + 0x508)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/** Micro Direct Memory Access Software Reset */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga85fc6d04e544c769ef810f4b20335e62">  181</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA            MMIO32(SYSCTL_BASE + 0x50C)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/** EPI Software Reset */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae604faefd0e2bfe367f16132a08d8195">  183</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREPI            MMIO32(SYSCTL_BASE + 0x510)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/** Hibernation Software Reset */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gabc341b62d00a679132decfb16b08abb2">  185</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB            MMIO32(SYSCTL_BASE + 0x514)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter Software Reset */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gad1cc563458c06d54fd6ad1a005f5136d">  187</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART           MMIO32(SYSCTL_BASE + 0x518)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/** Synchronous Serial Interface Software Reset */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga8957ae37f65450d5eeb330dbba058fbe">  189</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI            MMIO32(SYSCTL_BASE + 0x51C)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/** Inter-Integrated Circuit Software Reset */</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gacb38bc82810ceb53602fbd9315d600bf">  191</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C            MMIO32(SYSCTL_BASE + 0x520)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/** Universal Serial Bus Software Reset */</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaf6c69bc3b36566ab6b64e00bff1b2c8a">  193</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB            MMIO32(SYSCTL_BASE + 0x528)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/** Ethernet PHY Software Reset */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga4a4d3b2b4aece470ef11e7a14d635003">  195</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREPHY           MMIO32(SYSCTL_BASE + 0x530)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/** Controller Area Network Software Reset */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae0cf4514b7157ff3581048b8f4f7afae">  197</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN            MMIO32(SYSCTL_BASE + 0x534)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/** Analog-to-Digital Converter Software Reset */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga96f2718fb61767be5ce86c5156b4be76">  199</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC            MMIO32(SYSCTL_BASE + 0x538)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/** Analog Comparator Software Reset */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9cc6e115d1a61a43e522f8ee98c8cd42">  201</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP           MMIO32(SYSCTL_BASE + 0x53C)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/** Pulse Width Modulator Software Reset */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9c75e336111c2f7be84e3d946070eaf5">  203</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRPWM            MMIO32(SYSCTL_BASE + 0x540)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/** Quadrature Encoder Interface Software Reset */</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga87306cd6fd517cdff582c1ac03317e06">  205</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRQEI            MMIO32(SYSCTL_BASE + 0x544)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/** EEPROM Software Reset */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga39d9833a54e27edd54148e774f7f8140">  207</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM         MMIO32(SYSCTL_BASE + 0x558)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/** CRC and Cryptographic Modules Software Reset */</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga339363d9d18149d93fb5f1ee60c42616">  209</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCCM            MMIO32(SYSCTL_BASE + 0x574)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/** LCD Controller Software Reset */</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2587d0cf6963889e1c5914b3132148ea">  211</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRLCD            MMIO32(SYSCTL_BASE + 0x590)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/** 1-Wire Software Reset */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9e5912aef738d9df5a77a1e2df599bcb">  213</a></span>&#160;<span class="preprocessor">#define SYSCTL_SROWIRE          MMIO32(SYSCTL_BASE + 0x598)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/** Ethernet MAC Software Reset */</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9f938a47cad8afddd2f7db783e2a3e02">  215</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREMAC           MMIO32(SYSCTL_BASE + 0x59C)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/** Watchdog Timer Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga7fb6c282f04b8c0049a9a37b3c31ffde">  218</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD           MMIO32(SYSCTL_BASE + 0x600)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/** 16/32-BitGeneral-Purpose Timer RunMode Clock Gating Control */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac2a17a27f27095d9183b01b62f4b6595">  220</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER        MMIO32(SYSCTL_BASE + 0x604)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/** General-Purpose Input/Output Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga8af77153922a20e34a61458fe52a01a4">  222</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO         MMIO32(SYSCTL_BASE + 0x608)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/** Micro Direct Memory Access Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga63b94e1ee057d847a3b743d2225b30c8">  224</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA          MMIO32(SYSCTL_BASE + 0x60C)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/** EPI Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga489d457f99946113936a6b41b30dbf18">  226</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPI          MMIO32(SYSCTL_BASE + 0x610)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/** Hibernation Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gad18dd4000352df15f7747be4b2b26dd1">  228</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB          MMIO32(SYSCTL_BASE + 0x614)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter RunMode Clock Gating Control */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gad6dab476e4bdc0c7a076aeb076824c7a">  230</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART         MMIO32(SYSCTL_BASE + 0x618)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/** Synchronous Serial Interface Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gad9ab60781683a7d1034bc15d6580be9d">  232</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI          MMIO32(SYSCTL_BASE + 0x61C)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/** Inter-Integrated Circuit Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa89f93f8b0550662977d2042ca3763a6">  234</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C          MMIO32(SYSCTL_BASE + 0x620)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/** Universal Serial Bus Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2b4a22e34f60aa16590503bd28142e93">  236</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB          MMIO32(SYSCTL_BASE + 0x628)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/** Ethernet PHY Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga6701305d07374eebf3445fcc2466c4d7">  238</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEPHY         MMIO32(SYSCTL_BASE + 0x630)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/** Controller Area Network RunMode Clock Gating Control */</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga5887eadb4604a6652da75d2da21704fe">  240</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN          MMIO32(SYSCTL_BASE + 0x634)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/** Analog-to-Digital Converter Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga370831e771886d3f1f55032fc3f68ac4">  242</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC          MMIO32(SYSCTL_BASE + 0x638)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/** Analog Comparator Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga939c17fa3fd86b64ff052438913e1852">  244</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP         MMIO32(SYSCTL_BASE + 0x63C)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/** Pulse Width Modulator Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab690911dbceaab7546c4e29285215005">  246</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCPWM          MMIO32(SYSCTL_BASE + 0x640)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/** Quadrature Encoder Interface Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga475582de09fc682400a2851e9487f84c">  248</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCQEI          MMIO32(SYSCTL_BASE + 0x644)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/** EEPROM Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gadb6f19b04e5d634d7b77050c9974cd00">  250</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM       MMIO32(SYSCTL_BASE + 0x658)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/** CRC and CryptographicModules RunMode ClockGating Control */</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga61c9f87164cc02a12e24ae2a65777d95">  252</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCCM          MMIO32(SYSCTL_BASE + 0x674)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/** LCD Controller Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga04ca4fa9e184c661a660da215bacbb86">  254</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCLCD          MMIO32(SYSCTL_BASE + 0x690)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/** 1-Wire Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga8cae712b24179fd71c57097bb2b33580">  256</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCOWIRE        MMIO32(SYSCTL_BASE + 0x698)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/** Ethernet MAC Run Mode Clock Gating Control */</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae6b5335a470c43455f88ec78e0e1bd3d">  258</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEMAC         MMIO32(SYSCTL_BASE + 0x69C)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/** Watchdog Timer Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gafececbf0e6767bb73907652f4fe917b1">  261</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD           MMIO32(SYSCTL_BASE + 0x700)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/** 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga21e1a44ea9d264cb32e3635022a2df7e">  263</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER        MMIO32(SYSCTL_BASE + 0x704)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/** General-Purpose Input/Output Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaebf3e2e2e2282562e8a5db6e2523f4a6">  265</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO         MMIO32(SYSCTL_BASE + 0x708)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/** Micro Direct Memory Access Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae538e8bc54cd976ce5fc19175077a417">  267</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA          MMIO32(SYSCTL_BASE + 0x70C)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/** EPI Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9f2fecdadb023d914314489ed8c28b36">  269</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPI          MMIO32(SYSCTL_BASE + 0x710)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/** Hibernation Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac5c80a3adce209fa73b22b617dc3c4ef">  271</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB          MMIO32(SYSCTL_BASE + 0x714)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter S Mode Clock Gating Control */</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab775e111e8f836f33fe305991d248a09">  273</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART         MMIO32(SYSCTL_BASE + 0x718)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/** Synchronous Serial Interface Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab153bbf9505acdf02e6edb0a7c628370">  275</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI          MMIO32(SYSCTL_BASE + 0x71C)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/** Inter-Integrated Circuit Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga32248274bb68b0db5373fd906c87e1f6">  277</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C          MMIO32(SYSCTL_BASE + 0x720)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/** Universal Serial Bus Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga6968f26f5c99c0bae49a8dc8cab49c26">  279</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB          MMIO32(SYSCTL_BASE + 0x728)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/** Ethernet PHY Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gafac19045a6780aea423b7acbeda0bb28">  281</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEPHY         MMIO32(SYSCTL_BASE + 0x730)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/** Controller Area Network Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gacb97dbf5e9f92b919853903369364329">  283</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN          MMIO32(SYSCTL_BASE + 0x734)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/** Analog-to-Digital Converter Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa3c720bebe058ac6cc7509f01b6af037">  285</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC          MMIO32(SYSCTL_BASE + 0x738)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/** Analog Comparator Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga747164418de6ef193383a654d6928a21">  287</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP         MMIO32(SYSCTL_BASE + 0x73C)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/** PulseWidthModulator Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gacccb6cd8b29fbbbc4b992d9b0cbabdc5">  289</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCPWM          MMIO32(SYSCTL_BASE + 0x740)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/** Quadrature Encoder Interface Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaf0cc1ea315d6f1d229c44995d513098b">  291</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCQEI          MMIO32(SYSCTL_BASE + 0x744)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/** EEPROM Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga7276e913a291bc59d4fe4567df87374e">  293</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM       MMIO32(SYSCTL_BASE + 0x758)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/** CRC and Cryptographic Modules Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa7e1f7146a802608edbe6031c9d9ee7a">  295</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCCM          MMIO32(SYSCTL_BASE + 0x774)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/** LCD Controller Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9b3b763339aaf4aa9653e47a5300a0b2">  297</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCLCD          MMIO32(SYSCTL_BASE + 0x790)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/** 1-Wire Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac9c9482aae2da35debf05c83c71163e1">  299</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCOWIRE        MMIO32(SYSCTL_BASE + 0x798)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/** Ethernet MAC Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga6c328cc1bcdad34475664d94b0bce7b8">  301</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEMAC         MMIO32(SYSCTL_BASE + 0x79C)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/** Watchdog Timer Deep-SleepMode Clock Gating Control */</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3feb68760536b91d6692fb33f852b0a6">  304</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD           MMIO32(SYSCTL_BASE + 0x800)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/** Clock 16/32-Bit General-Purpose Timer Deep-Sleep Mode Gating Control */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2d041d9c90f92c684c4a94c671ae6a7d">  306</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER        MMIO32(SYSCTL_BASE + 0x804)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/** General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga28485c0da92d2cfe63d28828acc9d738">  308</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO         MMIO32(SYSCTL_BASE + 0x808)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/** Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae95030f6b3efd410b411ac692b91b125">  310</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA          MMIO32(SYSCTL_BASE + 0x80C)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/** EPI Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gabde1d7c2f7c0cabd47250004643ca715">  312</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPI          MMIO32(SYSCTL_BASE + 0x810)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/** Hibernation Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae6881bf890b30baf274a7612f8bc6ef5">  314</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB          MMIO32(SYSCTL_BASE + 0x814)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter D-S Mode Clock Gating Control*/</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga7a752c2bea315fb46115e1e26ccd01a6">  316</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART         MMIO32(SYSCTL_BASE + 0x818)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/** Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gabb9d58b230ec70a87d1cce3bb4881e34">  318</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI          MMIO32(SYSCTL_BASE + 0x81C)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/** Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0e80aa32ef1f2784611f99e0272d47f0">  320</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C          MMIO32(SYSCTL_BASE + 0x820)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/** Universal Serial Bus Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga40dad8c00b7c7da2edc386fb22cef20a">  322</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB          MMIO32(SYSCTL_BASE + 0x828)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/** Ethernet PHY Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9ef252bcee7452b61dfc12961705ca05">  324</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEPHY         MMIO32(SYSCTL_BASE + 0x830)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/** Controller Area Network Deep-SleepMode Clock Gating Control */</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gabe1b1a21bc6e8d51d14720473baa7498">  326</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN          MMIO32(SYSCTL_BASE + 0x834)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/** Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab5ac513e510f39d285a9450e3edb3036">  328</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC          MMIO32(SYSCTL_BASE + 0x838)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/** Analog Comparator Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga755efcbb2b5fbfbbec6a7b0bd0f617e0">  330</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP         MMIO32(SYSCTL_BASE + 0x83C)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/** Pulse Width Modulator Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga161b9a5692a946c4e523d0e2af5e3768">  332</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCPWM          MMIO32(SYSCTL_BASE + 0x840)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/** Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga33ce68cc9b4d5d1166336e6ef3399529">  334</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCQEI          MMIO32(SYSCTL_BASE + 0x844)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/** EEPROM Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga280dc3868cf374a65e7e20d5a94d6cda">  336</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM       MMIO32(SYSCTL_BASE + 0x858)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/** CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b">  338</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCCM          MMIO32(SYSCTL_BASE + 0x874)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/** LCD Controller Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga2a6de4989c3334b4adeab04c9b755052">  340</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCLCD          MMIO32(SYSCTL_BASE + 0x890)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/** 1-Wire Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac65bf66a967c421bdd7511be747cd1df">  342</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCOWIRE        MMIO32(SYSCTL_BASE + 0x898)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/** Ethernet MAC Deep-Sleep Mode Clock Gating Control */</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga62c86001e795954aff55cb61e8e81aa3">  344</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEMAC         MMIO32(SYSCTL_BASE + 0x89C)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/** Watchdog Timer Power Control */</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab555079e150ba79a9892f4ff9f226808">  347</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD             MMIO32(SYSCTL_BASE + 0x900)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/** 16/32-Bit General-Purpose Timer Power Control */</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga94b5cc5ed0fe705eeba4c7d1563360bf">  349</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER          MMIO32(SYSCTL_BASE + 0x904)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/** General-Purpose Input/Output Power Control */</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga719cacaeb3d70ad70a9e8762b5855424">  351</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO           MMIO32(SYSCTL_BASE + 0x908)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/** Micro Direct Memory Access Power Control */</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gadbf2a2ff17b3a4b69701d0390207748c">  353</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA            MMIO32(SYSCTL_BASE + 0x90C)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/** External Peripheral Interface Power Control */</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga5556a4fe3c95fe5799b0a2dedb6965ad">  355</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEPI            MMIO32(SYSCTL_BASE + 0x910)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/** Hibernation Power Control */</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac15a7a98a2d1f3e76566d8df6a837a66">  357</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB            MMIO32(SYSCTL_BASE + 0x914)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter Power Control */</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga290e896432a2cd976e418fc6aee7f125">  359</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART           MMIO32(SYSCTL_BASE + 0x918)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/** Synchronous Serial Interface Power Control */</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gacbbf39370be9cde46ac48425857efa60">  361</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI            MMIO32(SYSCTL_BASE + 0x91C)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/** Inter-Integrated Circuit Power Control */</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga980b164bec23765a646c1c65b31b3214">  363</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C            MMIO32(SYSCTL_BASE + 0x920)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/** Universal Serial Bus Power Control */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa34fe7b701a6fca664747165235bca19">  365</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB            MMIO32(SYSCTL_BASE + 0x928)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/** Ethernet PHY Power Control */</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga056545552845d0289399e867e379a922">  367</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEPHY           MMIO32(SYSCTL_BASE + 0x930)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/** Controller Area Network Power Control */</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga279a20599ebf0015115e302556833ed7">  369</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN            MMIO32(SYSCTL_BASE + 0x934)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/** Analog-to-Digital Converter Power Control */</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaf0a233c096c2dc7421be6ee85259ada0">  371</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC            MMIO32(SYSCTL_BASE + 0x938)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/** Analog Comparator Power Control */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga21465722a5a1bb8ff22f282cfb8ad593">  373</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP           MMIO32(SYSCTL_BASE + 0x93C)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/** Pulse Width Modulator Power Control */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga369078e851f01420b0ffaae3d6adf514">  375</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCPWM            MMIO32(SYSCTL_BASE + 0x940)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/** Quadrature Encoder Interface Power Control */</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga94e101080d4a7eb5b8e03329a4ab532f">  377</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCQEI            MMIO32(SYSCTL_BASE + 0x944)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/** EEPROM Power Control */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0b43263581cdb9ab1a927b23071c86a3">  379</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM         MMIO32(SYSCTL_BASE + 0x958)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/** CRC and Cryptographic Modules Power Control */</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gadf8dbf704053e607f293c905cd4be73a">  381</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCCM            MMIO32(SYSCTL_BASE + 0x974)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/** LCD Controller Power Control */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga5c869dc61329b9ac6bd1a15a6ffa9f00">  383</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCLCD            MMIO32(SYSCTL_BASE + 0x990)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/** 1-Wire Power Control */</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga9de7c12f189914b5e7458bd5114ee694">  385</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCOWIRE          MMIO32(SYSCTL_BASE + 0x998)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/** Ethernet MAC Power Control */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga94b1ab6c7e30f9cf1b9f3330e50f305e">  387</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEMAC           MMIO32(SYSCTL_BASE + 0x99C)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/** Watchdog Timer Peripheral Ready */</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga900c50df903fd51991022c9cc9f7076c">  390</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD             MMIO32(SYSCTL_BASE + 0xA00)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/** 16/32-Bit General-Purpose Timer Peripheral Ready */</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab858a6231af82b2258787ef5cfe53732">  392</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER          MMIO32(SYSCTL_BASE + 0xA04)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/** General-Purpose Input/Output Peripheral Ready */</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaf1bed14a3a8eed561aea3e5c84c40b9b">  394</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO           MMIO32(SYSCTL_BASE + 0xA08)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/** Micro Direct Memory Access Peripheral Ready */</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0837b1f4fab2e15dd731cf2d1606c498">  396</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA            MMIO32(SYSCTL_BASE + 0xA0C)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/** EPI Peripheral Ready */</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab8f5dccaf7ed95802c8081b822b8067b">  398</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREPI            MMIO32(SYSCTL_BASE + 0xA10)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/** Hibernation Peripheral Ready */</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac07b587d02a1ace8b61991a6f30842a5">  400</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB            MMIO32(SYSCTL_BASE + 0xA14)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/** Universal Asynchronous Receiver/Transmitter Peripheral Ready */</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac949c8408d49d794e49ba2b16441b7f1">  402</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART           MMIO32(SYSCTL_BASE + 0xA18)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/** Synchronous Serial Interface Peripheral Ready */</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga3ec3fed2ee8b70aa37db0ae2841aa8d5">  404</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI            MMIO32(SYSCTL_BASE + 0xA1C)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/** Inter-Integrated Circuit Peripheral Ready */</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae4c8cb028475676d356e3ef9a07dcdc3">  406</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C            MMIO32(SYSCTL_BASE + 0xA20)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/** Universal Serial Bus Peripheral Ready */</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gae70bb6bf8e20657594f5b6373e193a55">  408</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB            MMIO32(SYSCTL_BASE + 0xA28)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/** Ethernet PHY Peripheral Ready */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac4a5d046204753f48d84d1acf18d99c2">  410</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREPHY           MMIO32(SYSCTL_BASE + 0xA30)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/** Controller Area Network Peripheral Ready */</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gab48eb50560f5b6b458be977397714f49">  412</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN            MMIO32(SYSCTL_BASE + 0xA34)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/** Analog-to-Digital Converter Peripheral Ready */</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaba3f1792eb395a0f8b38d4c961e2a59d">  414</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC            MMIO32(SYSCTL_BASE + 0xA38)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/** Analog Comparator Peripheral Ready */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa8ba78c3d6d3a656e5a138c4d5db056e">  416</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP           MMIO32(SYSCTL_BASE + 0xA3C)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/** Pulse Width Modulator Peripheral Ready */</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gac5755edacae296f8e5d4627e1315a057">  418</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRPWM            MMIO32(SYSCTL_BASE + 0xA40)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/** Quadrature Encoder Interface Peripheral Ready */</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaba3ff5073c7fc9d81a5ffdbe432efd41">  420</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRQEI            MMIO32(SYSCTL_BASE + 0xA44)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/** EEPROM Peripheral Ready */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga72036e113c08ca9ae659b53783fd05ee">  422</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM         MMIO32(SYSCTL_BASE + 0xA58)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/** CRC and Cryptographic Modules Peripheral Ready */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga043f60986ec5144dbb62a167b55d50b3">  424</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCCM            MMIO32(SYSCTL_BASE + 0xA74)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/** LCD Controller Peripheral Ready */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga212b5fc67167b99b8d9fd1555655602a">  426</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRLCD            MMIO32(SYSCTL_BASE + 0xA90)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/** 1-Wire Peripheral Ready */</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga0c4c485fdf728cd3aeb52402e977ead5">  428</a></span>&#160;<span class="preprocessor">#define SYSCTL_PROWIRE          MMIO32(SYSCTL_BASE + 0xA98)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/** Ethernet MAC Peripheral Ready */</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga717d63e1d283ce4356e26b3b31c49dfe">  430</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREMAC           MMIO32(SYSCTL_BASE + 0xA9C)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/** Unique ID 0 */</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa14e7a5fbffce53f7b7c5c1554de96b4">  433</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID0        MMIO32(SYSCTL_BASE + 0xF20)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/** Unique ID 1 */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#gaa9845af623b317b543da9b5ef8e2e290">  435</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID1        MMIO32(SYSCTL_BASE + 0xF24)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/** Unique ID 2 */</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga5a161233fc2c21a812efb189c37f8707">  437</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID2        MMIO32(SYSCTL_BASE + 0xF28)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/** Unique ID 3 */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__sysctl__registers.html#ga464654735cb68ef6a87f06cf0e684815">  439</a></span>&#160;<span class="preprocessor">#define SYSCTL_UNIQUEID3        MMIO32(SYSCTL_BASE + 0xF2C)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/** @defgroup sysctl_did0_values SYSCTL_DID0 Values</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * @brief System Control Device Identification 0 Register Values</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/** DID0 Version Shift */</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#gaf9f6a4699240296da352e4fe2e103e46">  446</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_SHIFT       (28)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/** DID0 Version Mask */</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#ga16fab30229e50e97c454779527ff21fb">  448</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_MASK        (0x7)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/** Device Class Shift */</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#ga3cf508a9d7a9acc360d8ab1cc6719662">  450</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_SHIFT     (16)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/** Device Class Mask */</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#gaf8bb02a59247d7b08c480087ab2e1480">  452</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_MASK      (0xFF)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/** Major Revision Shift */</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#ga8aeb363baa37cc1a56cd2f4141e1f52d">  454</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJOR_SHIFT     (8)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/** Major Revision Mask */</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#ga668bea5191a35cf5ba22de0b725db302">  456</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJOR_MASK      (0xFF)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/** Minor Revision Shift */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#ga2eb62ac51c47a6fa0818d06f5a431923">  458</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MINOR_SHIFT     (0)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/** Minor Revision Mask */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__sysctl__did0__values.html#ga17a6bdba839e195bd1a31ce1bc15cf76">  460</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MINOR_MASK      (0xFF)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/** @defgroup sysctl_did1_values SYSCTL_DID1 Values</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * @brief System Control Device Identification 1 Register Values</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/** DID1 Version Shift */</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gaaf8ddff5abfce9720de1d9586792f453">  467</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_SHIFT       (28)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/** DID1 Version Mask */</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gadf0fa38d20bea1cf67cc0afda5a1f633">  469</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_MASK        (0xF)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/** Family Shift */</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga5f9e417ef9afac9e36b6ae5a55118db4">  471</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_SHIFT       (24)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/** Family Mask */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga66b84de779d7b3dbdb4554b4f9dd60b0">  473</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_MASK        (0xF)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/** Part Number Shift */</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga9ad6c8fd527470d30bc05be650c9063f">  475</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PARTNO_SHIFT    (16)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/** Part Number Mask */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga75bb789203b3904316be5bbe9b135ffa">  477</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PARTNO_MASK     (0xFF)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/** Package Pin Count Shift */</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gacf9b4ecf077e81913a52d1c36d9bb562">  479</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCOUNT_SHIFT  (13)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/** Package Pin Count Mask */</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga116bad021d6f0688c725d02fe0f59e09">  481</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCOUNT_MASK   (0x7)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/** 128-pin package */</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga9bd9af265c0d4137647cee5013f3f44c">  483</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCOUNT_128P   (0x6)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/** 212-pin package */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gad86d56f844a339f0cb27e224fb2d63ad">  485</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCOUNT_212P   (0x7)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/** Temperature Range Shift */</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga6674267c8ca7164b1c8d8d89aa624486">  487</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_SHIFT      (5)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/** Temperature Range Mask */</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gaefcdc20b79db7ea39dca801de7d05bcc">  489</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_MASK       (0x7)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/** 0C to +70C */</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga6d5791e111fea2a737ec026da458b3da">  491</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_COMMERCIAL (0x0)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/** -40C to +85C */</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga45fe3146f3d9163d7163b6201c1d781d">  493</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_INDUSTRIAL (0x1)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/** -40C to +105C */</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga5a7ad019229f785d3d60e252026ee70d">  495</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_EXTENDED   (0x2)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/** Package Type Shift */</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga27bf3b4ab1d40f0192ed7e07d3065621">  497</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_SHIFT       (3)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/** Package Type Mask */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga9c8296b6274230daca4a92527594e967">  499</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_MASK        (0x3)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/** QFP package */</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gad375249744fbfa25f6b1514dd9505bee">  501</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFP         (0x1)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/** BGA package */</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga1883c4b05238910aebe405d2b58a3db0">  503</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_BGA         (0x2)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/** RoHS-compliance */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gad0ae95623f9e30aea72f842faf4be39e">  505</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_ROHS            (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/** Qualification Status Shift */</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga3a9907561eae316687543773ec5e791f">  507</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_SHIFT      (0)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/** Qualification Status Mask */</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga29a41f5c7cec39ba357c62b73e2aa3cd">  509</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_MASK       (0x3)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/** Engineering Sample */</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gaeb58660e3c127cbe65204f3b787815e1">  511</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_SAMPLE     (0x0)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/** Pilot Production */</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#gac9acc3b2c69e55ac328daa5754b36d5a">  513</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_PILOT      (0x1)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/** Fully Qualified */</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__sysctl__did1__values.html#ga74ab07e985601dce0e812cac5f73ee18">  515</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_QUALIFIED  (0x2)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/** @defgroup sysctl_ptboctl_values SYSCTL_PTBOCTL0 Values</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * @brief System Control Power-Temp Brownout Control Register Values</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/** VDDA Under BOR Event Action Shift */</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga311fba152e387fd0d2ab2f98d53938f8">  522</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_SHIFT  (8)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/** VDDA Under BOR Event Action Mask */</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga3a24353e8fa91b6046bf1ac5f9dcc9a6">  524</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_MASK   (0x3)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/** VDDA Under BOR Event Action - No action */</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga43d5f2341753c12437857693b65d4482">  526</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NO     (0x0)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/** VDDA Under BOR Event Action - System Control Interrupt */</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#gad2fa0f49838ff1aeadc6cc36314a9a69">  528</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_INT    (0x1)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/** VDDA Under BOR Event Action - Non-maskable interrupt */</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga34ec5ce38dfbe3da4fd2c506e83679a1">  530</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI    (0x2)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/** VDDA Under BOR Event Action - Reset */</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#gaa291cdb3dd6a6b1634f59866e5d2142a">  532</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_RESET  (0x3)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/** VDD Under BOR Event Action Shift */</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga4b6bd2839842c3ec567323474a4c2cfb">  534</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_SHIFT   (1)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/** VDD Under BOR Event Action Mask */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga3cdaf0c2a53af56a80677b45f889b582">  536</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_MASK    (0x3)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/** VDD Under BOR Event Action - No action */</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#gaa6ab6996e7ea68b831e4986cf78d6540">  538</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NO      (0x0)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/** VDD Under BOR Event Action - System Control Interrupt */</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga97db1fa700a4539a239f4dfdfb56976a">  540</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_INT     (0x1)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/** VDD Under BOR Event Action - Non-maskable interrupt */</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#gaeb832aa5a5a55c3720abd040448ddf93">  542</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NMI     (0x2)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/** VDD Under BOR Event Action - Reset */</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__sysctl__ptboctl__values.html#ga6d7a57b6c026e9e2f8c31f4b00db0f8c">  544</a></span>&#160;<span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_RESET   (0x3)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/** @defgroup sysctl_ric_values SYSCTL_RIS Values</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * @brief System Control Raw Interrupt Status Register Values</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/** MOSC Power Up Raw Interrupt Status */</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__sysctl__ric__values.html#gab0bfa3bae579b53620e5c32eeea9754c">  551</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/** PLL Lock Raw Interrupt Status */</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__sysctl__ric__values.html#gab4b46aa0c168f00095a5a4994467c539">  553</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/** Main Oscillator Failure Raw Interrupt Status */</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__sysctl__ric__values.html#ga043a18036c8a16fa3c72fc2823af8a5c">  555</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOFRIS       (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/** Brown-Out Reset Raw Interrupt Status */</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__sysctl__ric__values.html#ga8830434fff930be690343b1a506c5802">  557</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BORRIS       (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/** @defgroup sysctl_imc_values SYSCTL_IMC Values</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * @brief System Control Interrupt Mask Control Register Values</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/** MOSC Power Up Raw Interrupt Mask */</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__sysctl__imc__values.html#ga0e9e13a620e765e7736850ab7679eefc">  564</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/** PLL Lock Raw Interrupt Mask */</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__sysctl__imc__values.html#gaf73977c87d091aa6159296f472745bf1">  566</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLLIM       (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/** Main Oscillator Failure Raw Interrupt Mask */</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__sysctl__imc__values.html#ga54fa62dfa94ad6fe4cf33584b92b1840">  568</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOFIM        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/** Brown-Out Reset Raw Interrupt Mask */</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__sysctl__imc__values.html#ga1e2b48e339478299a6d07294ca3979bf">  570</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BORIM        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/** @defgroup sysctl_misc_values SYSCTL_MISC Values</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * @brief System Control Masked Interrupt Status and Clear Register Values</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/** MOSC Power Up Raw Interrupt Status*/</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__sysctl__misc__values.html#ga39b53fa64655b23d0a0fdbf9f604dd46">  577</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/** PLL Lock Raw Interrupt Status */</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__sysctl__misc__values.html#ga393020f45f93446f69823444302de1b4">  579</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/** Main Oscillator Failure Raw Interrupt Status */</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__sysctl__misc__values.html#ga1cd11060075cd940baa520848f9092d8">  581</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOFMIS      (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/** Brown-Out Reset Raw Interrupt Status */</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__sysctl__misc__values.html#gab3ca5b7ac46ab12145d4f7f2d29cc0bd">  583</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BORMIS      (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/** @defgroup sysctl_resc_values SYSCTL_RESC Values</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * @brief System Control Reset Cause Register Values</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/** MOSC Failure Reset */</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#ga78a489a3461f0a1030166f2eb457b01a">  590</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/** HSSR Reset */</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#ga7055257bd4a2d54a87f3964b796286f7">  592</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_HSSR        (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/** Watchdog Timer 1 Reset */</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#ga5259680ab0eede32935d6b6ee12744f6">  594</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT1        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/** Software Reset */</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#gae8083764645fb2f1c454121a9cd6c280">  596</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SW          (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/** Watchdog Timer 0 Reset */</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#gae5ef0182c55f62f02947303b53f6faea">  598</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT0        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/** Brown-Out Reset */</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#ga09aa727dc2aff547d05a0acd47b2887a">  600</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_BOR         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/** Power-On Reset */</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#ga3e84c488a026bab3831a04c55f3b7f27">  602</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/** External Reset */</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__sysctl__resc__values.html#ga4ac589004611f905c614ba65329f91ca">  604</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_EXT         (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/** @defgroup sysctl_pwrtc_values SYSCTL_PWRTC Values</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * @brief System Control Power-Temperature Cause Register Values</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/** VDDA Under BOR Status */</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__sysctl__pwrtc__values.html#ga26fc521d1b1e45904d764e6a7a52bda9">  611</a></span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDDA_UBOR  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/** VDD Under BOR Status */</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__sysctl__pwrtc__values.html#gabe89bb7615dbc7de84cc52a8c8485f4b">  613</a></span>&#160;<span class="preprocessor">#define SYSCTL_PWRTC_VDD_UBOR   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/** @defgroup sysctl_nmic_values SYSCTL_NMIC Values</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> * @brief System Control NMI Cause Register Values</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/** MOSC Failure NMI */</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__sysctl__nmic__values.html#ga5facb719a9eb0ca5bc3f428c342a8467">  620</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_MOSCFAIL    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/** Tamper Event NMI */</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__sysctl__nmic__values.html#ga30bb14edaa91cbf72a2ea156cec57be6">  622</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_TAMPER      (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/** WDT1 NMI */</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__sysctl__nmic__values.html#ga27709edba364317bf9a64550d44e65a3">  624</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_WDT1        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/** WDT0 NMI */</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__sysctl__nmic__values.html#ga1d4abcc6b84c76e82d0c3beb7b5d11e4">  626</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_WDT0        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/** Power/Brownout Event NMI */</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__sysctl__nmic__values.html#gaeb4e609a42130dfd0654396f8215457e">  628</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_POWER       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/** External Pin NMI */</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__sysctl__nmic__values.html#ga980f26481f03eb1ae05425821dc181f7">  630</a></span>&#160;<span class="preprocessor">#define SYSCTL_NMIC_EXTERNAL    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/** @defgroup sysctl_moscctl_values SYSCTL_MOSCCTL Values</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * @brief System Control Main Oscillator Control Register Values</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/** Oscillator Range */</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__sysctl__moscctl__values.html#gae6e8884fee0dd53336ff1d16039642fc">  637</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_OSCRNG   (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/** Power Down */</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__sysctl__moscctl__values.html#gab179bbf07de9a14680180d927f80bb30">  639</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_PWRDN    (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/** No MOSC or Crystal Connected */</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__sysctl__moscctl__values.html#gaad290593a7a5690ac2f0515a1ef83cb8">  641</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/** MOSC Failure Action */</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__sysctl__moscctl__values.html#gaa7a5cb84236f5c8c176ed467c578dbd2">  643</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/** Clock Validation for MOSC */</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__sysctl__moscctl__values.html#ga092e760a4bc66d3544f29ff175df9366">  645</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/** @defgroup sysctl_rsclkcfg_values SYSCTL_RSCLKCFG Values</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> * @brief System Control Run and Sleep Mode Configuration Register Values</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">/** Memory Timing Register Update */</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga320d4b1615bb0535625bc95508f8090f">  652</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_MEMTIMU         (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/** New PLLFREQ Accept */</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga16918678dcf63749488d25c7b1a8c1c5">  654</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_NEWFREQ         (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/** Auto Clock Gating */</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#gaddd1e308ba0e77bf8bdbac43086bb55a">  656</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_ACG             (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/** Use PLL */</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga8a4cd2f1b8e43126380b44f569321236">  658</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_USEPLL          (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/** PLL Source Shift */</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#gaf0e8a96ed504aaa46c4e702f59be09a7">  660</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_SHIFT    (24)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/** PLL Source Mask */</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#gae915cbdee42269c22af91ab7ca18b236">  662</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_MASK     (0xF)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/** PLL Source - MOSC */</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga5cedd49a20397d9a407bc2146ebe6f86">  664</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_MOSC     (0x3)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/** Oscillator Source Shift */</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#gacbab71947b424ff6fa7dfe3413d9e02e">  666</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_SHIFT    (20)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/** Oscillator Source Mask */</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga89efeeaaaeb074e487657d8784334596">  668</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_MASK     (0xF)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/** Oscillator Source - LFIOSC */</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#gaac42648f3999f5c1544920a2a1bde84e">  670</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC   (0x2)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/** Oscillator Source - MOSC */</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga533dd46fdc3103682b4c1fd88bc1d37f">  672</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_MOSC     (0x3)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/** Oscillator Source - RTCOSC */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga08f4b8d064be417c94d22eb53fca2235">  674</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_RTCOSC   (0x4)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/** Oscillator System Clock Divisor Shift */</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga9e122178c3deeb2013a2511717434684">  676</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_SHIFT   (10)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/** Oscillator System Clock Divisor Mask */</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga20584748a4a0bbb5881669ced3fd8504">  678</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_MASK    (0x3FF)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/** PLL System Clock Divisor Shift */</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#ga190cb5ac1ebeede5112b929e8efb2b6d">  680</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_SHIFT   (0)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">/** PLL System Clock Divisor Mask */</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__sysctl__rsclkcfg__values.html#gae9d980b0ac093201e45953fd36bd3bb1">  682</a></span>&#160;<span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_MASK    (0x3FF)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/** @defgroup sysctl_memtim0_values SYSCTL_MEMTIM0 Values</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"> * @brief System Control Memory Timing Parameter Register 0 for Main Flash</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"> * and EEPROM Register Values</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> * CPU Frequency Range (f) in MHZ |FBCHT and EBCHT|FBCE and EBCE| FWS and EWS|</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> * -------------------------------| ------------- | ----------- | ---------- |</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * 16                             |  0x0 (1/2)    |  0x1        |  0x0       |</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> * 16  &lt; f &lt;= 40                  |  0x2 (1.5)    |  0x0        |  0x1       |</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> * 40  &lt; f &lt;= 60                  |  0x3 (2)      |  0x0        |  0x2       |</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> * 60  &lt; f &lt;= 80                  |  0x4 (2.5)    |  0x0        |  0x3       |</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * 80  &lt; f &lt;= 100                 |  0x5 (3)      |  0x0        |  0x4       |</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> * 100 &lt; f &lt;= 120                 |  0x6 (3.5)    |  0x0        |  0x5       |</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/** EEPROM Clock High Time Shift */</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga54dacfa2e243d86d2a81d2f5727a12ea">  700</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_SHIFT      (22)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/** EEPROM Clock High Time Mask */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gab4faa1a4afdd39c0ef7fdbf48f0653a3">  702</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_MASK       (0xF)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/** EBCHT - 0.5 sys clock period */</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga568ec70a6f29cb7c59c24eef68a30e8a">  704</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_0_POINT_5  (0x0)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/** EBCHT - 1 sys clock period */</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga28c4e80fc991dcee56cf6656ccb47fcc">  706</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1          (0x1)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/** EBCHT - 1.5 sys clock period */</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gaeb2bb63b4323bb6478b542896bd4a40d">  708</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1_POINT_5  (0x2)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/** EBCHT - 2 sys clock period */</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga71de1f15f8632a3412741167a92fc565">  710</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2          (0x3)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/** EBCHT - 2.5 sys clock period */</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga70846477580cda84b04697678e4b52f6">  712</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2_POINT_5  (0x4)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/** EBCHT - 3 sys clock period */</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gaa0bb11b3b5a2455626e642d15de6fee8">  714</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3          (0x5)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/** EBCHT - 3.5 sys clock period */</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga2941889493815f570641bdeaf82885bd">  716</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3_POINT_5  (0x6)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/** EBCHT - 4 sys clock period */</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga43ec78532f2d660a68654dcd8f083ba9">  718</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4          (0x7)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/** EBCHT - 4.5 sys clock period */</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga65b783675fd3966141bc0248b7cb9a3c">  720</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4_POINT_5  (0x8)</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/** EEPROM Bank Clock Edge */</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga036c76013448af439f3c83fb6d99f8b9">  722</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EBCE             (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/** EEPROM Wait States Shift */</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gadeb6ba1b5605d3ef7373e919505c014b">  724</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_SHIFT        (16)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/** EEPROM Wait States Mask */</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga0f8e27626b199dae7eb4a6ff0aa2f3fb">  726</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_MASK         (0xF)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/** EWS - 1 wait state */</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gaf7575a21c876db6254a76d402b95cf42">  728</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_1            (0x1)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/** EWS - 2 wait state */</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga8a24a909d035bb7aba659dc8cfd89cb3">  730</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_2            (0x2)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/** EWS - 3 wait state */</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga644e682a6bc44b17547280cd3e43dad0">  732</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_3            (0x3)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/** EWS - 4 wait state */</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gab77a6c639901f8b0af1a5d73454c8c26">  734</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_4            (0x4)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/** EWS - 5 wait state */</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga935ec6bd013143707a7826077b04d717">  736</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_5            (0x5)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/** EWS - 6 wait state */</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gaf75880cd7c0c16d39faa584c56681ce5">  738</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_6            (0x6)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/** EWS - 7 wait state */</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga339d16178426d85ac4303b3e571adac5">  740</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_7            (0x7)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/** Flash Clock High Time Shift */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga130988c35f4ac762ff505c992632c29a">  742</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_SHIFT      (6)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/** Flash Clock High Time Mask */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gac7071b8308dafce11c4a13a3ecb8765a">  744</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_MASK       (0xF)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/** FBCHT - 0.5 sys clock period */</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga4133ad0e18e88d22160c9b08ffb975d7">  746</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_0_POINT_5  (0x0)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/** FBCHT - 1   sys clock period */</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gac9942789ae3aa57794c1bf466552fc8b">  748</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1          (0x1)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">/** FBCHT - 1.5 sys clock period */</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga540b3ed0484a5e10a9580c5ec13b731f">  750</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1_POINT_5  (0x2)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/** FBCHT - 2   sys clock period */</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga59719326b79911356319d599a80619d2">  752</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2          (0x3)</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/** FBCHT - 2.5 sys clock period */</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gac580510d65fb0d375efebe37d0e32832">  754</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2_POINT_5  (0x4)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/** FBCHT - 3   sys clock period */</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gaaad4a7293e51ff745f767dd7dbb8cac3">  756</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3          (0x5)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">/** FBCHT - 3.5 sys clock period */</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga973c7b88b37ae20a9895bf9c9d434a29">  758</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3_POINT_5  (0x6)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">/** FBCHT - 4   sys clock period */</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga1400cd2b4cccf53ea2700f54a6941b4a">  760</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4          (0x7)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/** FBCHT - 4.5 sys clock period */</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga55c0f0005e64bc698a3b9a78b30e8f74">  762</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4_POINT_5  (0x8)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/** Flash Bank Clock Edge */</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga4b9e49abbac627a444b2c645b264412e">  764</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FBCE             (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/** Flash Wait States Shift */</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gaaf644a4aaa4a83d601271352f36ec31f">  766</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_SHIFT        (0)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/** Flash Wait States Mask */</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga56c07c8ea1652f30ace079215d4f3697">  768</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_MASK         (0xF)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/** FWS - 1 wait state */</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga4ef8cbeec515ccf9e9028e793170bbf3">  770</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_1            (0x1)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/** FWS - 2 wait state */</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga79b442323417639d30c245905fad38bc">  772</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_2            (0x2)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/** FWS - 3 wait state */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga3a7bcb83967d79ef13da857f535e3dbd">  774</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_3            (0x3)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/** FWS - 4 wait state */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gae991798946a672413512f09c71ad6ad8">  776</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_4            (0x4)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/** FWS - 5 wait state */</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga3c72c1fdcfd13e52c85c10f121c13472">  778</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_5            (0x5)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/** FWS - 6 wait state */</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#ga3ef2ed4624bb7150878284f06ec5d456">  780</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_6            (0x6)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/** FWS - 7 wait state */</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__sysctl__memtim0__values.html#gae859c3168b59cde6be5d46f0b1636383">  782</a></span>&#160;<span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_7            (0x7)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/** @defgroup sysctl_altclkcfg_values SYSCTL_ALTCLKCFG Values</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> * @brief System Control Alternate Clock Configuration Register Values</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/** Alternate Clock Source Shift */</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__sysctl__altclkcfg__values.html#gaa8b94e51e5a2bbd32d020473efe4675c">  789</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_SHIFT   (0)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/** Alternate Clock Source Mask */</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__sysctl__altclkcfg__values.html#gad1ed90632d5da0059502635292b36b0c">  791</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_MASK    (0xF)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/** Alternate Clock Source - RTCOSC */</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__sysctl__altclkcfg__values.html#ga6307a71483ffaefe64769de8d079feaf">  793</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC  (0x3)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/** Alternate Clock Source - LFIOSC */</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__sysctl__altclkcfg__values.html#gad92d81d25396c3751bc841dcdcd71398">  795</a></span>&#160;<span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC  (0x4)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/** @defgroup sysctl_dsclkcfg_values SYSCTL_DSCLKCFG Values</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> * @brief System Control Deep Sleep Clock Configuration Register Values</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/** PIOSC Power Down */</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#gabe3637fe8f54d98207e7f304b77c142f">  802</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_PIOSCPD         (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/** MOSC Disable Power Down */</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#ga81a85a9c8f0c88d18e6279b9409572ab">  804</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_MOSCDPD         (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/** Deep Sleep Oscillator Source Shift */</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#ga180aa276fc2f783f34704db8be72e173">  806</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_SHIFT  (20)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/** Deep Sleep Oscillator Source Mask */</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#gaad66f8302c79859bd27580e98dfc56f3">  808</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_MASK   (0xF)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/** Deep Sleep Oscillator Source - LFIOSC */</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#ga96e8e7aa23434a123b688ef9bfc81b99">  810</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC (0x2)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/** Deep Sleep Oscillator Source - MOSC */</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#ga1eabec8dd7a5a36122afa04f059c22c4">  812</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC   (0x3)</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/** Deep Sleep Oscillator Source - RTCOSC */</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#gadd549cf1429d53ffc95a21ec9a407776">  814</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_RTCOSC (0x4)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/** Deep Sleep Clock Divisor Shift */</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#ga2bf7e4f696e011a954fac7deb7d8c9fb">  816</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_SHIFT  (0)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/** Deep Sleep Clock Divisor Mask */</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__sysctl__dsclkcfg__values.html#ga70b597a612545337e432f93bdc724e74">  818</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_MASK   (0x3FF)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/** @defgroup sysctl_divsclk_values SYSCTL_DIVSCLK Values</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> * @brief System Control Divisor and Source Clock Configuration Register Values</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/** DIVSCLK Enable */</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#gac722d5eb2d8df843388025c2eaa598c3">  825</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_EN         (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/** Clock Source Shift */</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#ga7fd3dcc77cf9534a013816e54d454e46">  827</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_SHIFT  (16)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">/** Clock Source Mask */</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#gaa7ef0de9abf2dff1852a190c18795636">  829</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_MASK   (0x3)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/** Clock Source - PIOSCK */</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#ga3452242f80422434bd6f5e9831026d1d">  831</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_PIOSC  (0x1)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/** Clock Source - MOSC */</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#gaf9ffcd8e67ef60f6f9d9e6995c654f22">  833</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_MOSC   (0x2)</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/** Divisor Value Shift */</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#gaf056af0bc9a6f794b0c2f06c2483ea7a">  835</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_SHIFT  (0)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/** Divisor Value Mask */</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#gad24eed5f63cbf68c52c88ef5ce0dcbdd">  837</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_MASK   (0xF)</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/** Divisor Value - 1 */</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#gaf901048e6852c573c3e51c143c3d9e2b">  839</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_1      (0x0)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/** Divisor Value - 2 */</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__sysctl__divsclk__values.html#ga44b70d9299d077830eba532a36399cae">  841</a></span>&#160;<span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_2      (0x1)</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/** @defgroup sysctl_sysprop_values SYSCTL_SYSPROP Values</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> * @brief System Control System Properties Register Values</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/** LDO Sleep Mode Enable */</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#gaaa7536c1e553e7d81a247d9aceee63c7">  848</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_LDOSME    (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/** Temp Sense Power Down Enable */</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#ga2c63cc25896ffb46971efbd6fb66dde0">  850</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_TSPDE     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/** PIOSC Power Down Present */</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#ga0ade6ca8d93ef4580a6e4f2a2465e54d">  852</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_PIOSCPDE  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/** SRAM Sleep/Deep-Sleep Standby Mode Present */</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#gaefeb02cba90db95224bbe5aa20de91bb">  854</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_SRAMSM    (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/** SRAM Sleep/Deep-Sleep Low Power Mode Present */</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#gaac980be1a7c8da667f4ce15b32c023a0">  856</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_SRAMLPM   (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/** Flash Memory Sleep/Deep-Sleep Low Power Mode Present */</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#ga6d14145f4a41cc1999411c9842be1a55">  858</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FLASHLPM  (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/** Automatic LDO Sequence Control Present */</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#ga10909c2f6fb4a4f83fa8f7c1fb8fb2d2">  860</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_LDOSEQ    (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/** FPU Present */</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__sysctl__sysprop__values.html#ga23fe88bea7d69df255daedf476353743">  862</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FPU       (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/** @defgroup sysctl_piosccal_values SYSCTL_PIOSCCAL Values</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"> * @brief System Control Precision Internal Oscillator</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"> *        Calibration Register Values</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/** Use User Trim Value */</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__sysctl__piosccal__values.html#gabe8883f93985822cf049113037a37158">  870</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN      (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/** Start Calibration */</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__sysctl__piosccal__values.html#ga4b7490f14b79ecf8591ed125410c3b91">  872</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL       (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/** Update Trim */</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__sysctl__piosccal__values.html#ga5cae7d8761f0d7acde6a1a5ca285d3e5">  874</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/** User Trim Value Shift */</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__sysctl__piosccal__values.html#ga14cd8eac67fe3767aadcce8560bb546e">  876</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_SHIFT  (0)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/** User Trim Value Mask */</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__sysctl__piosccal__values.html#gab0fe6557190dc884a37bc89884e122d6">  878</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_MASK   (0x7F)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/** @defgroup sysctl_pioscstat_values SYSCTL_PIOSCSTAT Values</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> * @brief System Control Precision Internal Oscillator</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> *        Statistics Register Values</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/** Default Trim Value Shift */</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#ga6f86da84829e0f996ce5ff55b7958879">  886</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_SHIFT           (16)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/** Default Trim Value Mask */</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#ga4a35717735468af3790f3a4526cdc2c1">  888</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_MASK            (0x7F)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/** Calibration Result Shift */</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#gaf7cbfe27ffe294af42cd42cdf53581de">  890</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_RESULT_SHIFT       (8)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/** Calibration Result Mask */</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#gaa44363e26b73e3ad79a09860e812505f">  892</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_RESULT_MASK        (0x3)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/** Calibration Not Attempted */</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#ga37600fd5be5545064c1b39876d8d6037">  894</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_RESULT_NOT_ATTEMPT (0x0)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/** Calibration Completed */</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#ga056f974efaa38fc65ef2a3c809ed6be4">  896</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_RESULT_COMPLETE    (0x1)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/** Calibration Failed */</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#gaaf22ce68ab111ebb1705f20bb0256f92">  898</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_RESULT_FAIL        (0x2)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/** Calibration Value Shift */</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#ga5a99655e0d17fc90a9ce284e33545f94">  900</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_SHIFT           (0)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/** Calibration Value Mask */</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__sysctl__pioscstat__values.html#ga5c01b10085ffc992f64dc59512ea6d7e">  902</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_MASK            (0x7F)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/** @defgroup sysctl_pllfreq0_values SYSCTL_PLLFREQ0 Values</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> * @brief System Control PLL Frequency 0 Register Values</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/** PLL Power */</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq0__values.html#ga7c2901a94699025653a8f22ed33de653">  909</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_PLLPWR      (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/** PLL M Fractional Value Shift */</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq0__values.html#gac70b07c9d37c3755b63e5dd9dcfe3fc8">  911</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_SHIFT (10)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">/** PLL M Fractional Value Mask */</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq0__values.html#gae2e13fc92489891e24595b8cdb2231de">  913</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_MASK  (0x3FF)</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">/** PLL M Integer Value Shift */</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq0__values.html#gaf153c5391b953a941ddde3a797a3cc57">  915</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_SHIFT  (0)</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/** PLL M Integer Value Mask */</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq0__values.html#ga3e441aca630218f74f104b5039180335">  917</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_MASK   (0x3FF)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/** @defgroup sysctl_pllfreq1_values SYSCTL_PLLFREQ1 Values</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> * @brief System Control PLL Frequency 1 Register Values</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">/** PLL Q Value Shift */</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq1__values.html#ga18bae641dddbe134ba1f18e0958d0a8f">  924</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_SHIFT (8)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/** PLL Q Value Mask */</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq1__values.html#ga6db7f0f8f99685158a3678015c839a92">  926</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_MASK  (0x1F)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/** PLL N Value Shift */</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq1__values.html#ga3d3f0218b2e6e59affdd0286b9db6caf">  928</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_SHIFT (0)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/** PLL N Value Mask */</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__sysctl__pllfreq1__values.html#ga19fb32e61c40610b8c9beb55ed808946">  930</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_MASK  (0x1F)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/** @defgroup sysctl_pllstat_values SYSCTL_PLLSTAT Values</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"> * @brief System Control PLL Status Register Values</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/** PLL Lock */</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__sysctl__pllstat__values.html#ga3b453f1ca6c5b4cb11e25d7639fb7999">  937</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/** @defgroup sysctl_slppwrcfg_values SYSCTL_SLPPWRCFG Values</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> * @brief System Control Sleep Power Configuration Register Values</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/** Flash Power Modes Shift */</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga073c476c976da1dd525403f258ae9555">  944</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_SHIFT   (4)</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/** Flash Power Modes Mask */</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga3ef19402200557e36a0b4bf3c15a1689">  946</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_MASK    (0x3)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/** Flash Power Mode - Active mode */</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#gab05af8b53fe31659a7995e480c4a044b">  948</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_ACTIVE  (0x0)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/** Flash Power Mode - Low-Power Mode */</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga274e3b45187e9bd3294fb8b18621e2eb">  950</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_LP      (0x2)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/** SRAM Power Modes Shift */</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga8762a26b5a804e38635d5f152c189f6f">  952</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_SHIFT    (0)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/** SRAM Power Modes Mask */</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga32b511d65e3e7ce3fb37b33a70d872cd">  954</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_MASK     (0x3)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/** SRAM Power Mode - Active mode */</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga6cba02eceec6d3bf2d5e0f2fe8de02c2">  956</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_ACTIVE   (0x0)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/** SRAM Power Mode - Standby mode */</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#gafbb65de40e932a48c1c2b52b8c26e641">  958</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_STANDBY  (0x1)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/** SRAM Power Mode - Low-Power Mode */</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__sysctl__slppwrcfg__values.html#ga6b61c8fe368735a0536084c82a8e3054">  960</a></span>&#160;<span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_LP       (0x3)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">/** @defgroup sysctl_dslppwrcfg_values SYSCTL_DSLPPWRCFG Values</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> * @brief System Control Deep-Sleep Power Configuration Register Values</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/** LDO Sleep Mode */</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga11c525a2eb8a123b6fc203b5ddbe0940">  967</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_LDOSM           (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/** Temp Sense Power Down */</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga7e1c3a23e285a35217e632226ef90d0b">  969</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_TSPD            (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/** Flash Power Modes Shift */</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#gacbda3386607f00e3c03bd9667f7b55d4">  971</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_SHIFT   (4)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/** Flash Power Modes Mask */</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga81872282449a6360e5e8377a6855ccf9">  973</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_MASK    (0x3)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/** Flash Power Mode - Active mode */</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga15e5c5814d1ae8457ccb7912bc2045d5">  975</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_ACTIVE  (0x0)</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/** Flash Power Mode - Low-Power Mode */</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga9b049c64d5925d0ac4aaee69a89904b5">  977</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_LP      (0x2)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/** SRAM Power Modes Shift */</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#gad2ca9be07258bf3f93f2f6b68883027a">  979</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_SHIFT    (0)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/** SRAM Power Modes Mask */</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#gad6844239ddc21bd97275e10da47c39d3">  981</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_MASK     (0x3)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/** SRAM Power Mode - Active mode */</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga59134064c0053c168b83e8e041315a10">  983</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_ACTIVE   (0x0)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">/** SRAM Power Mode - Standby mode */</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga567eaf40132b833123351fa9d6f7ea89">  985</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_STANDBY  (0x1)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/** SRAM Power Mode - Low-Power Mode */</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__sysctl__dslppwrcfg__values.html#ga88d248706f0735eb04aa6edcbaaa67d6">  987</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_LP       (0x3)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/** @defgroup sysctl_nvmstat_values SYSCTL_NVMSTAT Values</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"> * @brief System Control Non-Volatile Memory Information Register Values</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/** 32 Word Flash Write Buffer Available */</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__sysctl__nvmstat__values.html#ga8148e5b120af0a979d059d9efe1cd047">  994</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_FWB  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/** @defgroup sysctl_ldospctl_values SYSCTL_LDOSPCTL Values</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> * @brief System Control LDO Sleep Power Control Register Values</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">/** Voltage Adjust Enable */</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga1b6105077e80ecfbcf665970eb248018"> 1001</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VADJEN           (1 &lt;&lt; 31)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/** LDO Out Voltage Shift */</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#gac552a75520e92d00e2b8d7da23790370"> 1003</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_SHIFT       (0)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/** LDO Out Voltage Mask */</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#gab2c0a05b09a6289939ebddd49038056e"> 1005</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_MASK        (0xFF)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/** LDO Out Voltage - 0.90V */</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga78e7af0e98bfe70c96b519ea54490ae0"> 1007</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_POINT_90  (0x12)</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">/** LDO Out Voltage - 0.95V */</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga602534d403bedb3c60000b9e7901748b"> 1009</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_POINT_95  (0x13)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/** LDO Out Voltage - 1.00V */</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga1f6b85b019511ea6d94bdd6082edd5d2"> 1011</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_POINT_00  (0x14)</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">/** LDO Out Voltage - 1.05V */</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#gafe05b61268097008bcc2a789306d8904"> 1013</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_POINT_05  (0x15)</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/** LDO Out Voltage - 1.10V */</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga8e92ba85560808065ca17fba892471df"> 1015</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_POINT_10  (0x16)</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/** LDO Out Voltage - 1.15V */</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga1b7c705ca3e446e7a285403aa51e609c"> 1017</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_POINT_15  (0x17)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/** LDO Out Voltage - 1.20V */</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__sysctl__ldospctl__values.html#ga31814466bf0591a9cc68cd84cde63451"> 1019</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_POINT_20  (0x18)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/** @defgroup sysctl_ldospcal_values SYSCTL_LDOSPCAL Values</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> * @brief System Control LDO Sleep Power Calibration Register Values</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">/** Sleep With PLL Shift */</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__sysctl__ldospcal__values.html#gacafefb9c7ad7971b0db077a7245a955b"> 1026</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCAL_WITHPLL_SHIFT  (8)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">/** Sleep With PLL Mask */</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__sysctl__ldospcal__values.html#gaaccec7898f1bf13d8b0fc8026153d187"> 1028</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCAL_WITHPLL_MASK   (0xFF)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/** Sleep Without PLL Shift */</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__sysctl__ldospcal__values.html#ga36b48f6c5a47e5eb705cfb2565e803fa"> 1030</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCAL_NOPLL_SHIFT    (0)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/** Sleep Without PLL Mask */</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__sysctl__ldospcal__values.html#gaaaef92c028b7006e2f8802de5efdb4f5"> 1032</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDOSPCAL_NOPLL_MASK     (0xFF)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/** @defgroup sysctl_ldodpctl_values SYSCTL_LDODPCTL Values</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"> * @brief System Control LDO Deep-Sleep Power Control Register Values</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/** Voltage Adjust Enable */</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#ga346f22921c3290d2cda7b5e86749de51"> 1039</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VADJEN           (1 &lt;&lt; 31)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/** LDO Out Voltage Shift */</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#gaf66e0123243044f2e42835acaf8a514c"> 1041</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_SHIFT       (0)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/** LDO Out Voltage Mask */</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#ga021c3605551067679ccea243f104622a"> 1043</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_MASK        (0xFF)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">/** LDO Out Voltage - 0.90V */</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#ga845d1f8c394d5cacc9b861774eafe346"> 1045</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_POINT_90  (0x12)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">/** LDO Out Voltage - 0.95V */</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#gaeec902d6fe65fa7d06dbcd110af26091"> 1047</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_POINT_95  (0x13)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">/** LDO Out Voltage - 1.00V */</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#gab46b56b89e025820b15494e775047a12"> 1049</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_POINT_00  (0x14)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/** LDO Out Voltage - 1.05V */</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#ga70cb88238a629480fa5b86818c6f65d7"> 1051</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_POINT_05  (0x15)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/** LDO Out Voltage - 1.10V */</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#ga97900d8edec9a6f35b72f7bccd040538"> 1053</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_POINT_10  (0x16)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/** LDO Out Voltage - 1.15V */</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#ga08d9a784ab0f9d26f4786a586ba95af9"> 1055</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_POINT_15  (0x17)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/** LDO Out Voltage - 1.20V */</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpctl__values.html#gaa4db84bb1c8bd02abbaae0858aa06b81"> 1057</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_POINT_20  (0x18)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/** @defgroup sysctl_ldodpcal_values SYSCTL_LDODPCAL Values</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"> * @brief System Control LDO Deep-Sleep Power Calibration Register Values</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/** Deep-Sleep Without PLL Shift */</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpcal__values.html#gab44e61fdbd78c38c0dc6021c64ad3dec"> 1064</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCAL_NOPLL_SHIFT  (8)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/** Deep-Sleep Without PLL Mask */</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpcal__values.html#ga8d3cd2f9a5bb40398597305eb72ce0b5"> 1066</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCAL_NOPLL_MASK   (0xFF)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/** Deep-Sleep With IOSC Shift */</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpcal__values.html#ga6b8cbee0cacb275c49eb49c4d218d864"> 1068</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCAL_30KHZ_SHIFT  (0)</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/** Deep-Sleep With IOSC Mask */</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__sysctl__ldodpcal__values.html#ga24f5727075f20ce23ca2c8d37f1b7058"> 1070</a></span>&#160;<span class="preprocessor">#define SYSCTL_LDODPCAL_30KHZ_MASK   (0xFF)</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/** @defgroup sysctl_sdpmst_values SYSCTL_SDPMST Values</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"> * @brief System Control Sleep/Deep-Sleep Power Mode Status Register Values</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/** LDO Update Active */</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gae652a3b834a94c05b944f81273cae933"> 1077</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_LDOUA     (1 &lt;&lt; 19)</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/** Flash Memory in Low Power State */</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gae1b93513e3386b87433f30bb425c07b7"> 1079</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_FLASHLP   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/** Sleep or Deep-Sleep Mode */</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#ga7d3f550d46dfd33b2033b985cc0bbfb5"> 1081</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_LOWPWR    (1 &lt;&lt; 17)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/** Sleep or Deep-Sleep Power Request Active */</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gaf3fcc3a4523186eff308dd3418fe1136"> 1083</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_PRACT     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/** PIOSC Power Down Request Warning */</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#ga8477817fd5966a4029394b0e074a3f12"> 1085</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_PPDW      (1 &lt;&lt; 7)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/** VLDO Value Above Max Error */</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#ga371c5256e6caa9874b193bfa9ca2fb65"> 1087</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_LMAXERR   (1 &lt;&lt; 6)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/** VLDO Value Below Minimum Error in Sleep Mode */</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gabb3b3cf55132d7b93e08a0f9a331e1ad"> 1089</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_LSMINERR  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">/** VLDO Value Below Minimum Error in Deep-Sleep Mode */</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gac02d3aeabad3bfa9c61930a1b235006a"> 1091</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_LDMINERR  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/** PIOSC Power Down Request Error */</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gaee99cd35b05ccc32ff33a73856b3353b"> 1093</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_PPDERR    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/** Flash Memory Power Down Request Error */</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gac7fb3e443447d31d3a76b041b138576c"> 1095</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_FPDERR    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">/** SRAM Power Down Request Error */</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__sysctl__sdpmst__values.html#gad70c374595956b615b27b66c3efe2a9a"> 1097</a></span>&#160;<span class="preprocessor">#define SYSCTL_SDPMST_SPDERR    (1 &lt;&lt; 0)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">/** @defgroup sysctl_resbehavctl_values SYSCTL_RESBEHAVCTL Values</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"> * @brief System Control Reset Behavior Control Register Values</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">/** Reset Operation - System Reset */</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#gad6561e8490404befe00d77734dc116d1"> 1104</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_SYSRES        (0x2)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/** Reset Operation - Power-On-Reset */</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga30095965ed54d55751d0110f729872a6"> 1106</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_POR           (0x3)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/** Watchdog 1 Reset Operation Shift */</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#gaa6c6dfd506cc39596af1f1fd79558af3"> 1108</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_SHIFT   (6)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/** Watchdog 1 Reset Operation Mask */</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga121734b430d15ef2362c73bcffe93824"> 1110</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_MASK    (0x3)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/** Watchdog 0 Reset Operation Shift */</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga3507399ca77a1039aca895bbef68888d"> 1112</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_SHIFT   (4)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/** Watchdog 0 Reset Operation Mask */</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga881f71946e35c87fe6c5ae5ad0a33eed"> 1114</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_MASK    (0x3)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/** BOR Reset Operation Shift */</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga01fd94bfefc211b67196551519a201b8"> 1116</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_SHIFT     (2)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">/** BOR Reset Operation Shift */</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga509b38fd90f5de8464cdd493bf4328c3"> 1118</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_MASK      (0x3)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/** EXT Reset Operation Shift */</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#gac25104316167dd7cc5255b28cccf1e8e"> 1120</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_SHIFT  (2)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/** EXT Reset Operation Mask */</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__sysctl__resbehavctl__values.html#ga3060f984449b228331fd081ede9d34ee"> 1122</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_MASK   (0x3)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/** @defgroup sysctl_hssr_values SYSCTL_HSSR Values</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"> * @brief System Control Hardware System Service Request Register Values</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/** Write Key Shift */</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#ga9daab6af5324361ca4c8bbdfc45748bb"> 1129</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_SHIFT         (24)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/** Write Key Mask */</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#ga2fd092d53a2c1871217f373af9826d63"> 1131</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_MASK          (0xFF)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">/** Key Value for initiate request */</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#gaf1715105d6c0c3ba9850b8dd837ca84e"> 1133</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_KEY_VALUE         (0xCA)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/** Command Descriptor Pointer Shift */</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#gaf734a0f64069f44f57a1be1ccaf1eb8b"> 1135</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_SHIFT       (0)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">/** Command Descriptor Pointer Mask */</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#gacfbc37cd046fe8afb89a619d202c63db"> 1137</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_MASK        (0xFFFFFF)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/** Command Descriptor - No Request */</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#ga5c5e3923ed5a72bf696632bcc140ff19"> 1139</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_NO_REQUEST  (0x000000)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">/** Command Descriptor - Error Or Incomplete Request */</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__sysctl__hssr__values.html#gad21f155783d20576e59c2c4d160da29d"> 1141</a></span>&#160;<span class="preprocessor">#define SYSCTL_HSSR_CDOFF_ERROR       (0xFFFFFF)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">/** @defgroup sysctl_usbpds_values SYSCTL_USBPDS Values</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"> * @brief System Control USB Power Domain Status Register Values</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/** Memory Array Power Status Shift */</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#gae0056b221b1fbb7981c114cb93061bf3"> 1148</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_SHIFT     (2)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/** Memory Array Power Status Mask */</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#gae62feab7800a54c571e60386733c22c9"> 1150</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/** Memory Array Power Status - Off */</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#ga876caf2f4083112b429d09ff3d6d1164"> 1152</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_ARR_OFF   (0x0)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/** Memory Array Power Status - SRAM Retention */</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#gadd0d88f3d65f2cd6b3a01ac38d41afec"> 1154</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_SRAM_RET  (0x1)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/** Memory Array Power Status - On */</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#ga5a21388b2fa456e8f9dfa8a347bda623"> 1156</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_ARR_ON    (0x3)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/** Power Domain Status Shift */</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#ga83529c36e64020376e072289d46cebe2"> 1158</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_SHIFT     (0)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/** Power Domain Status Mask */</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#gaf7d3b3fea909641b207a99eb5994fad3"> 1160</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/** Power Domain Status - Off */</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#ga8b839177e53fdd6f2849030f2906823c"> 1162</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_OFF       (0x0)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/** Power Domain Status - On */</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__sysctl__usbpds__values.html#gab40e60bd65516e15fe03e042b1df1041"> 1164</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_ON        (0x3)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/** @defgroup sysctl_usbmpc_values SYSCTL_USBMPC Values</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> * @brief System Control USB Memory Power Control Register Values</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/** Memory Array Power Control Shift */</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__sysctl__usbmpc__values.html#gaf529d39e8212f823d10bc4951ae89720"> 1171</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_SHIFT    (0)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/** Memory Array Power Control Mask */</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__sysctl__usbmpc__values.html#ga920edc8f3e908b3f18ea3e0baec8f569"> 1173</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_MASK     (0x3)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/** Memory Array Power Control - Off */</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__sysctl__usbmpc__values.html#ga74d3ef34b5fea7d1cbaf0ea11f32da17"> 1175</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_ARR_OFF  (0x0)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/** Memory Array Power Control - SRAM Retention */</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__sysctl__usbmpc__values.html#ga60cc39b49cde79c1ca54c52c568c6724"> 1177</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_SRAM_RET (0x1)</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/** Memory Array Power Control - On */</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__sysctl__usbmpc__values.html#gae69de5adb99c17ba29d9c864ab9a29ac"> 1179</a></span>&#160;<span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_ARR_ON   (0x3)</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">/** @defgroup sysctl_emacpds_values SYSCTL_EMACPDS Values</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment"> * @brief System Control Ethernet MAC Power Domain Status Register Values</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/** Memory Array Power Status Shift */</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#ga0ea4bb5d3ca3b8dd1313b1da78a03289"> 1186</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_SHIFT     (2)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/** Memory Array Power Status Mask */</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#gaad6bb1f72def6689c933ab06942417ec"> 1188</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/** Memory Array Power Status - Off */</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#ga3f60eb6af24441e547ba3f66b5309a52"> 1190</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_ARR_OFF   (0x0)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/** Memory Array Power Status - On */</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#gae40277661449a7bcbfc06606df132ceb"> 1192</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_MEMSTAT_ARR_ON    (0x3)</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/** Power Domain Status Shift*/</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#ga788860acf5b6d7f409a79dfaa6cfb2b3"> 1194</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_SHIFT     (0)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/** Power Domain Status Mask */</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#gaa0f137d3f25a60c2d06a53c0a642914b"> 1196</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/** Power Domain Status - Off */</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#ga50882c724bb14b22e99bc95d9e3b0d26"> 1198</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_OFF       (0x0)</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/** Power Domain Status - On */</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__sysctl__emacpds__values.html#ga6b70b00727f9f15a67efbb6ab27a0969"> 1200</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACPDS_PWRSTAT_ON        (0x3)</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">/** @defgroup sysctl_emacmpc_values SYSCTL_EMACMPC Values</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment"> * @brief System Control Ethernet MAC Memory Power Control Register Values</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/** Memory Array Power Control Shift */</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__sysctl__emacmpc__values.html#gad98d57b7ce0f9bf76773c6c38a9d0b16"> 1207</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_SHIFT    (0)</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/** Memory Array Power Control Mask */</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__sysctl__emacmpc__values.html#gae00588062469d0808c77bb410d2420ee"> 1209</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_MASK     (0x3)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/** Memory Array Power Control - Off */</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__sysctl__emacmpc__values.html#gab2b94116386e52f481dea0391b6cca0b"> 1211</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_ARR_OFF  (0x0)</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">/** Memory Array Power Control - On */</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__sysctl__emacmpc__values.html#gaf6808429b5155402fbf6914c363e44a1"> 1213</a></span>&#160;<span class="preprocessor">#define SYSCTL_EMACMPC_PWRCTL_ARR_ON   (0x3)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">/** @defgroup sysctl_lcdpds_values SYSCTL_LCDPDS Values</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment"> * @brief System Control LCD Power Domain Status Register Values</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/** Memory Array Power Status Shift */</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga29d90ad9045f82bdeb8073abbdd133f0"> 1220</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_MEMSTAT_SHIFT     (2)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/** Memory Array Power Status Mask */</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga6d895c9b6a0207358ee93f6b29e342c1"> 1222</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_MEMSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">/** Memory Array Power Status - Off */</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga0fbc289fbdb97ab6ce439adb10887152"> 1224</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_MEMSTAT_ARR_OFF   (0x0)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/** Memory Array Power Status - On */</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#gaf65258db3d1608f39fcd17626a96f9b2"> 1226</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_MEMSTAT_ARR_ON    (0x3)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/** Power Domain Status Shift*/</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga1672c0bc99fd39044459e09757d00dc6"> 1228</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_PWRSTAT_SHIFT     (0)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/** Power Domain Status Mask */</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga3e3a94651be3a6b574dc366807165c17"> 1230</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_PWRSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">/** Power Domain Status - Off */</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga54cf91c92bb9aba779216d22187c2773"> 1232</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_PWRSTAT_OFF       (0x0)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">/** Power Domain Status - On */</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__sysctl__lcdpds__values.html#ga3d5958da60c0cc16aff55c676e069222"> 1234</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDPDS_PWRSTAT_ON        (0x3)</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/** @defgroup sysctl_lcdmpc_values SYSCTL_LCDMPC Values</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"> * @brief System Control LCD Memory Power Control Register Values</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/** Memory Array Power Control Shift */</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group__sysctl__lcdmpc__values.html#ga95cdc8845963802318869b2346fa83d7"> 1241</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_SHIFT    (0)</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">/** Memory Array Power Control Mask */</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group__sysctl__lcdmpc__values.html#ga3317c1df54d661bcac3a213d07f9efde"> 1243</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_MASK     (0x3)</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/** Memory Array Power Control - Off */</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__sysctl__lcdmpc__values.html#ga4a7bb1c7b9e202f5be9451f69b4faee8"> 1245</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_ARR_OFF  (0x0)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/** Memory Array Power Control - On */</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group__sysctl__lcdmpc__values.html#gaf50c7f07d6ab6ea624bd19a0b72bc545"> 1247</a></span>&#160;<span class="preprocessor">#define SYSCTL_LCDMPC_PWRCTL_ARR_ON   (0x3)</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/** @defgroup sysctl_can0pds_values SYSCTL_CAN0PDS Values</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> * @brief System Control CAN 0 Power Domain Status Register Values</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">/** Memory Array Power Status Shift */</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#ga51798f4dd6095b53ce9efa35cbf4349b"> 1254</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_MEMSTAT_SHIFT     (2)</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">/** Memory Array Power Status Mask */</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#ga257d461ac07815f632ca22cfc66aedea"> 1256</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_MEMSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/** Memory Array Power Status - Off */</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#gaba5abbe82d634a550c9f33c3cf84f684"> 1258</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_MEMSTAT_ARR_OFF   (0x0)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/** Memory Array Power Status - On */</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#ga7956f49120c9cfbf3a58c27c03c04250"> 1260</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_MEMSTAT_ARR_ON    (0x3)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">/** Power Domain Status Shift*/</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#gaa27bfc17ba59d93b00c7f6ac84d15ada"> 1262</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_PWRSTAT_SHIFT     (0)</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/** Power Domain Status Mask */</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#gab058b579e0f786f7d83c7485722f1368"> 1264</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_PWRSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/** Power Domain Status - Off */</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#ga9fead2ab147c7e86690cbfce2475f025"> 1266</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_PWRSTAT_OFF       (0x0)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">/** Power Domain Status - On */</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__sysctl__can0pds__values.html#ga71e0074e2f40a69e2e003f2a91454361"> 1268</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0PDS_PWRSTAT_ON        (0x3)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/** @defgroup sysctl_can0mpc_values SYSCTL_CAN0MPC Values</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment"> * @brief System Control CAN 0 Memory Power Control Register Values</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/** Memory Array Power Control Shift */</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__sysctl__can0mpc__values.html#ga116373bb17ac634913202dda6140c143"> 1275</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0MPC_PWRCTL_SHIFT    (0)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/** Memory Array Power Control Mask */</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__sysctl__can0mpc__values.html#ga61156fb9bc3e8795e1f8af46ac512749"> 1277</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0MPC_PWRCTL_MASK     (0x3)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/** Memory Array Power Control - Off */</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group__sysctl__can0mpc__values.html#ga9fc8286e19ea546da571b9c282f4455e"> 1279</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0MPC_PWRCTL_ARR_OFF  (0x0)</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/** Memory Array Power Control - On */</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__sysctl__can0mpc__values.html#ga6fac90bd0a522f884c1862aaab3b4552"> 1281</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN0MPC_PWRCTL_ARR_ON   (0x3)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/** @defgroup sysctl_can1pds_values SYSCTL_CAN1PDS Values</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"> * @brief System Control CAN 1 Power Domain Status Register Values</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/** Memory Array Power Status Shift */</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#ga44c94877fdda54513b7676882c1bfb74"> 1288</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_MEMSTAT_SHIFT     (2)</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/** Memory Array Power Status Mask */</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#gacb66f2e846cc3f418c26dd7713eb2625"> 1290</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_MEMSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/** Memory Array Power Status - Off */</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#gae7abcfcd24e99f68df7b31cce8e51f67"> 1292</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_MEMSTAT_ARR_OFF   (0x0)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/** Memory Array Power Status - On */</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#ga56fadb4c3d7db2a6d8860e3e0ce03489"> 1294</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_MEMSTAT_ARR_ON    (0x3)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">/** Power Domain Status Shift*/</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#ga0f9200ce85bd4c2e7256310d70d8bf21"> 1296</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_PWRSTAT_SHIFT     (0)</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">/** Power Domain Status Mask */</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#ga362a9800e518a6eea1d1d3deae81be16"> 1298</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_PWRSTAT_MASK      (0x3)</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/** Power Domain Status - Off */</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#gafaa9200742195ea0af06d6f7a5b91cf4"> 1300</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_PWRSTAT_OFF       (0x0)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">/** Power Domain Status - On */</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__sysctl__can1pds__values.html#ga937b8833a98713bfe391d1e840d92f1a"> 1302</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1PDS_PWRSTAT_ON        (0x3)</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">/** @defgroup sysctl_can1mpc_values SYSCTL_CAN1MPC Values</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment"> * @brief System Control CAN 1 Memory Power Control Register Values</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">@{*/</span><span class="comment"></span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">/** Memory Array Power Control Shift */</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group__sysctl__can1mpc__values.html#ga78d2813ea18c918a1975d98cf2717960"> 1309</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1MPC_PWRCTL_SHIFT    (0)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/** Memory Array Power Control Mask */</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__sysctl__can1mpc__values.html#ga858af8ee41af8a1378bce37db70b9d24"> 1311</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1MPC_PWRCTL_MASK     (0x3)</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/** Memory Array Power Control - Off */</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group__sysctl__can1mpc__values.html#ga7d3851133bdbaf47c8570b5945cdae32"> 1313</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1MPC_PWRCTL_ARR_OFF  (0x0)</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/** Memory Array Power Control - On */</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__sysctl__can1mpc__values.html#ga8fac988b15bb1ecf78adc698bb84959c"> 1315</a></span>&#160;<span class="preprocessor">#define SYSCTL_CAN1MPC_PWRCTL_ARR_ON   (0x3)</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"> * @brief Clock mode definitions</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"> * The definitions are specified in the form offset from</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"> * SYSCTL_BASE</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> * @li CLOCK_RUN        - Run mode</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"> * @li CLOCK_SLEEP      - Sleep mode</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment"> * @li CLOCK_DEEP_SLEEP - Deep-Sleep Mode</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#gabd299f64d9dc96e8ccd1c65cf045baac"> 1326</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gabd299f64d9dc96e8ccd1c65cf045baac">msp432_clock_mode</a> {</div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baaca4e861f9171f8a517885fc4b64d4d33d4"> 1327</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baaca4e861f9171f8a517885fc4b64d4d33d4">CLOCK_RUN</a> = 0x600,</div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baacaa0b24dcd7a80f061dc11cd145c360582"> 1328</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baacaa0b24dcd7a80f061dc11cd145c360582">CLOCK_SLEEP</a> = 0x700,</div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baaca8697cc732cf8a1335262d29c607ae9be"> 1329</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baaca8697cc732cf8a1335262d29c607ae9be">CLOCK_DEEP_SLEEP</a> = 0x800</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;};</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"> * @brief Power mode definitions</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"> * @li POWER_DISABLE - Module is not powered and does not receive a clock</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment"> * @li POWER_ENABLE  - Module is powered but does not receive a clock</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment"> * @note If the module is in run, sleep or deep-sleep mode - the module</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment"> * is powered and receives a clock regardless of the value of power mode.</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ga4b05e16c902687bed9b93169b17dfde6"> 1341</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#ga4b05e16c902687bed9b93169b17dfde6">msp432_power_mode</a> {</div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#gga4b05e16c902687bed9b93169b17dfde6a4c984027a2189909593b0424c0d42e36"> 1342</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#gga4b05e16c902687bed9b93169b17dfde6a4c984027a2189909593b0424c0d42e36">POWER_DISABLE</a> = <span class="keyword">false</span>,</div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#gga4b05e16c902687bed9b93169b17dfde6a03c57b90d8aca3e441656f305ec5966f"> 1343</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#gga4b05e16c902687bed9b93169b17dfde6a03c57b90d8aca3e441656f305ec5966f">POWER_ENABLE</a> = <span class="keyword">true</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;};</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08"> 1346</a></span>&#160;<span class="preprocessor">#define _REG_BIT(base, bit)     (((base) &lt;&lt; 5) + (bit))</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment"> * @brief Peripheral list definitions</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"> * The definitions are specified in the form</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> * 31:5 register offset from first register for SR, PP, RCGC,</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> * SCGC, DCGC, PC, PR</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"> * 4:0  bit offset for the given peripheral</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288"> 1355</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> {</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af17e69e72474f9ae406aa1bb2c287080"> 1357</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af17e69e72474f9ae406aa1bb2c287080">PERIPH_WD0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x00, 0),</div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a788545c0b07ca3512fcfd03aceecc422"> 1358</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a788545c0b07ca3512fcfd03aceecc422">PERIPH_WD1</a>,</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288afe805ee981f219bd3458734d5e3620e4"> 1360</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288afe805ee981f219bd3458734d5e3620e4">PERIPH_TIMER0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x04, 0),</div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af2a7da61edadb74d150e6a210d992ed5"> 1361</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af2a7da61edadb74d150e6a210d992ed5">PERIPH_TIMER1</a>,</div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a3f699e36ebcac5231fce618530357f9e"> 1362</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a3f699e36ebcac5231fce618530357f9e">PERIPH_TIMER2</a>,</div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a67a84d43adeb7227cf94740145a72eb8"> 1363</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a67a84d43adeb7227cf94740145a72eb8">PERIPH_TIMER3</a>,</div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2efab6a7f2052c908e77332aa289640d"> 1364</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2efab6a7f2052c908e77332aa289640d">PERIPH_TIMER4</a>,</div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a43f3f9d48a071bf92dba2b8d15e177e2"> 1365</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a43f3f9d48a071bf92dba2b8d15e177e2">PERIPH_TIMER5</a>,</div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a4f52c48c3dd46710a4cf0488061ce124"> 1366</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a4f52c48c3dd46710a4cf0488061ce124">PERIPH_TIMER6</a>,</div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aec27c8edb57a48b6a3e14751704943dd"> 1367</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aec27c8edb57a48b6a3e14751704943dd">PERIPH_TIMER7</a>,</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a23ab713b8c815edc4755ada072edec6f"> 1369</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a23ab713b8c815edc4755ada072edec6f">PERIPH_GPIOA</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x08, 0),</div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a655b3d835e788987ed5e89cf2997619c"> 1370</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a655b3d835e788987ed5e89cf2997619c">PERIPH_GPIOB</a>,</div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a0a5dc9cf7b94ac5d4389f468e2fdb4e7"> 1371</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a0a5dc9cf7b94ac5d4389f468e2fdb4e7">PERIPH_GPIOC</a>,</div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a5fd72955b6ea5e3a001242c328ff605b"> 1372</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a5fd72955b6ea5e3a001242c328ff605b">PERIPH_GPIOD</a>,</div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a6d8d092253dbf6bf347f69d3c3ab52a9"> 1373</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a6d8d092253dbf6bf347f69d3c3ab52a9">PERIPH_GPIOE</a>,</div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af44184ecdccc04c3b7771b4a26247500"> 1374</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af44184ecdccc04c3b7771b4a26247500">PERIPH_GPIOF</a>,</div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a840fb50af18ed26526ffcd1d828edea4"> 1375</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a840fb50af18ed26526ffcd1d828edea4">PERIPH_GPIOG</a>,</div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a34f24d20076f91c29296d88fac6232fb"> 1376</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a34f24d20076f91c29296d88fac6232fb">PERIPH_GPIOH</a>,</div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288abab712385226e2c08963dc5398473e70"> 1377</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288abab712385226e2c08963dc5398473e70">PERIPH_GPIOJ</a>,</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a7a14d2360ee28f8e79283eaf855bf678"> 1378</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a7a14d2360ee28f8e79283eaf855bf678">PERIPH_GPIOK</a>,</div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adf64d11ca904301e483a69f817c5b10a"> 1379</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adf64d11ca904301e483a69f817c5b10a">PERIPH_GPIOL</a>,</div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae27c525bd2abfa0b7978d759f06bbdd2"> 1380</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae27c525bd2abfa0b7978d759f06bbdd2">PERIPH_GPIOM</a>,</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a59f6cc77a97950e910dd0c54c97b56a4"> 1381</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a59f6cc77a97950e910dd0c54c97b56a4">PERIPH_GPION</a>,</div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a4e74d5c078d0332f2fa97c62672b021a"> 1382</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a4e74d5c078d0332f2fa97c62672b021a">PERIPH_GPIOP</a>,</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288acc5a5319d1379c233765c847ee72814e"> 1383</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288acc5a5319d1379c233765c847ee72814e">PERIPH_GPIOQ</a>,</div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a65e24b8674d02a0bb0788316e985ca0f"> 1384</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a65e24b8674d02a0bb0788316e985ca0f">PERIPH_GPIOR</a>,</div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a20c88f3f1179a7c190cc858cb81b5006"> 1385</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a20c88f3f1179a7c190cc858cb81b5006">PERIPH_GPIOS</a>,</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a282c7f4b7f623fd154d09eeed711c75c"> 1386</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a282c7f4b7f623fd154d09eeed711c75c">PERIPH_GPIOT</a>,</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a24ddb6cd274b516c7b77c575190107c0"> 1388</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a24ddb6cd274b516c7b77c575190107c0">PERIPH_DMA</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x0C, 0),</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a0499a5ea87a73dcbe4222d529cab70fd"> 1390</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a0499a5ea87a73dcbe4222d529cab70fd">PERIPH_EPI</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x10, 0),</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ac39641dbb88ffbc758020717f1b16376"> 1392</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ac39641dbb88ffbc758020717f1b16376">PERIPH_HIB</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x14, 0),</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a1b74847e5ded1eddb5e206c9841561bf"> 1394</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a1b74847e5ded1eddb5e206c9841561bf">PERIPH_UART0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x18, 0),</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a30b8030532d0402c51f3ac9e371b4e3d"> 1395</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a30b8030532d0402c51f3ac9e371b4e3d">PERIPH_UART1</a>,</div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a028e291cc4f046c07420b0fb114d39de"> 1396</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a028e291cc4f046c07420b0fb114d39de">PERIPH_UART2</a>,</div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a01b289d7876dce23d78e7066f4554b9a"> 1397</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a01b289d7876dce23d78e7066f4554b9a">PERIPH_UART3</a>,</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad73e708165c70139f5ccb148eb0e30bd"> 1398</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad73e708165c70139f5ccb148eb0e30bd">PERIPH_UART4</a>,</div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aa7ca76c989cc140fd719c1389638b960"> 1399</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aa7ca76c989cc140fd719c1389638b960">PERIPH_UART5</a>,</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a29971fd51735d650bb656272dd3ca7bd"> 1400</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a29971fd51735d650bb656272dd3ca7bd">PERIPH_UART6</a>,</div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2994acf2c80b3a2eb8a150354ddb2c48"> 1401</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2994acf2c80b3a2eb8a150354ddb2c48">PERIPH_UART7</a>,</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288acb3fa9d7bf52ad007c952d77c0be84c9"> 1403</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288acb3fa9d7bf52ad007c952d77c0be84c9">PERIPH_SSI0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x1C, 0),</div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ab0da82b9e8631c65607d046cb6b4f0b1"> 1404</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ab0da82b9e8631c65607d046cb6b4f0b1">PERIPH_SSI1</a>,</div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad713ccde71cf21fe62c2f6f2bfb33322"> 1405</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad713ccde71cf21fe62c2f6f2bfb33322">PERIPH_SSI2</a>,</div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adb9e1e21696a5d47984cc2b7acdee483"> 1406</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adb9e1e21696a5d47984cc2b7acdee483">PERIPH_SSI3</a>,</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288afdefa4d6ee140d82e3c835d4cc0837fc"> 1408</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288afdefa4d6ee140d82e3c835d4cc0837fc">PERIPH_I2C0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x20, 0),</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a011555efc34d5f0867f90fd3268eaabc"> 1409</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a011555efc34d5f0867f90fd3268eaabc">PERIPH_I2C1</a>,</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2a88d7eb5a082fe38114e316a52def95"> 1410</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2a88d7eb5a082fe38114e316a52def95">PERIPH_I2C2</a>,</div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adc727cef36e4b89adb81e9c49b7ed381"> 1411</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adc727cef36e4b89adb81e9c49b7ed381">PERIPH_I2C3</a>,</div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a5ba3bec68e718339766743d6e170db60"> 1412</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a5ba3bec68e718339766743d6e170db60">PERIPH_I2C4</a>,</div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2f94dcc236f73fe7656c1e62812bcef1"> 1413</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2f94dcc236f73fe7656c1e62812bcef1">PERIPH_I2C5</a>,</div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae3dcc28dfbc1ae638a931f552cd69b36"> 1414</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae3dcc28dfbc1ae638a931f552cd69b36">PERIPH_I2C6</a>,</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a90b9f47967bdcb5ac33105ee3c40a210"> 1415</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a90b9f47967bdcb5ac33105ee3c40a210">PERIPH_I2C7</a>,</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a33df1248f44f743997722d97d6b81382"> 1416</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a33df1248f44f743997722d97d6b81382">PERIPH_I2C8</a>,</div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a87328a5933590d55f0131f8b8bf16f33"> 1417</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a87328a5933590d55f0131f8b8bf16f33">PERIPH_I2C9</a>,</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a21f8d08a14bfb67da39bb61296e44cf7"> 1419</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a21f8d08a14bfb67da39bb61296e44cf7">PERIPH_USB0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x28, 0),</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae9b49963f861c74ea4bf5edd8820cc06"> 1421</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae9b49963f861c74ea4bf5edd8820cc06">PERIPH_EPHY</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x30, 0),</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a28744472ca8204decf7a1809d80563ac"> 1423</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a28744472ca8204decf7a1809d80563ac">PERIPH_CAN0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x34, 0),</div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a70b3283a7df4f54f038aca3988516b98"> 1424</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a70b3283a7df4f54f038aca3988516b98">PERIPH_CAN1</a>,</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aa25aa3ad1fc5222bf09e6af7faedbcb7"> 1426</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aa25aa3ad1fc5222bf09e6af7faedbcb7">PERIPH_ADC0</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x38, 0),</div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a9c72e155708ca2e21b7eeb1d29500c66"> 1427</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a9c72e155708ca2e21b7eeb1d29500c66">PERIPH_ADC1</a>,</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a6d5b43506e6f4fd59b07d2e7eff33756"> 1429</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a6d5b43506e6f4fd59b07d2e7eff33756">PERIPH_ACMP</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x3C, 0),</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad37ff7baee6701c513d9c3ee56a844bb"> 1431</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad37ff7baee6701c513d9c3ee56a844bb">PERIPH_PWM</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x40, 0),</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a10cd0ed26faa30e94dc530f30e67009a"> 1433</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a10cd0ed26faa30e94dc530f30e67009a">PERIPH_QEI</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x44, 0),</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad0340e84f9c32184ff6c5e948ed681c0"> 1435</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad0340e84f9c32184ff6c5e948ed681c0">PERIPH_EEPROM</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x58, 0),</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a1fa37b59bbf7564de8212fcc5878dd6f"> 1437</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a1fa37b59bbf7564de8212fcc5878dd6f">PERIPH_CCM</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x74, 0),</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a772661cf994c6a1cdc608c508cf81a96"> 1439</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a772661cf994c6a1cdc608c508cf81a96">PERIPH_LCD</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x90, 0),</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af91510204424fdee1d77ef42bf7aef8d"> 1441</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af91510204424fdee1d77ef42bf7aef8d">PERIPH_OWIRE</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x98, 0),</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aee46e8a6c23a33f7752a4d038c1065d8"> 1443</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aee46e8a6c23a33f7752a4d038c1065d8">PERIPH_EMAC</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0x9C, 0),</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a23e2bb0f5ac9d00b95e00bded1dfc4be"> 1445</a></span>&#160;    <a class="code" href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a23e2bb0f5ac9d00b95e00bded1dfc4be">PERIPH_PRB</a> = <a class="code" href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(0xA0, 0)</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;};</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#undef _REG_BIT</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/* Function prototypes ------------------------------------------------------ */</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<a class="code" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__systemcontrol__defines.html#ga684c250fd4611174c7c1a058313462f7">sysctl_periph_clock_enable</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gabd299f64d9dc96e8ccd1c65cf045baac">msp432_clock_mode</a> clock_mode,</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                                <span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__systemcontrol__defines.html#ga5eba6be9061d3f47a0aa3b1b87876547">sysctl_periph_clock_disable</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gabd299f64d9dc96e8ccd1c65cf045baac">msp432_clock_mode</a> clock_mode,</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;                                 <span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__systemcontrol__defines.html#ga7c51b561d2543c09aede73a0c4e2b523">sysctl_periph_reset</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__systemcontrol__defines.html#gaddfef7bedd73b262e6815067bcc25dab">sysctl_periph_clear_reset</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__systemcontrol__defines.html#gadfbdd9a132081109dd3c29516ed4f4d6">sysctl_periph_is_present</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__systemcontrol__defines.html#ga27de2e83d4cfc29eb05b3854e2179a68">sysctl_periph_is_ready</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__systemcontrol__defines.html#ga0d199e14c881bfbcd94ea3ef19454ae4">sysctl_periph_set_power_state</a>(<span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#ga4b05e16c902687bed9b93169b17dfde6">msp432_power_mode</a> power_mode,</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;                                   <span class="keyword">enum</span> <a class="code" href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a> periph);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<a class="code" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* MSP432E4_SYSTEMCONTROL_H */</span><span class="preprocessor"></span></div><div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a788545c0b07ca3512fcfd03aceecc422"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a788545c0b07ca3512fcfd03aceecc422">PERIPH_WD1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01358">systemcontrol.h:1358</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_gga4b05e16c902687bed9b93169b17dfde6a4c984027a2189909593b0424c0d42e36"><div class="ttname"><a href="group__systemcontrol__defines.html#gga4b05e16c902687bed9b93169b17dfde6a4c984027a2189909593b0424c0d42e36">POWER_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01342">systemcontrol.h:1342</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a772661cf994c6a1cdc608c508cf81a96"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a772661cf994c6a1cdc608c508cf81a96">PERIPH_LCD</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01439">systemcontrol.h:1439</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a30b8030532d0402c51f3ac9e371b4e3d"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a30b8030532d0402c51f3ac9e371b4e3d">PERIPH_UART1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01395">systemcontrol.h:1395</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a1fa37b59bbf7564de8212fcc5878dd6f"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a1fa37b59bbf7564de8212fcc5878dd6f">PERIPH_CCM</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01437">systemcontrol.h:1437</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a33df1248f44f743997722d97d6b81382"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a33df1248f44f743997722d97d6b81382">PERIPH_I2C8</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01416">systemcontrol.h:1416</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a23e2bb0f5ac9d00b95e00bded1dfc4be"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a23e2bb0f5ac9d00b95e00bded1dfc4be">PERIPH_PRB</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01445">systemcontrol.h:1445</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288af91510204424fdee1d77ef42bf7aef8d"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af91510204424fdee1d77ef42bf7aef8d">PERIPH_OWIRE</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01441">systemcontrol.h:1441</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a2f94dcc236f73fe7656c1e62812bcef1"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2f94dcc236f73fe7656c1e62812bcef1">PERIPH_I2C5</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01413">systemcontrol.h:1413</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a028e291cc4f046c07420b0fb114d39de"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a028e291cc4f046c07420b0fb114d39de">PERIPH_UART2</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01396">systemcontrol.h:1396</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288af2a7da61edadb74d150e6a210d992ed5"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af2a7da61edadb74d150e6a210d992ed5">PERIPH_TIMER1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01361">systemcontrol.h:1361</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga859a9ba8fcc7c60a0f7dfd5865001f08"><div class="ttname"><a href="group__systemcontrol__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a></div><div class="ttdeci">#define _REG_BIT(base, bit)</div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01346">systemcontrol.h:1346</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a20c88f3f1179a7c190cc858cb81b5006"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a20c88f3f1179a7c190cc858cb81b5006">PERIPH_GPIOS</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01385">systemcontrol.h:1385</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga684c250fd4611174c7c1a058313462f7"><div class="ttname"><a href="group__systemcontrol__defines.html#ga684c250fd4611174c7c1a058313462f7">sysctl_periph_clock_enable</a></div><div class="ttdeci">void sysctl_periph_clock_enable(enum msp432_clock_mode clock_mode, enum msp432_periph periph)</div><div class="ttdoc">System Control Enable Peripheral Clock. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00046">systemcontrol.c:46</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288adf64d11ca904301e483a69f817c5b10a"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adf64d11ca904301e483a69f817c5b10a">PERIPH_GPIOL</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01379">systemcontrol.h:1379</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288aee46e8a6c23a33f7752a4d038c1065d8"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aee46e8a6c23a33f7752a4d038c1065d8">PERIPH_EMAC</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01443">systemcontrol.h:1443</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288adc727cef36e4b89adb81e9c49b7ed381"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adc727cef36e4b89adb81e9c49b7ed381">PERIPH_I2C3</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01411">systemcontrol.h:1411</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a90b9f47967bdcb5ac33105ee3c40a210"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a90b9f47967bdcb5ac33105ee3c40a210">PERIPH_I2C7</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01415">systemcontrol.h:1415</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_gga4b05e16c902687bed9b93169b17dfde6a03c57b90d8aca3e441656f305ec5966f"><div class="ttname"><a href="group__systemcontrol__defines.html#gga4b05e16c902687bed9b93169b17dfde6a03c57b90d8aca3e441656f305ec5966f">POWER_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01343">systemcontrol.h:1343</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a4f52c48c3dd46710a4cf0488061ce124"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a4f52c48c3dd46710a4cf0488061ce124">PERIPH_TIMER6</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01366">systemcontrol.h:1366</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a1b74847e5ded1eddb5e206c9841561bf"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a1b74847e5ded1eddb5e206c9841561bf">PERIPH_UART0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01394">systemcontrol.h:1394</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a70b3283a7df4f54f038aca3988516b98"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a70b3283a7df4f54f038aca3988516b98">PERIPH_CAN1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01424">systemcontrol.h:1424</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga0d199e14c881bfbcd94ea3ef19454ae4"><div class="ttname"><a href="group__systemcontrol__defines.html#ga0d199e14c881bfbcd94ea3ef19454ae4">sysctl_periph_set_power_state</a></div><div class="ttdeci">void sysctl_periph_set_power_state(enum msp432_power_mode power_mode, enum msp432_periph periph)</div><div class="ttdoc">System Control Peripheral Set Power State. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00119">systemcontrol.c:119</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ae27c525bd2abfa0b7978d759f06bbdd2"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae27c525bd2abfa0b7978d759f06bbdd2">PERIPH_GPIOM</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01380">systemcontrol.h:1380</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a5ba3bec68e718339766743d6e170db60"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a5ba3bec68e718339766743d6e170db60">PERIPH_I2C4</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01412">systemcontrol.h:1412</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ab0da82b9e8631c65607d046cb6b4f0b1"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ab0da82b9e8631c65607d046cb6b4f0b1">PERIPH_SSI1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01404">systemcontrol.h:1404</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a34f24d20076f91c29296d88fac6232fb"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a34f24d20076f91c29296d88fac6232fb">PERIPH_GPIOH</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01376">systemcontrol.h:1376</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a29971fd51735d650bb656272dd3ca7bd"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a29971fd51735d650bb656272dd3ca7bd">PERIPH_UART6</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01400">systemcontrol.h:1400</a></div></div>
<div class="ttc" id="msp432_2e4_2memorymap_8h_html"><div class="ttname"><a href="msp432_2e4_2memorymap_8h.html">memorymap.h</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288afdefa4d6ee140d82e3c835d4cc0837fc"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288afdefa4d6ee140d82e3c835d4cc0837fc">PERIPH_I2C0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01408">systemcontrol.h:1408</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ac39641dbb88ffbc758020717f1b16376"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ac39641dbb88ffbc758020717f1b16376">PERIPH_HIB</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01392">systemcontrol.h:1392</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a2994acf2c80b3a2eb8a150354ddb2c48"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2994acf2c80b3a2eb8a150354ddb2c48">PERIPH_UART7</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01401">systemcontrol.h:1401</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a2efab6a7f2052c908e77332aa289640d"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2efab6a7f2052c908e77332aa289640d">PERIPH_TIMER4</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01364">systemcontrol.h:1364</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a282c7f4b7f623fd154d09eeed711c75c"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a282c7f4b7f623fd154d09eeed711c75c">PERIPH_GPIOT</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01386">systemcontrol.h:1386</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga27de2e83d4cfc29eb05b3854e2179a68"><div class="ttname"><a href="group__systemcontrol__defines.html#ga27de2e83d4cfc29eb05b3854e2179a68">sysctl_periph_is_ready</a></div><div class="ttdeci">bool sysctl_periph_is_ready(enum msp432_periph periph)</div><div class="ttdoc">System Control Peripheral Is Ready. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00102">systemcontrol.c:102</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggabd299f64d9dc96e8ccd1c65cf045baaca4e861f9171f8a517885fc4b64d4d33d4"><div class="ttname"><a href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baaca4e861f9171f8a517885fc4b64d4d33d4">CLOCK_RUN</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01327">systemcontrol.h:1327</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a01b289d7876dce23d78e7066f4554b9a"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a01b289d7876dce23d78e7066f4554b9a">PERIPH_UART3</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01397">systemcontrol.h:1397</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288aec27c8edb57a48b6a3e14751704943dd"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aec27c8edb57a48b6a3e14751704943dd">PERIPH_TIMER7</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01367">systemcontrol.h:1367</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggabd299f64d9dc96e8ccd1c65cf045baaca8697cc732cf8a1335262d29c607ae9be"><div class="ttname"><a href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baaca8697cc732cf8a1335262d29c607ae9be">CLOCK_DEEP_SLEEP</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01329">systemcontrol.h:1329</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga4b05e16c902687bed9b93169b17dfde6"><div class="ttname"><a href="group__systemcontrol__defines.html#ga4b05e16c902687bed9b93169b17dfde6">msp432_power_mode</a></div><div class="ttdeci">msp432_power_mode</div><div class="ttdoc">Power mode definitions. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01341">systemcontrol.h:1341</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_gad4d3ca604c2db4fc9672156f310d0288"><div class="ttname"><a href="group__systemcontrol__defines.html#gad4d3ca604c2db4fc9672156f310d0288">msp432_periph</a></div><div class="ttdeci">msp432_periph</div><div class="ttdoc">Peripheral list definitions The definitions are specified in the form 31:5 register offset from first...</div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01355">systemcontrol.h:1355</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a011555efc34d5f0867f90fd3268eaabc"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a011555efc34d5f0867f90fd3268eaabc">PERIPH_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01409">systemcontrol.h:1409</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a28744472ca8204decf7a1809d80563ac"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a28744472ca8204decf7a1809d80563ac">PERIPH_CAN0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01423">systemcontrol.h:1423</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga5eba6be9061d3f47a0aa3b1b87876547"><div class="ttname"><a href="group__systemcontrol__defines.html#ga5eba6be9061d3f47a0aa3b1b87876547">sysctl_periph_clock_disable</a></div><div class="ttdeci">void sysctl_periph_clock_disable(enum msp432_clock_mode clock_mode, enum msp432_periph periph)</div><div class="ttdoc">System Control Disable Peripheral Clock. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00058">systemcontrol.c:58</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a0a5dc9cf7b94ac5d4389f468e2fdb4e7"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a0a5dc9cf7b94ac5d4389f468e2fdb4e7">PERIPH_GPIOC</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01371">systemcontrol.h:1371</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_gaddfef7bedd73b262e6815067bcc25dab"><div class="ttname"><a href="group__systemcontrol__defines.html#gaddfef7bedd73b262e6815067bcc25dab">sysctl_periph_clear_reset</a></div><div class="ttdeci">void sysctl_periph_clear_reset(enum msp432_periph periph)</div><div class="ttdoc">System Control Peripheral Clear Software Reset. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00079">systemcontrol.c:79</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a67a84d43adeb7227cf94740145a72eb8"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a67a84d43adeb7227cf94740145a72eb8">PERIPH_TIMER3</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01363">systemcontrol.h:1363</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288adb9e1e21696a5d47984cc2b7acdee483"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288adb9e1e21696a5d47984cc2b7acdee483">PERIPH_SSI3</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01406">systemcontrol.h:1406</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a840fb50af18ed26526ffcd1d828edea4"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a840fb50af18ed26526ffcd1d828edea4">PERIPH_GPIOG</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01375">systemcontrol.h:1375</a></div></div>
<div class="ttc" id="common_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a3f699e36ebcac5231fce618530357f9e"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a3f699e36ebcac5231fce618530357f9e">PERIPH_TIMER2</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01362">systemcontrol.h:1362</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a59f6cc77a97950e910dd0c54c97b56a4"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a59f6cc77a97950e910dd0c54c97b56a4">PERIPH_GPION</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01381">systemcontrol.h:1381</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a6d5b43506e6f4fd59b07d2e7eff33756"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a6d5b43506e6f4fd59b07d2e7eff33756">PERIPH_ACMP</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01429">systemcontrol.h:1429</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a6d8d092253dbf6bf347f69d3c3ab52a9"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a6d8d092253dbf6bf347f69d3c3ab52a9">PERIPH_GPIOE</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01373">systemcontrol.h:1373</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a21f8d08a14bfb67da39bb61296e44cf7"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a21f8d08a14bfb67da39bb61296e44cf7">PERIPH_USB0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01419">systemcontrol.h:1419</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ad73e708165c70139f5ccb148eb0e30bd"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad73e708165c70139f5ccb148eb0e30bd">PERIPH_UART4</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01398">systemcontrol.h:1398</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288acc5a5319d1379c233765c847ee72814e"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288acc5a5319d1379c233765c847ee72814e">PERIPH_GPIOQ</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01383">systemcontrol.h:1383</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288acb3fa9d7bf52ad007c952d77c0be84c9"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288acb3fa9d7bf52ad007c952d77c0be84c9">PERIPH_SSI0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01403">systemcontrol.h:1403</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ad37ff7baee6701c513d9c3ee56a844bb"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad37ff7baee6701c513d9c3ee56a844bb">PERIPH_PWM</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01431">systemcontrol.h:1431</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288aa7ca76c989cc140fd719c1389638b960"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aa7ca76c989cc140fd719c1389638b960">PERIPH_UART5</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01399">systemcontrol.h:1399</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_gabd299f64d9dc96e8ccd1c65cf045baac"><div class="ttname"><a href="group__systemcontrol__defines.html#gabd299f64d9dc96e8ccd1c65cf045baac">msp432_clock_mode</a></div><div class="ttdeci">msp432_clock_mode</div><div class="ttdoc">Clock mode definitions The definitions are specified in the form offset from SYSCTL_BASE. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01326">systemcontrol.h:1326</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288abab712385226e2c08963dc5398473e70"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288abab712385226e2c08963dc5398473e70">PERIPH_GPIOJ</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01377">systemcontrol.h:1377</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a655b3d835e788987ed5e89cf2997619c"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a655b3d835e788987ed5e89cf2997619c">PERIPH_GPIOB</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01370">systemcontrol.h:1370</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a4e74d5c078d0332f2fa97c62672b021a"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a4e74d5c078d0332f2fa97c62672b021a">PERIPH_GPIOP</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01382">systemcontrol.h:1382</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggabd299f64d9dc96e8ccd1c65cf045baacaa0b24dcd7a80f061dc11cd145c360582"><div class="ttname"><a href="group__systemcontrol__defines.html#ggabd299f64d9dc96e8ccd1c65cf045baacaa0b24dcd7a80f061dc11cd145c360582">CLOCK_SLEEP</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01328">systemcontrol.h:1328</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ga7c51b561d2543c09aede73a0c4e2b523"><div class="ttname"><a href="group__systemcontrol__defines.html#ga7c51b561d2543c09aede73a0c4e2b523">sysctl_periph_reset</a></div><div class="ttdeci">void sysctl_periph_reset(enum msp432_periph periph)</div><div class="ttdoc">System Control Peripheral Software Reset. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00069">systemcontrol.c:69</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_gadfbdd9a132081109dd3c29516ed4f4d6"><div class="ttname"><a href="group__systemcontrol__defines.html#gadfbdd9a132081109dd3c29516ed4f4d6">sysctl_periph_is_present</a></div><div class="ttdeci">bool sysctl_periph_is_present(enum msp432_periph periph)</div><div class="ttdoc">System Control Peripheral Is Present. </div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8c_source.html#l00089">systemcontrol.c:89</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288aa25aa3ad1fc5222bf09e6af7faedbcb7"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288aa25aa3ad1fc5222bf09e6af7faedbcb7">PERIPH_ADC0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01426">systemcontrol.h:1426</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a65e24b8674d02a0bb0788316e985ca0f"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a65e24b8674d02a0bb0788316e985ca0f">PERIPH_GPIOR</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01384">systemcontrol.h:1384</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a43f3f9d48a071bf92dba2b8d15e177e2"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a43f3f9d48a071bf92dba2b8d15e177e2">PERIPH_TIMER5</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01365">systemcontrol.h:1365</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ae3dcc28dfbc1ae638a931f552cd69b36"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae3dcc28dfbc1ae638a931f552cd69b36">PERIPH_I2C6</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01414">systemcontrol.h:1414</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ad0340e84f9c32184ff6c5e948ed681c0"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad0340e84f9c32184ff6c5e948ed681c0">PERIPH_EEPROM</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01435">systemcontrol.h:1435</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a7a14d2360ee28f8e79283eaf855bf678"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a7a14d2360ee28f8e79283eaf855bf678">PERIPH_GPIOK</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01378">systemcontrol.h:1378</a></div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288af44184ecdccc04c3b7771b4a26247500"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af44184ecdccc04c3b7771b4a26247500">PERIPH_GPIOF</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01374">systemcontrol.h:1374</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288af17e69e72474f9ae406aa1bb2c287080"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288af17e69e72474f9ae406aa1bb2c287080">PERIPH_WD0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01357">systemcontrol.h:1357</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a10cd0ed26faa30e94dc530f30e67009a"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a10cd0ed26faa30e94dc530f30e67009a">PERIPH_QEI</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01433">systemcontrol.h:1433</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288afe805ee981f219bd3458734d5e3620e4"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288afe805ee981f219bd3458734d5e3620e4">PERIPH_TIMER0</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01360">systemcontrol.h:1360</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a0499a5ea87a73dcbe4222d529cab70fd"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a0499a5ea87a73dcbe4222d529cab70fd">PERIPH_EPI</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01390">systemcontrol.h:1390</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a23ab713b8c815edc4755ada072edec6f"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a23ab713b8c815edc4755ada072edec6f">PERIPH_GPIOA</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01369">systemcontrol.h:1369</a></div></div>
<div class="ttc" id="common_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a5fd72955b6ea5e3a001242c328ff605b"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a5fd72955b6ea5e3a001242c328ff605b">PERIPH_GPIOD</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01372">systemcontrol.h:1372</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a24ddb6cd274b516c7b77c575190107c0"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a24ddb6cd274b516c7b77c575190107c0">PERIPH_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01388">systemcontrol.h:1388</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ae9b49963f861c74ea4bf5edd8820cc06"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ae9b49963f861c74ea4bf5edd8820cc06">PERIPH_EPHY</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01421">systemcontrol.h:1421</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288ad713ccde71cf21fe62c2f6f2bfb33322"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288ad713ccde71cf21fe62c2f6f2bfb33322">PERIPH_SSI2</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01405">systemcontrol.h:1405</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a9c72e155708ca2e21b7eeb1d29500c66"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a9c72e155708ca2e21b7eeb1d29500c66">PERIPH_ADC1</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01427">systemcontrol.h:1427</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a2a88d7eb5a082fe38114e316a52def95"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a2a88d7eb5a082fe38114e316a52def95">PERIPH_I2C2</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01410">systemcontrol.h:1410</a></div></div>
<div class="ttc" id="group__systemcontrol__defines_html_ggad4d3ca604c2db4fc9672156f310d0288a87328a5933590d55f0131f8b8bf16f33"><div class="ttname"><a href="group__systemcontrol__defines.html#ggad4d3ca604c2db4fc9672156f310d0288a87328a5933590d55f0131f8b8bf16f33">PERIPH_I2C9</a></div><div class="ttdef"><b>Definition:</b> <a href="systemcontrol_8h_source.html#l01417">systemcontrol.h:1417</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_d7ee5e5de27ba12a10e764dc7bc152e1.html">msp432</a></li><li class="navelem"><a class="el" href="dir_bb5d9dd8e970d7c8f014d755978fbd69.html">e4</a></li><li class="navelem"><a class="el" href="systemcontrol_8h.html">systemcontrol.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:38 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
