# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_op
.inputs in1 in2 in3
.outputs out
.subckt $and A=in1 B=in2 Y=in2_$and_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $logic_or A=in2_$and_B_Y B=in3 Y=in3_$logic_or_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.names $undef my_and$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/multiple_inputs.v:8$1206.a
1 1
.names $undef my_and$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/multiple_inputs.v:8$1206.b
1 1
.names $undef my_and$func$regression_test/benchmark/_VERILOG/keywords/function_endfunction/multiple_inputs.v:8$1206.c
1 1
.names in3_$logic_or_B_Y out
1 1
.end
