// Seed: 3666889264
module module_1 (
    output wand  module_0,
    input  uwire id_1
);
  parameter id_3 = 1;
  assign id_0 = -1;
  assign module_1.id_1 = 0;
  assign id_0 = -1;
  wire [1 : 1 'b0] id_4;
  parameter id_5 = id_3[1 :-1];
  logic id_6 [-1 : 1] = id_5;
  wire  id_7;
  bit   id_8;
  ;
  always @(posedge -1'b0 or posedge id_7)
    if (1) begin : LABEL_0
      id_8 <= id_7;
    end
  assign id_6[1] = 1'd0;
  always @((1'b0) or negedge id_6#(.id_1(1)
  ))
  begin : LABEL_1
    id_8 <= id_1;
    assert (-1);
  end
  wire id_9;
  assign id_6 = id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  wand id_3
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
