
---------- Begin Simulation Statistics ----------
final_tick                                20679026250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    257                       # Simulator instruction rate (inst/s)
host_mem_usage                                8768880                       # Number of bytes of host memory used
host_op_rate                                      264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33143.17                       # Real time elapsed on the host
host_tick_rate                                 510773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8534236                       # Number of instructions simulated
sim_ops                                       8747192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016929                       # Number of seconds simulated
sim_ticks                                 16928651250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.517065                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417021                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                572                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4832                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            432259                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4245                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5175                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              930                       # Number of indirect misses.
system.cpu.branchPred.lookups                  471098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14398                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          754                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2890769                       # Number of instructions committed
system.cpu.committedOps                       2938330                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.175488                       # CPI: cycles per instruction
system.cpu.discardedOps                         11654                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1610613                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94955                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           789780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2870820                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314912                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      523                       # number of quiesce instructions executed
system.cpu.numCycles                          9179601                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2023285     68.86%     68.86% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1343      0.05%     68.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                 102689      3.49%     72.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite                811013     27.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2938330                       # Class of committed instruction
system.cpu.quiesceCycles                     17906241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6308781                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1229                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        750232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              235335                       # Transaction distribution
system.membus.trans_dist::ReadResp             240435                       # Transaction distribution
system.membus.trans_dist::WriteReq             140089                       # Transaction distribution
system.membus.trans_dist::WriteResp            140089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          321                       # Transaction distribution
system.membus.trans_dist::WriteClean               57                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4730                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4749                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           352                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       369949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        369949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       741477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       752476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1506402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24054786                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1120795                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001111                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033310                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1119550     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1245      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1120795                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1891545694                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11154875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13613921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2251125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9032950                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1441679740                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24661750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       506184                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       506184                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1495040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1617552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       984040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23920640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25753010                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2678361750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2168298541                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1414728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3871307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2903480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3871307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10646093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3871307                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2903480                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6774787                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3871307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6774787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6774787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17420880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2903480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6774787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9678267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2903480                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       998308                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3901788                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2903480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9678267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       998308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13580054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        10280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       739898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       328680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454616                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454616    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454616                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1069862375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1309060000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1899529946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19356533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19356533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1938243013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38713066                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38772138                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77485204                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1938243013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58128671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19356533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2015728217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335424                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25427968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3002368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34841760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1037510180                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    487784637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1560136576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    596181223                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    905885754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1502066977                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34841760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1633691402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1393670391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3062203553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       303936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       305344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       303936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       303936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4749                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4771                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17953941                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        83173                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18037113                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17953941                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17953941                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17953941                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        83173                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18037113                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15057900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8674944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135546                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    886529221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       998308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1905409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             889492008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1429057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19356533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    487784637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3871307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            512441533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1429057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     19415605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1374313857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3871307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       998308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1905409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1401933542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      5140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    363298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466519250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              427737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235284                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135546                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235284                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7576625035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1175310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13747002535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32232.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58482.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219235                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126188                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135546                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    382                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.743329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.309610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.520786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          587      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          625      2.48%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          376      1.49%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          383      1.52%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          436      1.73%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.39%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          419      1.66%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          391      1.55%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21616     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     788.832215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1008.714940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     56.38%     56.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.34%     56.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.34%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           43     14.43%     71.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.34%     71.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.67%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           70     23.49%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.68%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      1.34%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.34%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     454.862416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    141.837422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    484.166302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     43.96%     43.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      4.36%     48.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      4.70%     53.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.34%     53.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.67%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.01%     55.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.01%     56.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.67%     56.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.67%     57.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.34%     57.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.67%     58.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.34%     58.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.68%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     38.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15043968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8675136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15057836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8674944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       888.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       512.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    889.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    512.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16928428750                       # Total gap between requests
system.mem_ctrls.avgGap                      45650.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14993536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59071.451424696344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 885689933.508435964584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 998307.529077368206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1901628.164263824699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1504668.010689865332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19356533.202844496816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 487720366.972531259060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3871306.640568899456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          378                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1539385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13704607075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19142400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21713675                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15067979630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5277389250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 325854522250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    955770375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76969.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58442.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72235.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43168.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39862379.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1030740.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2525534.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    933369.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11624055245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    915600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4389131005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21398867.351816                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    133990744.153172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1281875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9487418625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  11191607625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1434915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1434915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1434915                       # number of overall hits
system.cpu.icache.overall_hits::total         1434915                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4749                       # number of overall misses
system.cpu.icache.overall_misses::total          4749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    207746250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207746250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207746250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207746250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1439664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1439664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1439664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1439664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003299                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43745.262160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43745.262160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43745.262160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43745.262160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200471250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200471250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200471250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200471250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42213.360708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42213.360708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42213.360708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42213.360708                       # average overall mshr miss latency
system.cpu.icache.replacements                   4531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1434915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1434915                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207746250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207746250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1439664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1439664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43745.262160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43745.262160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200471250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200471250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42213.360708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42213.360708                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.889699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1496320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            330.240565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.889699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2884076                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2884076                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169569                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169569                       # number of overall hits
system.cpu.dcache.overall_hits::total          169569                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          674                       # number of overall misses
system.cpu.dcache.overall_misses::total           674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50976625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50976625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50976625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50976625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       170243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       170243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       170243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       170243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003959                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003959                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003959                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003959                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75632.974777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75632.974777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75632.974777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75632.974777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.dcache.writebacks::total               321                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39228625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39228625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39228625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39228625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12060625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12060625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003084                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003084                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74721.190476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74721.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74721.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74721.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.853881                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.853881                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28407375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28407375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       104341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74953.496042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74953.496042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26474625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26474625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12060625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12060625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75212.002841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75212.002841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.081227                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.081227                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22569250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22569250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76505.932203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76505.932203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12754000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12754000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73722.543353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73722.543353                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3866205625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3866205625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10450.644886                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10450.644886                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60011                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60011                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       309938                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       309938                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3724907319                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3724907319                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12018.233708                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12018.233708                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           487.306922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.097054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   487.306922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3641090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3641090                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20679026250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20679218750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    257                       # Simulator instruction rate (inst/s)
host_mem_usage                                8768880                       # Number of bytes of host memory used
host_op_rate                                      264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33143.26                       # Real time elapsed on the host
host_tick_rate                                 510778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8534245                       # Number of instructions simulated
sim_ops                                       8747207                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016929                       # Number of seconds simulated
sim_ticks                                 16928843750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.516620                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417023                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427643                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4834                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            432259                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4245                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5175                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              930                       # Number of indirect misses.
system.cpu.branchPred.lookups                  471105                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14401                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          754                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2890778                       # Number of instructions committed
system.cpu.committedOps                       2938345                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.175584                       # CPI: cycles per instruction
system.cpu.discardedOps                         11661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1610632                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94955                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           789783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2871068                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314903                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      523                       # number of quiesce instructions executed
system.cpu.numCycles                          9179909                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2023293     68.86%     68.86% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1343      0.05%     68.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                 102695      3.49%     72.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite                811013     27.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2938345                       # Class of committed instruction
system.cpu.quiesceCycles                     17906241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6308841                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1229                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        750237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              235335                       # Transaction distribution
system.membus.trans_dist::ReadResp             240438                       # Transaction distribution
system.membus.trans_dist::WriteReq             140089                       # Transaction distribution
system.membus.trans_dist::WriteResp            140089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          322                       # Transaction distribution
system.membus.trans_dist::WriteClean               57                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4732                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4749                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           354                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       369949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        369949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       741483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       752482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       739898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1506410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       303936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       303936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24055042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1120797                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001111                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033310                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1119552     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1245      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1120797                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1891555319                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11154875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13615671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2251125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9044450                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1441679740                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24666750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       506184                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       506184                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1495040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1617552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       984040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23920640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25753010                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2678361750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2168298541                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1414728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3871263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2903447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3871263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10645972                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3871263                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2903447                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6774710                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3871263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6774710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6774710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17420682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2903447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6774710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9678157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2903447                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       998296                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3901743                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2903447                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9678157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       998296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13579900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       234781                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        10280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       739898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       328680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23676396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454616                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454616    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454616                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1069862375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1309060000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1899508347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19356313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19356313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1938220973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38712626                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38771697                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77484323                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1938220973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58128010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19356313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2015705296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335424                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25427968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3002368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34841364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1037498382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    487779090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1560118836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    596174443                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    905875453                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1502049896                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34841364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1633672825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1393654543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3062168732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       303936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       305344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       303936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       303936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4749                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4771                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17953737                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        83172                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18036908                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17953737                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17953737                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17953737                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        83172                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18036908                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15058028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8675008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    886519140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       998296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1912948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             889489455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1432821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19356313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    487779090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3871263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            512439487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1432821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     19415384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1374298230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3871263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       998296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1912948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1401928942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      5140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    363298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466519250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              427742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135547                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135547                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7576625035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1175320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13747055035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32232.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58482.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126188                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135547                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    382                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.743329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.309610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.520786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          587      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          625      2.48%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          376      1.49%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          383      1.52%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          436      1.73%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.39%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          419      1.66%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          391      1.55%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21616     85.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     788.832215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1008.714940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     56.38%     56.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.34%     56.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.34%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           43     14.43%     71.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.34%     71.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.67%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           70     23.49%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.68%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      1.34%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.34%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     454.862416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    141.837422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    484.166302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     43.96%     43.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      4.36%     48.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      4.70%     53.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.34%     53.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.67%     54.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.01%     55.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.01%     56.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.67%     56.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.67%     57.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.34%     57.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.67%     58.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.34%     58.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.68%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     38.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15044096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8675136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15057964                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8675008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       888.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       512.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    889.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    512.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16928813750                       # Total gap between requests
system.mem_ctrls.avgGap                      45650.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14993536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59070.779715832636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 885679862.217406392097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 998296.177197571495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1909167.600415710825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1504650.900921688881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19356313.097284037620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 487714821.043226957321                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3871262.619456807617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1539385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13704607075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19142400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21766175                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15067979630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5277389250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 325854522250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    955770375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76969.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58442.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72235.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43101.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39757202.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1030740.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2525534.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    933369.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11624055245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    915600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4389323505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21398867.351816                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    133990744.153172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1281875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9487611125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  11191607625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1434930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1434930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1434930                       # number of overall hits
system.cpu.icache.overall_hits::total         1434930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4749                       # number of overall misses
system.cpu.icache.overall_misses::total          4749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    207788750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207788750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207788750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207788750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1439679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1439679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1439679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1439679                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003299                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43754.211413                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43754.211413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43754.211413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43754.211413                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200512500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42222.046747                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42222.046747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42222.046747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42222.046747                       # average overall mshr miss latency
system.cpu.icache.replacements                   4532                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1434930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1434930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207788750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207788750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1439679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1439679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43754.211413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43754.211413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42222.046747                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42222.046747                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.889723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3053237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            617.814043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.889723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2884107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2884107                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169573                       # number of overall hits
system.cpu.dcache.overall_hits::total          169573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          676                       # number of overall misses
system.cpu.dcache.overall_misses::total           676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51097250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51097250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51097250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51097250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       170249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       170249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       170249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       170249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75587.647929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75587.647929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75587.647929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75587.647929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.dcache.writebacks::total               322                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5475                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39346000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39346000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12060625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12060625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003095                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74660.341556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74660.341556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74660.341556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74660.341556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.853881                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.853881                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    522                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       103966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          103966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28528000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28528000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       104347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74876.640420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74876.640420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12060625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12060625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75118.644068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75118.644068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.081227                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.081227                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22569250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22569250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76505.932203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76505.932203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4921                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12754000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12754000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73722.543353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73722.543353                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       369949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3866205625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3866205625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10450.644886                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10450.644886                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60011                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60011                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       309938                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       309938                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3724907319                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3724907319                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12018.233708                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12018.233708                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           487.306623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              174399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.691346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   487.306623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3641116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3641116                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20679218750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
