

================================================================
== Vitis HLS Report for 'bgr2hsv_9_2160_3840_1_s'
================================================================
* Date:           Sun May  1 11:32:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  8294417|  19.998 ns|  27.645 ms|    6|  8294417|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |                                                                            |                                                                  |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min   |    max    | min |   max   |   Type  |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |grp_bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_fu_50  |bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2  |        2|  8294413|  6.666 ns|  27.645 ms|    2|  8294413|       no|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        5|     5|      854|     858|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      76|    -|
|Register             |        -|     -|      135|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        5|     5|      989|     936|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                  |                              Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_fu_50  |bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2  |        5|   2|  689|  809|    0|
    |mul_32ns_32ns_64_2_1_U77                                                    |mul_32ns_32ns_64_2_1                                              |        0|   3|  165|   49|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                       |                                                                  |        5|   5|  854|  858|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |ap_done               |   9|          2|    1|          2|
    |imgInput_499_read     |   9|          2|    1|          2|
    |p_src_mat_cols_blk_n  |   9|          2|    1|          2|
    |p_src_mat_rows_blk_n  |   9|          2|    1|          2|
    |rgb2hsv_4100_write    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  76|         16|    6|         16|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |   5|   0|    5|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |bound_reg_97                                                                             |  64|   0|   64|          0|
    |cols_reg_77                                                                              |  32|   0|   32|          0|
    |grp_bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_fu_50_ap_start_reg  |   1|   0|    1|          0|
    |rows_reg_82                                                                              |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 135|   0|  135|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>|  return value|
|p_src_mat_rows_dout     |   in|   32|     ap_fifo|             p_src_mat_rows|       pointer|
|p_src_mat_rows_empty_n  |   in|    1|     ap_fifo|             p_src_mat_rows|       pointer|
|p_src_mat_rows_read     |  out|    1|     ap_fifo|             p_src_mat_rows|       pointer|
|p_src_mat_cols_dout     |   in|   32|     ap_fifo|             p_src_mat_cols|       pointer|
|p_src_mat_cols_empty_n  |   in|    1|     ap_fifo|             p_src_mat_cols|       pointer|
|p_src_mat_cols_read     |  out|    1|     ap_fifo|             p_src_mat_cols|       pointer|
|imgInput_499_dout       |   in|   24|     ap_fifo|               imgInput_499|       pointer|
|imgInput_499_empty_n    |   in|    1|     ap_fifo|               imgInput_499|       pointer|
|imgInput_499_read       |  out|    1|     ap_fifo|               imgInput_499|       pointer|
|rgb2hsv_4100_din        |  out|   24|     ap_fifo|               rgb2hsv_4100|       pointer|
|rgb2hsv_4100_full_n     |   in|    1|     ap_fifo|               rgb2hsv_4100|       pointer|
|rgb2hsv_4100_write      |  out|    1|     ap_fifo|               rgb2hsv_4100|       pointer|
+------------------------+-----+-----+------------+---------------------------+--------------+

