<profile>

<section name = "Vivado HLS Report for 'shuffle_96_p'" level="0">
<item name = "Date">Sat Dec 15 03:40:54 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">naive</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.10, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16513, 16513, 16513, 16513, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16512, 16512, 86, -, -, 192, no</column>
<column name=" + Loop 1.1">84, 84, 14, -, -, 6, no</column>
<column name="  ++ Loop 1.1.1">12, 12, 2, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 403, 179</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 75</column>
<column name="Register">-, -, 95, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_14_fu_140_p2">+, 0, 29, 13, 1, 8</column>
<column name="h_14_fu_230_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_254_fu_244_p2">+, 0, 41, 17, 12, 12</column>
<column name="tmp_256_fu_275_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_258_fu_326_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_259_fu_337_p2">+, 0, 47, 19, 14, 14</column>
<column name="w_14_fu_312_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_249_fu_170_p2">-, 0, 41, 17, 12, 12</column>
<column name="tmp_253_fu_214_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_255_fu_269_p2">-, 0, 44, 18, 13, 13</column>
<column name="tmp_257_fu_300_p2">-, 0, 47, 19, 14, 14</column>
<column name="exitcond4_fu_224_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond5_fu_134_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="exitcond_fu_306_p2">icmp, 0, 0, 1, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="co_reg_85">9, 2, 8, 16</column>
<column name="h_reg_96">9, 2, 3, 6</column>
<column name="storemerge_phi_fu_121_p4">15, 3, 8, 24</column>
<column name="w_reg_107">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="co_14_reg_354">8, 0, 8, 0</column>
<column name="co_reg_85">8, 0, 8, 0</column>
<column name="h_14_reg_372">3, 0, 3, 0</column>
<column name="h_reg_96">3, 0, 3, 0</column>
<column name="output_V_addr_reg_400">13, 0, 13, 0</column>
<column name="tmp_246_reg_347">1, 0, 1, 0</column>
<column name="tmp_255_reg_377">12, 0, 13, 1</column>
<column name="tmp_257_reg_382">13, 0, 14, 1</column>
<column name="tmp_280_cast_reg_359">12, 0, 13, 1</column>
<column name="tmp_285_cast_reg_364">11, 0, 12, 1</column>
<column name="w_14_reg_390">3, 0, 3, 0</column>
<column name="w_reg_107">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, shuffle_96_p, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, shuffle_96_p, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, shuffle_96_p, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, shuffle_96_p, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, shuffle_96_p, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, shuffle_96_p, return value</column>
<column name="left_V_address0">out, 12, ap_memory, left_V, array</column>
<column name="left_V_ce0">out, 1, ap_memory, left_V, array</column>
<column name="left_V_q0">in, 8, ap_memory, left_V, array</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_96_4x4_p_V_address0">out, 12, ap_memory, buffer1_1_96_4x4_p_V, array</column>
<column name="buffer1_1_96_4x4_p_V_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V, array</column>
<column name="buffer1_1_96_4x4_p_V_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V, array</column>
</table>
</item>
</section>
</profile>
