\hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}{}\doxysection{APB1 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the APB1 peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}} 
\index{APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}!APB1 Peripheral Clock Enable Disable Status@{APB1 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

