

================================================================
== Vitis HLS Report for 'B_IO_L2_in_boundary_x1'
================================================================
* Date:           Sun Sep 18 13:59:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.963 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max    |    min   |    max    |   min  |    max    |   Type  |
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   100544|  280488128|  0.335 ms|  0.935 sec|  100544|  280488128|     none|
    +---------+-----------+----------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+-----------+-----------------+-----------+-----------+------+----------+
        |                                               |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+-----------+-----------------+-----------+-----------+------+----------+
        |- B_IO_L2_in_boundary_x1_loop_1                |     9272|  280396856|  2318 ~ 70099214|          -|          -|     4|        no|
        | + B_IO_L2_in_boundary_x1_loop_2               |     2316|   70099212|   386 ~ 11683202|          -|          -|     6|        no|
        |  ++ B_IO_L2_in_boundary_x1_loop_3             |      384|   11683200|        3 ~ 91275|          -|          -|   128|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_5           |        2|          2|                1|          -|          -|     2|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_6           |    91270|      91270|            45635|          -|          -|     2|        no|
        |    ++++ B_IO_L2_in_boundary_x1_loop_7         |    45632|      45632|             1426|          -|          -|    32|        no|
        |     +++++ B_IO_L2_in_boundary_x1_loop_8       |     1424|       1424|              178|          -|          -|     8|        no|
        |      ++++++ B_IO_L2_in_boundary_x1_loop_9     |      176|        176|               11|          -|          -|    16|        no|
        |       +++++++ B_IO_L2_in_boundary_x1_loop_10  |        8|          8|                1|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_12          |        2|          2|                1|          -|          -|     2|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_13          |    91270|      91270|            45635|          -|          -|     2|        no|
        |    ++++ B_IO_L2_in_boundary_x1_loop_14        |    45632|      45632|             1426|          -|          -|    32|        no|
        |     +++++ B_IO_L2_in_boundary_x1_loop_15      |     1424|       1424|              178|          -|          -|     8|        no|
        |      ++++++ B_IO_L2_in_boundary_x1_loop_16    |      176|        176|               11|          -|          -|    16|        no|
        |       +++++++ B_IO_L2_in_boundary_x1_loop_17  |        8|          8|                1|          -|          -|     8|        no|
        |- B_IO_L2_in_boundary_x1_loop_18               |    91270|      91270|            45635|          -|          -|     2|        no|
        | + B_IO_L2_in_boundary_x1_loop_19              |    45632|      45632|             1426|          -|          -|    32|        no|
        |  ++ B_IO_L2_in_boundary_x1_loop_20            |     1424|       1424|              178|          -|          -|     8|        no|
        |   +++ B_IO_L2_in_boundary_x1_loop_21          |      176|        176|               11|          -|          -|    16|        no|
        |    ++++ B_IO_L2_in_boundary_x1_loop_22        |        8|          8|                1|          -|          -|     8|        no|
        +-----------------------------------------------+---------+-----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 2 
4 --> 5 13 3 
5 --> 5 6 
6 --> 7 14 4 
7 --> 8 
8 --> 9 6 
9 --> 10 8 
10 --> 11 9 
11 --> 12 11 
12 --> 10 
13 --> 13 6 
14 --> 15 
15 --> 16 6 
16 --> 17 15 
17 --> 18 16 
18 --> 19 18 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 20 
23 --> 24 22 
24 --> 25 23 
25 --> 26 25 
26 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_7_x196, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_7_x116, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_7_x196, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_7_x116, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_B_ping_V_0 = alloca i64 1" [./dut.cpp:16571]   --->   Operation 31 'alloca' 'local_B_ping_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_B_pong_V_0 = alloca i64 1" [./dut.cpp:16572]   --->   Operation 32 'alloca' 'local_B_pong_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_34 = alloca i64 1" [./dut.cpp:16610]   --->   Operation 33 'alloca' 'data_split_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_split_V_33 = alloca i64 1" [./dut.cpp:16665]   --->   Operation 34 'alloca' 'data_split_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:16707]   --->   Operation 35 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln16582 = br void" [./dut.cpp:16582]   --->   Operation 36 'br' 'br_ln16582' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 37 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 38 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 40 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln16582 = br i1 %icmp_ln890, void %.split54, void %.preheader.preheader" [./dut.cpp:16582]   --->   Operation 42 'br' 'br_ln16582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln16582 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1753" [./dut.cpp:16582]   --->   Operation 43 'specloopname' 'specloopname_ln16582' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln16583 = br void" [./dut.cpp:16583]   --->   Operation 44 'br' 'br_ln16583' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 45 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_1318, void, i3 0, void %.split54"   --->   Operation 46 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%intra_trans_en_1 = phi i1 1, void, i1 %intra_trans_en, void %.split54"   --->   Operation 47 'phi' 'intra_trans_en_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.57ns)   --->   "%add_ln691_1318 = add i3 %c1_V, i3 1"   --->   Operation 48 'add' 'add_ln691_1318' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.49ns)   --->   "%icmp_ln890_1312 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 49 'icmp' 'icmp_ln890_1312' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln16583 = br i1 %icmp_ln890_1312, void %.split52, void" [./dut.cpp:16583]   --->   Operation 51 'br' 'br_ln16583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln16583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1754" [./dut.cpp:16583]   --->   Operation 52 'specloopname' 'specloopname_ln16583' <Predicate = (!icmp_ln890_1312)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1312)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_i_i579_cast = sub i6 41, i6 %p_shl"   --->   Operation 54 'sub' 'add_i_i579_cast' <Predicate = (!icmp_ln890_1312)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.61ns)   --->   "%cmp_i_i565 = icmp_ult  i6 %add_i_i579_cast, i6 7"   --->   Operation 55 'icmp' 'cmp_i_i565' <Predicate = (!icmp_ln890_1312)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln16584 = br void" [./dut.cpp:16584]   --->   Operation 56 'br' 'br_ln16584' <Predicate = (!icmp_ln890_1312)> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (icmp_ln890_1312)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%intra_trans_en_2 = phi i1 %intra_trans_en_1, void %.split52, i1 1, void %.loopexit949"   --->   Operation 58 'phi' 'intra_trans_en_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%arb_17 = phi i1 0, void %.split52, i1 %arb, void %.loopexit949"   --->   Operation 59 'phi' 'arb_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split52, i8 %c2_V_67, void %.loopexit949"   --->   Operation 60 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.70ns)   --->   "%c2_V_67 = add i8 %c2_V, i8 1"   --->   Operation 61 'add' 'c2_V_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln16584 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:16584]   --->   Operation 62 'icmp' 'icmp_ln16584' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln16584 = br i1 %icmp_ln16584, void %.split49, void" [./dut.cpp:16584]   --->   Operation 64 'br' 'br_ln16584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln16584 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1755" [./dut.cpp:16584]   --->   Operation 65 'specloopname' 'specloopname_ln16584' <Predicate = (!icmp_ln16584)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln16588 = br i1 %arb_17, void, void" [./dut.cpp:16588]   --->   Operation 66 'br' 'br_ln16588' <Predicate = (!icmp_ln16584)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln16592 = br i1 %cmp_i_i565, void %.preheader5.preheader, void %.loopexit" [./dut.cpp:16592]   --->   Operation 67 'br' 'br_ln16592' <Predicate = (!icmp_ln16584 & !arb_17)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 68 'br' 'br_ln890' <Predicate = (!icmp_ln16584 & !arb_17 & !cmp_i_i565)> <Delay = 0.38>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln16647 = br i1 %cmp_i_i565, void %.preheader2.preheader, void %.loopexit882" [./dut.cpp:16647]   --->   Operation 69 'br' 'br_ln16647' <Predicate = (!icmp_ln16584 & arb_17)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 70 'br' 'br_ln890' <Predicate = (!icmp_ln16584 & arb_17 & !cmp_i_i565)> <Delay = 0.38>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln16584)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.96>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V_45 = phi i2 %add_ln691_1322, void %.split37, i2 0, void %.preheader5.preheader"   --->   Operation 72 'phi' 'c4_V_45' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.43ns)   --->   "%add_ln691_1322 = add i2 %c4_V_45, i2 1"   --->   Operation 73 'add' 'add_ln691_1322' <Predicate = (!cmp_i_i565)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln890_146 = zext i2 %c4_V_45"   --->   Operation 74 'zext' 'zext_ln890_146' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.34ns)   --->   "%icmp_ln890_1317 = icmp_eq  i2 %c4_V_45, i2 2"   --->   Operation 75 'icmp' 'icmp_ln890_1317' <Predicate = (!cmp_i_i565)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln16596 = br i1 %icmp_ln890_1317, void %.split37, void %.loopexit.loopexit" [./dut.cpp:16596]   --->   Operation 77 'br' 'br_ln16596' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln16596 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1775" [./dut.cpp:16596]   --->   Operation 78 'specloopname' 'specloopname_ln16596' <Predicate = (!cmp_i_i565 & !icmp_ln890_1317)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_7_x116" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'tmp' <Predicate = (!cmp_i_i565 & !icmp_ln890_1317)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_146" [./dut.cpp:16604]   --->   Operation 80 'getelementptr' 'local_B_pong_V_0_addr' <Predicate = (!cmp_i_i565 & !icmp_ln890_1317)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.74ns)   --->   "%store_ln16604 = store i256 %tmp, i1 %local_B_pong_V_0_addr" [./dut.cpp:16604]   --->   Operation 81 'store' 'store_ln16604' <Predicate = (!cmp_i_i565 & !icmp_ln890_1317)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & !icmp_ln890_1317)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & icmp_ln890_1317)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16613 = br i1 %intra_trans_en_2, void %.loopexit949, void %.preheader3.preheader" [./dut.cpp:16613]   --->   Operation 84 'br' 'br_ln16613' <Predicate = (icmp_ln890_1317) | (cmp_i_i565)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 85 'br' 'br_ln890' <Predicate = (icmp_ln890_1317 & intra_trans_en_2) | (cmp_i_i565 & intra_trans_en_2)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.74>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%c5_V_94 = phi i2 %add_ln691_1327, void, i2 0, void %.preheader3.preheader"   --->   Operation 86 'phi' 'c5_V_94' <Predicate = (!arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.43ns)   --->   "%add_ln691_1327 = add i2 %c5_V_94, i2 1"   --->   Operation 87 'add' 'add_ln691_1327' <Predicate = (!arb_17 & intra_trans_en_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln890_148 = zext i2 %c5_V_94"   --->   Operation 88 'zext' 'zext_ln890_148' <Predicate = (!arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.34ns)   --->   "%icmp_ln890_1319 = icmp_eq  i2 %c5_V_94, i2 2"   --->   Operation 89 'icmp' 'icmp_ln890_1319' <Predicate = (!arb_17 & intra_trans_en_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln16614 = br i1 %icmp_ln890_1319, void %.split47, void %.loopexit949.loopexit69" [./dut.cpp:16614]   --->   Operation 91 'br' 'br_ln16614' <Predicate = (!arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_2 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_148"   --->   Operation 92 'getelementptr' 'local_B_ping_V_0_addr_2' <Predicate = (!arb_17 & intra_trans_en_2 & !icmp_ln890_1319)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (0.74ns)   --->   "%in_data_V_20 = load i1 %local_B_ping_V_0_addr_2"   --->   Operation 93 'load' 'in_data_V_20' <Predicate = (!arb_17 & intra_trans_en_2 & !icmp_ln890_1319)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit949"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!arb_17 & intra_trans_en_2 & icmp_ln890_1319)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%c5_V_93 = phi i2 %add_ln691_1326, void, i2 0, void %.preheader1.preheader"   --->   Operation 95 'phi' 'c5_V_93' <Predicate = (arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.43ns)   --->   "%add_ln691_1326 = add i2 %c5_V_93, i2 1"   --->   Operation 96 'add' 'add_ln691_1326' <Predicate = (arb_17 & intra_trans_en_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln890_147 = zext i2 %c5_V_93"   --->   Operation 97 'zext' 'zext_ln890_147' <Predicate = (arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.34ns)   --->   "%icmp_ln890_1318 = icmp_eq  i2 %c5_V_93, i2 2"   --->   Operation 98 'icmp' 'icmp_ln890_1318' <Predicate = (arb_17 & intra_trans_en_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln16669 = br i1 %icmp_ln890_1318, void %.split35, void %.loopexit949.loopexit" [./dut.cpp:16669]   --->   Operation 100 'br' 'br_ln16669' <Predicate = (arb_17 & intra_trans_en_2)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%local_B_pong_V_0_addr_1 = getelementptr i256 %local_B_pong_V_0, i64 0, i64 %zext_ln890_147"   --->   Operation 101 'getelementptr' 'local_B_pong_V_0_addr_1' <Predicate = (arb_17 & intra_trans_en_2 & !icmp_ln890_1318)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (0.74ns)   --->   "%in_data_V_19 = load i1 %local_B_pong_V_0_addr_1"   --->   Operation 102 'load' 'in_data_V_19' <Predicate = (arb_17 & intra_trans_en_2 & !icmp_ln890_1318)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit949"   --->   Operation 103 'br' 'br_ln0' <Predicate = (arb_17 & intra_trans_en_2 & icmp_ln890_1318)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_17, i1 1" [./dut.cpp:16700]   --->   Operation 104 'xor' 'arb' <Predicate = (!intra_trans_en_2) | (arb_17 & icmp_ln890_1318) | (!arb_17 & icmp_ln890_1319)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!intra_trans_en_2) | (arb_17 & icmp_ln890_1318) | (!arb_17 & icmp_ln890_1319)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.74>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln16614 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1756" [./dut.cpp:16614]   --->   Operation 106 'specloopname' 'specloopname_ln16614' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/2] (0.74ns)   --->   "%in_data_V_20 = load i1 %local_B_ping_V_0_addr_2"   --->   Operation 107 'load' 'in_data_V_20' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_7 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln16615 = br void" [./dut.cpp:16615]   --->   Operation 108 'br' 'br_ln16615' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%c6_V_122 = phi i6 %add_ln691_1329, void, i6 0, void %.split47"   --->   Operation 109 'phi' 'c6_V_122' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln691_1329 = add i6 %c6_V_122, i6 1"   --->   Operation 110 'add' 'add_ln691_1329' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.61ns)   --->   "%icmp_ln890_1321 = icmp_eq  i6 %c6_V_122, i6 32"   --->   Operation 111 'icmp' 'icmp_ln890_1321' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln16615 = br i1 %icmp_ln890_1321, void %.split45, void" [./dut.cpp:16615]   --->   Operation 113 'br' 'br_ln16615' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln16615 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1757" [./dut.cpp:16615]   --->   Operation 114 'specloopname' 'specloopname_ln16615' <Predicate = (!icmp_ln890_1321)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln16617 = br void" [./dut.cpp:16617]   --->   Operation 115 'br' 'br_ln16617' <Predicate = (!icmp_ln890_1321)> <Delay = 0.38>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln890_1321)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%c7_V_96 = phi i4 %add_ln691_1331, void, i4 0, void %.split45"   --->   Operation 117 'phi' 'c7_V_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.70ns)   --->   "%add_ln691_1331 = add i4 %c7_V_96, i4 1"   --->   Operation 118 'add' 'add_ln691_1331' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.65ns)   --->   "%icmp_ln890_1323 = icmp_eq  i4 %c7_V_96, i4 8"   --->   Operation 119 'icmp' 'icmp_ln890_1323' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln16617 = br i1 %icmp_ln890_1323, void %.split43, void" [./dut.cpp:16617]   --->   Operation 121 'br' 'br_ln16617' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln16617 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1758" [./dut.cpp:16617]   --->   Operation 122 'specloopname' 'specloopname_ln16617' <Predicate = (!icmp_ln890_1323)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V_96"   --->   Operation 123 'trunc' 'empty' <Predicate = (!icmp_ln890_1323)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %empty"   --->   Operation 124 'zext' 'idxprom' <Predicate = (!icmp_ln890_1323)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%data_split_V_34_addr = getelementptr i32 %data_split_V_34, i64 0, i64 %idxprom"   --->   Operation 125 'getelementptr' 'data_split_V_34_addr' <Predicate = (!icmp_ln890_1323)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.38ns)   --->   "%br_ln16619 = br void" [./dut.cpp:16619]   --->   Operation 126 'br' 'br_ln16619' <Predicate = (!icmp_ln890_1323)> <Delay = 0.38>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (icmp_ln890_1323)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.70>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%c8_V_16 = phi i5 %add_ln691_1334, void, i5 0, void %.split43"   --->   Operation 128 'phi' 'c8_V_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln691_1334 = add i5 %c8_V_16, i5 1"   --->   Operation 129 'add' 'add_ln691_1334' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.63ns)   --->   "%icmp_ln890_1325 = icmp_eq  i5 %c8_V_16, i5 16"   --->   Operation 130 'icmp' 'icmp_ln890_1325' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln16619 = br i1 %icmp_ln890_1325, void %.split41, void" [./dut.cpp:16619]   --->   Operation 132 'br' 'br_ln16619' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln16619 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1644" [./dut.cpp:16619]   --->   Operation 133 'specloopname' 'specloopname_ln16619' <Predicate = (!icmp_ln890_1325)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln16626 = br void" [./dut.cpp:16626]   --->   Operation 134 'br' 'br_ln16626' <Predicate = (!icmp_ln890_1325)> <Delay = 0.38>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 135 'br' 'br_ln0' <Predicate = (icmp_ln890_1325)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%n_V_66 = phi i4 %add_ln691_1335, void %.split39, i4 0, void %.split41"   --->   Operation 136 'phi' 'n_V_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %zext_ln1497_66, void %.split39, i256 %in_data_V_20, void %.split41"   --->   Operation 137 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln691_1335 = add i4 %n_V_66, i4 1"   --->   Operation 138 'add' 'add_ln691_1335' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln878_66 = zext i4 %n_V_66"   --->   Operation 139 'zext' 'zext_ln878_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.65ns)   --->   "%icmp_ln878_68 = icmp_eq  i4 %n_V_66, i4 8"   --->   Operation 140 'icmp' 'icmp_ln878_68' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln16626 = br i1 %icmp_ln878_68, void %.split39, void" [./dut.cpp:16626]   --->   Operation 142 'br' 'br_ln16626' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1808"   --->   Operation 143 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_68)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln674_55 = trunc i256 %p_Val2_s"   --->   Operation 144 'trunc' 'trunc_ln674_55' <Predicate = (!icmp_ln878_68)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%data_split_V_34_addr_1 = getelementptr i32 %data_split_V_34, i64 0, i64 %zext_ln878_66" [./dut.cpp:16627]   --->   Operation 145 'getelementptr' 'data_split_V_34_addr_1' <Predicate = (!icmp_ln878_68)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.69ns)   --->   "%store_ln16627 = store i32 %trunc_ln674_55, i3 %data_split_V_34_addr_1" [./dut.cpp:16627]   --->   Operation 146 'store' 'store_ln16627' <Predicate = (!icmp_ln878_68)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 147 'partselect' 'r' <Predicate = (!icmp_ln878_68)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1497_66 = zext i224 %r"   --->   Operation 148 'zext' 'zext_ln1497_66' <Predicate = (!icmp_ln878_68)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln878_68)> <Delay = 0.00>
ST_11 : Operation 150 [2/2] (0.69ns)   --->   "%u = load i3 %data_split_V_34_addr"   --->   Operation 150 'load' 'u' <Predicate = (icmp_ln878_68)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.91>
ST_12 : Operation 151 [1/2] (0.69ns)   --->   "%u = load i3 %data_split_V_34_addr"   --->   Operation 151 'load' 'u' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 152 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x196, i32 %u" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 153 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.96>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%c4_V = phi i2 %add_ln691_1321, void %.split25, i2 0, void %.preheader2.preheader"   --->   Operation 154 'phi' 'c4_V' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.43ns)   --->   "%add_ln691_1321 = add i2 %c4_V, i2 1"   --->   Operation 155 'add' 'add_ln691_1321' <Predicate = (!cmp_i_i565)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln890_145 = zext i2 %c4_V"   --->   Operation 156 'zext' 'zext_ln890_145' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.34ns)   --->   "%icmp_ln890_1316 = icmp_eq  i2 %c4_V, i2 2"   --->   Operation 157 'icmp' 'icmp_ln890_1316' <Predicate = (!cmp_i_i565)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln16651 = br i1 %icmp_ln890_1316, void %.split25, void %.loopexit882.loopexit" [./dut.cpp:16651]   --->   Operation 159 'br' 'br_ln16651' <Predicate = (!cmp_i_i565)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln16651 = specloopname void @_ssdm_op_SpecLoopName, void @empty_738" [./dut.cpp:16651]   --->   Operation 160 'specloopname' 'specloopname_ln16651' <Predicate = (!cmp_i_i565 & !icmp_ln890_1316)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (1.21ns)   --->   "%tmp_622 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_7_x116" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 161 'read' 'tmp_622' <Predicate = (!cmp_i_i565 & !icmp_ln890_1316)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr_1 = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890_145" [./dut.cpp:16659]   --->   Operation 162 'getelementptr' 'local_B_ping_V_0_addr_1' <Predicate = (!cmp_i_i565 & !icmp_ln890_1316)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.74ns)   --->   "%store_ln16659 = store i256 %tmp_622, i1 %local_B_ping_V_0_addr_1" [./dut.cpp:16659]   --->   Operation 163 'store' 'store_ln16659' <Predicate = (!cmp_i_i565 & !icmp_ln890_1316)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & !icmp_ln890_1316)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit882"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!cmp_i_i565 & icmp_ln890_1316)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln16668 = br i1 %intra_trans_en_2, void %.loopexit949, void %.preheader1.preheader" [./dut.cpp:16668]   --->   Operation 166 'br' 'br_ln16668' <Predicate = (icmp_ln890_1316) | (cmp_i_i565)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 167 'br' 'br_ln890' <Predicate = (intra_trans_en_2 & icmp_ln890_1316) | (cmp_i_i565 & intra_trans_en_2)> <Delay = 0.38>

State 14 <SV = 6> <Delay = 0.74>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln16669 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1666" [./dut.cpp:16669]   --->   Operation 168 'specloopname' 'specloopname_ln16669' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/2] (0.74ns)   --->   "%in_data_V_19 = load i1 %local_B_pong_V_0_addr_1"   --->   Operation 169 'load' 'in_data_V_19' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_14 : Operation 170 [1/1] (0.38ns)   --->   "%br_ln16670 = br void" [./dut.cpp:16670]   --->   Operation 170 'br' 'br_ln16670' <Predicate = true> <Delay = 0.38>

State 15 <SV = 7> <Delay = 0.70>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%c6_V_121 = phi i6 %add_ln691_1328, void, i6 0, void %.split35"   --->   Operation 171 'phi' 'c6_V_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.70ns)   --->   "%add_ln691_1328 = add i6 %c6_V_121, i6 1"   --->   Operation 172 'add' 'add_ln691_1328' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.61ns)   --->   "%icmp_ln890_1320 = icmp_eq  i6 %c6_V_121, i6 32"   --->   Operation 173 'icmp' 'icmp_ln890_1320' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln16670 = br i1 %icmp_ln890_1320, void %.split33, void" [./dut.cpp:16670]   --->   Operation 175 'br' 'br_ln16670' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln16670 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1140" [./dut.cpp:16670]   --->   Operation 176 'specloopname' 'specloopname_ln16670' <Predicate = (!icmp_ln890_1320)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln16672 = br void" [./dut.cpp:16672]   --->   Operation 177 'br' 'br_ln16672' <Predicate = (!icmp_ln890_1320)> <Delay = 0.38>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 178 'br' 'br_ln0' <Predicate = (icmp_ln890_1320)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.70>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%c7_V_95 = phi i4 %add_ln691_1330, void, i4 0, void %.split33"   --->   Operation 179 'phi' 'c7_V_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.70ns)   --->   "%add_ln691_1330 = add i4 %c7_V_95, i4 1"   --->   Operation 180 'add' 'add_ln691_1330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.65ns)   --->   "%icmp_ln890_1322 = icmp_eq  i4 %c7_V_95, i4 8"   --->   Operation 181 'icmp' 'icmp_ln890_1322' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln16672 = br i1 %icmp_ln890_1322, void %.split31, void" [./dut.cpp:16672]   --->   Operation 183 'br' 'br_ln16672' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln16672 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1062" [./dut.cpp:16672]   --->   Operation 184 'specloopname' 'specloopname_ln16672' <Predicate = (!icmp_ln890_1322)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%empty_2672 = trunc i4 %c7_V_95"   --->   Operation 185 'trunc' 'empty_2672' <Predicate = (!icmp_ln890_1322)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%idxprom114 = zext i3 %empty_2672"   --->   Operation 186 'zext' 'idxprom114' <Predicate = (!icmp_ln890_1322)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%data_split_V_33_addr = getelementptr i32 %data_split_V_33, i64 0, i64 %idxprom114"   --->   Operation 187 'getelementptr' 'data_split_V_33_addr' <Predicate = (!icmp_ln890_1322)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.38ns)   --->   "%br_ln16674 = br void" [./dut.cpp:16674]   --->   Operation 188 'br' 'br_ln16674' <Predicate = (!icmp_ln890_1322)> <Delay = 0.38>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 189 'br' 'br_ln0' <Predicate = (icmp_ln890_1322)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 0.70>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%c8_V_15 = phi i5 %add_ln691_1332, void, i5 0, void %.split31"   --->   Operation 190 'phi' 'c8_V_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln691_1332 = add i5 %c8_V_15, i5 1"   --->   Operation 191 'add' 'add_ln691_1332' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.63ns)   --->   "%icmp_ln890_1324 = icmp_eq  i5 %c8_V_15, i5 16"   --->   Operation 192 'icmp' 'icmp_ln890_1324' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln16674 = br i1 %icmp_ln890_1324, void %.split29, void" [./dut.cpp:16674]   --->   Operation 194 'br' 'br_ln16674' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln16674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_977" [./dut.cpp:16674]   --->   Operation 195 'specloopname' 'specloopname_ln16674' <Predicate = (!icmp_ln890_1324)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.38ns)   --->   "%br_ln16681 = br void" [./dut.cpp:16681]   --->   Operation 196 'br' 'br_ln16681' <Predicate = (!icmp_ln890_1324)> <Delay = 0.38>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 197 'br' 'br_ln0' <Predicate = (icmp_ln890_1324)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 1.35>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%n_V_65 = phi i4 %add_ln691_1333, void %.split27, i4 0, void %.split29"   --->   Operation 198 'phi' 'n_V_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_71 = phi i256 %zext_ln1497_65, void %.split27, i256 %in_data_V_19, void %.split29"   --->   Operation 199 'phi' 'p_Val2_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.70ns)   --->   "%add_ln691_1333 = add i4 %n_V_65, i4 1"   --->   Operation 200 'add' 'add_ln691_1333' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln878_65 = zext i4 %n_V_65"   --->   Operation 201 'zext' 'zext_ln878_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.65ns)   --->   "%icmp_ln878_67 = icmp_eq  i4 %n_V_65, i4 8"   --->   Operation 202 'icmp' 'icmp_ln878_67' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln16681 = br i1 %icmp_ln878_67, void %.split27, void" [./dut.cpp:16681]   --->   Operation 204 'br' 'br_ln16681' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_737"   --->   Operation 205 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln674_54 = trunc i256 %p_Val2_71"   --->   Operation 206 'trunc' 'trunc_ln674_54' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%data_split_V_33_addr_1 = getelementptr i32 %data_split_V_33, i64 0, i64 %zext_ln878_65" [./dut.cpp:16682]   --->   Operation 207 'getelementptr' 'data_split_V_33_addr_1' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.69ns)   --->   "%store_ln16682 = store i32 %trunc_ln674_54, i3 %data_split_V_33_addr_1" [./dut.cpp:16682]   --->   Operation 208 'store' 'store_ln16682' <Predicate = (!icmp_ln878_67)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%r_66 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_71, i32 32, i32 255"   --->   Operation 209 'partselect' 'r_66' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1497_65 = zext i224 %r_66"   --->   Operation 210 'zext' 'zext_ln1497_65' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!icmp_ln878_67)> <Delay = 0.00>
ST_18 : Operation 212 [2/2] (0.69ns)   --->   "%u_67 = load i3 %data_split_V_33_addr"   --->   Operation 212 'load' 'u_67' <Predicate = (icmp_ln878_67)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 11> <Delay = 1.91>
ST_19 : Operation 213 [1/2] (0.69ns)   --->   "%u_67 = load i3 %data_split_V_33_addr"   --->   Operation 213 'load' 'u_67' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 214 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x196, i32 %u_67" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 214 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.74>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_1317, void, i2 0, void %.preheader.preheader"   --->   Operation 216 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.43ns)   --->   "%add_ln691_1317 = add i2 %c5_V, i2 1"   --->   Operation 217 'add' 'add_ln691_1317' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %c5_V"   --->   Operation 218 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.34ns)   --->   "%icmp_ln890_1311 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 219 'icmp' 'icmp_ln890_1311' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln16711 = br i1 %icmp_ln890_1311, void %.split13, void %.loopexit945" [./dut.cpp:16711]   --->   Operation 221 'br' 'br_ln16711' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%local_B_ping_V_0_addr = getelementptr i256 %local_B_ping_V_0, i64 0, i64 %zext_ln890"   --->   Operation 222 'getelementptr' 'local_B_ping_V_0_addr' <Predicate = (!icmp_ln890_1311)> <Delay = 0.00>
ST_20 : Operation 223 [2/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 223 'load' 'in_data_V' <Predicate = (!icmp_ln890_1311)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln16776 = ret" [./dut.cpp:16776]   --->   Operation 224 'ret' 'ret_ln16776' <Predicate = (icmp_ln890_1311)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.74>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln16711 = specloopname void @_ssdm_op_SpecLoopName, void @empty_739" [./dut.cpp:16711]   --->   Operation 225 'specloopname' 'specloopname_ln16711' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/2] (0.74ns)   --->   "%in_data_V = load i1 %local_B_ping_V_0_addr"   --->   Operation 226 'load' 'in_data_V' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_21 : Operation 227 [1/1] (0.38ns)   --->   "%br_ln16712 = br void" [./dut.cpp:16712]   --->   Operation 227 'br' 'br_ln16712' <Predicate = true> <Delay = 0.38>

State 22 <SV = 4> <Delay = 0.70>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_1319, void, i6 0, void %.split13"   --->   Operation 228 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.70ns)   --->   "%add_ln691_1319 = add i6 %c6_V, i6 1"   --->   Operation 229 'add' 'add_ln691_1319' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [1/1] (0.61ns)   --->   "%icmp_ln890_1313 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 230 'icmp' 'icmp_ln890_1313' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln16712 = br i1 %icmp_ln890_1313, void %.split11, void" [./dut.cpp:16712]   --->   Operation 232 'br' 'br_ln16712' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln16712 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1503" [./dut.cpp:16712]   --->   Operation 233 'specloopname' 'specloopname_ln16712' <Predicate = (!icmp_ln890_1313)> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.38ns)   --->   "%br_ln16714 = br void" [./dut.cpp:16714]   --->   Operation 234 'br' 'br_ln16714' <Predicate = (!icmp_ln890_1313)> <Delay = 0.38>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 235 'br' 'br_ln0' <Predicate = (icmp_ln890_1313)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.70>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1320, void, i4 0, void %.split11"   --->   Operation 236 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.70ns)   --->   "%add_ln691_1320 = add i4 %c7_V, i4 1"   --->   Operation 237 'add' 'add_ln691_1320' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.65ns)   --->   "%icmp_ln890_1314 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 238 'icmp' 'icmp_ln890_1314' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln16714 = br i1 %icmp_ln890_1314, void %.split9, void" [./dut.cpp:16714]   --->   Operation 240 'br' 'br_ln16714' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln16714 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1243" [./dut.cpp:16714]   --->   Operation 241 'specloopname' 'specloopname_ln16714' <Predicate = (!icmp_ln890_1314)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%empty_2673 = trunc i4 %c7_V"   --->   Operation 242 'trunc' 'empty_2673' <Predicate = (!icmp_ln890_1314)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%idxprom169 = zext i3 %empty_2673"   --->   Operation 243 'zext' 'idxprom169' <Predicate = (!icmp_ln890_1314)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 %idxprom169"   --->   Operation 244 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_1314)> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.38ns)   --->   "%br_ln16716 = br void" [./dut.cpp:16716]   --->   Operation 245 'br' 'br_ln16716' <Predicate = (!icmp_ln890_1314)> <Delay = 0.38>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 246 'br' 'br_ln0' <Predicate = (icmp_ln890_1314)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.70>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1323, void, i5 0, void %.split9"   --->   Operation 247 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.70ns)   --->   "%add_ln691_1323 = add i5 %c8_V, i5 1"   --->   Operation 248 'add' 'add_ln691_1323' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.63ns)   --->   "%icmp_ln890_1315 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 249 'icmp' 'icmp_ln890_1315' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 250 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln16716 = br i1 %icmp_ln890_1315, void %.split7, void" [./dut.cpp:16716]   --->   Operation 251 'br' 'br_ln16716' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln16716 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1781" [./dut.cpp:16716]   --->   Operation 252 'specloopname' 'specloopname_ln16716' <Predicate = (!icmp_ln890_1315)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.38ns)   --->   "%br_ln16723 = br void" [./dut.cpp:16723]   --->   Operation 253 'br' 'br_ln16723' <Predicate = (!icmp_ln890_1315)> <Delay = 0.38>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 254 'br' 'br_ln0' <Predicate = (icmp_ln890_1315)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 1.35>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_1324, void %.split, i4 0, void %.split7"   --->   Operation 255 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%p_Val2_72 = phi i256 %zext_ln1497, void %.split, i256 %in_data_V, void %.split7"   --->   Operation 256 'phi' 'p_Val2_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.70ns)   --->   "%add_ln691_1324 = add i4 %n_V, i4 1"   --->   Operation 257 'add' 'add_ln691_1324' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 258 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 259 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln16723 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:16723]   --->   Operation 261 'br' 'br_ln16723' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1774"   --->   Operation 262 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i256 %p_Val2_72"   --->   Operation 263 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%data_split_V_addr_298 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:16724]   --->   Operation 264 'getelementptr' 'data_split_V_addr_298' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.69ns)   --->   "%store_ln16724 = store i32 %trunc_ln674, i3 %data_split_V_addr_298" [./dut.cpp:16724]   --->   Operation 265 'store' 'store_ln16724' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%r_67 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_72, i32 32, i32 255"   --->   Operation 266 'partselect' 'r_67' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r_67"   --->   Operation 267 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 269 [2/2] (0.69ns)   --->   "%u_68 = load i3 %data_split_V_addr"   --->   Operation 269 'load' 'u_68' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 26 <SV = 8> <Delay = 1.91>
ST_26 : Operation 270 [1/2] (0.69ns)   --->   "%u_68 = load i3 %data_split_V_addr"   --->   Operation 270 'load' 'u_68' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 271 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_7_x196, i32 %u_68" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 271 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 272 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0 ns)
	'add' operation ('add_ln691') [16]  (0.572 ns)

 <State 3>: 1.32ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1318') [24]  (0 ns)
	'sub' operation ('add_i_i579_cast') [33]  (0.706 ns)
	'icmp' operation ('cmp_i_i565') [34]  (0.619 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [39]  (0 ns)
	'add' operation ('c2.V') [40]  (0.705 ns)

 <State 5>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_7_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [60]  (1.22 ns)
	'store' operation ('store_ln16604', ./dut.cpp:16604) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_pong.V[0]', ./dut.cpp:16572 [62]  (0.746 ns)

 <State 6>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1326') [164]  (0 ns)
	'getelementptr' operation ('local_B_pong_V_0_addr_1') [172]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_pong.V[0]', ./dut.cpp:16572 [173]  (0.746 ns)

 <State 7>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:16571 [80]  (0.746 ns)

 <State 8>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1329') [83]  (0 ns)
	'add' operation ('add_ln691_1329') [84]  (0.706 ns)

 <State 9>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1331') [92]  (0 ns)
	'add' operation ('add_ln691_1331') [93]  (0.708 ns)

 <State 10>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1334') [104]  (0 ns)
	'add' operation ('add_ln691_1334') [105]  (0.707 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1335') [113]  (0 ns)
	'add' operation ('add_ln691_1335') [115]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 12>: 1.92ns
The critical path consists of the following:
	'load' operation ('u') on array 'data_split.V', ./dut.cpp:16610 [129]  (0.699 ns)
	fifo write on port 'fifo_B_PE_0_7_x196' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [130]  (1.22 ns)

 <State 13>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_B_B_IO_L2_in_7_x116' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [153]  (1.22 ns)
	'store' operation ('store_ln16659', ./dut.cpp:16659) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_B_ping.V[0]', ./dut.cpp:16571 [155]  (0.746 ns)

 <State 14>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_pong.V[0]', ./dut.cpp:16572 [173]  (0.746 ns)

 <State 15>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1328') [176]  (0 ns)
	'add' operation ('add_ln691_1328') [177]  (0.706 ns)

 <State 16>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1330') [185]  (0 ns)
	'add' operation ('add_ln691_1330') [186]  (0.708 ns)

 <State 17>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1332') [197]  (0 ns)
	'add' operation ('add_ln691_1332') [198]  (0.707 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1333') [206]  (0 ns)
	'add' operation ('add_ln691_1333') [208]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 19>: 1.92ns
The critical path consists of the following:
	'load' operation ('u') on array 'data_split.V', ./dut.cpp:16665 [222]  (0.699 ns)
	fifo write on port 'fifo_B_PE_0_7_x196' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [223]  (1.22 ns)

 <State 20>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1317') [243]  (0 ns)
	'getelementptr' operation ('local_B_ping_V_0_addr') [251]  (0 ns)
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:16571 [252]  (0.746 ns)

 <State 21>: 0.746ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B_ping.V[0]', ./dut.cpp:16571 [252]  (0.746 ns)

 <State 22>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1319') [255]  (0 ns)
	'add' operation ('add_ln691_1319') [256]  (0.706 ns)

 <State 23>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1320') [264]  (0 ns)
	'add' operation ('add_ln691_1320') [265]  (0.708 ns)

 <State 24>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1323') [276]  (0 ns)
	'add' operation ('add_ln691_1323') [277]  (0.707 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1324') [285]  (0 ns)
	'add' operation ('add_ln691_1324') [287]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 26>: 1.92ns
The critical path consists of the following:
	'load' operation ('u') on array 'data_split.V', ./dut.cpp:16707 [301]  (0.699 ns)
	fifo write on port 'fifo_B_PE_0_7_x196' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [302]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
