Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8af8ee2bd9ed486692be214c23c7e662 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture ssd of entity xil_defaultlib.seven_segment_display [seven_segment_display_default]
Compiling architecture ssd of entity xil_defaultlib.digit_display [digit_display_default]
Compiling architecture arch of entity xil_defaultlib.display [display_default]
Compiling architecture behavior of entity xil_defaultlib.display_tb
Built simulation snapshot display_tb_behav
