{"vcs1":{"timestamp_begin":1731835676.558036748, "rt":2.14, "ut":0.35, "st":0.26}}
{"vcselab":{"timestamp_begin":1731835678.781185543, "rt":1.53, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1731835680.389087016, "rt":0.34, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731835675.915573103}
{"VCS_COMP_START_TIME": 1731835675.915573103}
{"VCS_COMP_END_TIME": 1731835688.230354120}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 223436}}
