<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    </ul>
  </div>
<h1>cpu.cc</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* MIPS R3000 CPU emulation.</span>
<a name="l00002"></a>00002 <span class="comment">   Copyright 2001, 2002, 2003 Brian R. Gaeke.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">This file is part of VMIPS.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">VMIPS is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">under the terms of the GNU General Public License as published by the</span>
<a name="l00008"></a>00008 <span class="comment">Free Software Foundation; either version 2 of the License, or (at your</span>
<a name="l00009"></a>00009 <span class="comment">option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">VMIPS is distributed in the hope that it will be useful, but</span>
<a name="l00012"></a>00012 <span class="comment">WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</span>
<a name="l00013"></a>00013 <span class="comment">or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<a name="l00014"></a>00014 <span class="comment">for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">You should have received a copy of the GNU General Public License along</span>
<a name="l00017"></a>00017 <span class="comment">with VMIPS; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00018"></a>00018 <span class="comment">59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#include &quot;cpu.h&quot;</span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &quot;cpzero.h&quot;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &quot;debug.h&quot;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;mapper.h&quot;</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &quot;vmips.h&quot;</span>
<a name="l00025"></a>00025 <span class="preprocessor">#include &quot;options.h&quot;</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &quot;excnames.h&quot;</span>
<a name="l00027"></a>00027 <span class="preprocessor">#include &quot;cpzeroreg.h&quot;</span>
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;error.h&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;remotegdb.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;stub-dis.h&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;string.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="comment">/* certain fixed register numbers which are handy to know */</span>
<a name="l00034"></a>00034 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> reg_zero = 0;  <span class="comment">/* always zero */</span>
<a name="l00035"></a>00035 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> reg_sp = 29;   <span class="comment">/* stack pointer */</span>
<a name="l00036"></a>00036 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> reg_ra = 31;   <span class="comment">/* return address */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="comment">/* pointer to CPU method returning void and taking two uint32&#39;s */</span>
<a name="l00039"></a>00039 <span class="keyword">typedef</span> void (<a class="code" href="classCPU.html">CPU</a>::*emulate_funptr)(uint32, uint32);
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="keywordtype">char</span> *<span class="keyword">const</span>
<a name="l00042"></a>00042 CPU::strdelaystate(<span class="keyword">const</span> <span class="keywordtype">int</span> state)
<a name="l00043"></a>00043 {
<a name="l00044"></a>00044         <span class="keyword">static</span> <span class="keywordtype">char</span> *statestr[] = { <span class="stringliteral">&quot;NORMAL&quot;</span>, <span class="stringliteral">&quot;DELAYING&quot;</span>, <span class="stringliteral">&quot;DELAYSLOT&quot;</span> };
<a name="l00045"></a>00045 
<a name="l00046"></a>00046         <span class="keywordflow">return</span> statestr[state];
<a name="l00047"></a>00047 }
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 CPU::CPU (<a class="code" href="classMapper.html">Mapper</a> &amp;m, <a class="code" href="classIntCtrl.html">IntCtrl</a> &amp;i)
<a name="l00050"></a>00050   : tracing (false), last_epc (0), last_prio (0), mem (&amp;m),
<a name="l00051"></a>00051     cpzero (new <a class="code" href="classCPZero.html">CPZero</a> (this, &amp;i)), delay_state (NORMAL)
<a name="l00052"></a>00052 {
<a name="l00053"></a>00053         reg[reg_zero] = 0;
<a name="l00054"></a>00054         opt_excmsg = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;excmsg&quot;</span>)-&gt;flag;
<a name="l00055"></a>00055         opt_reportirq = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;reportirq&quot;</span>)-&gt;flag;
<a name="l00056"></a>00056         opt_excpriomsg = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;excpriomsg&quot;</span>)-&gt;flag;
<a name="l00057"></a>00057         opt_haltbreak = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;haltbreak&quot;</span>)-&gt;flag,
<a name="l00058"></a>00058         opt_haltibe = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;haltibe&quot;</span>)-&gt;flag;
<a name="l00059"></a>00059         opt_instdump = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;instdump&quot;</span>)-&gt;flag;
<a name="l00060"></a>00060         opt_tracing = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;tracing&quot;</span>)-&gt;flag;
<a name="l00061"></a>00061         opt_tracesize = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;tracesize&quot;</span>)-&gt;num;
<a name="l00062"></a>00062         opt_tracestartpc = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;tracestartpc&quot;</span>)-&gt;num;
<a name="l00063"></a>00063         opt_traceendpc = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;traceendpc&quot;</span>)-&gt;num;
<a name="l00064"></a>00064         opt_bigendian = machine-&gt;opt-&gt;option(<span class="stringliteral">&quot;bigendian&quot;</span>)-&gt;flag;
<a name="l00065"></a>00065 }
<a name="l00066"></a>00066 
<a name="l00067"></a>00067 <span class="keywordtype">void</span>
<a name="l00068"></a>00068 CPU::reset(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070 <span class="preprocessor">#ifdef INTENTIONAL_CONFUSION</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>        <span class="keywordtype">int</span> r;
<a name="l00072"></a>00072         <span class="keywordflow">for</span> (r = 0; r &lt; CPU_REG_NUMBER; r++) {
<a name="l00073"></a>00073                 reg[r] = random();
<a name="l00074"></a>00074         }
<a name="l00075"></a>00075 <span class="preprocessor">#endif </span><span class="comment">/* INTENTIONAL_CONFUSION */</span>
<a name="l00076"></a>00076         reg[reg_zero] = 0;
<a name="l00077"></a>00077         pc = 0xbfc00000;
<a name="l00078"></a>00078         cpzero-&gt;reset();
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 <span class="keywordtype">void</span>
<a name="l00082"></a>00082 CPU::dump_regs(FILE *f)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084         <span class="keywordtype">int</span> i;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086         fprintf(f,<span class="stringliteral">&quot;Reg Dump: [ PC=%08x  LastInstr=%08x  HI=%08x  LO=%08x\n&quot;</span>,
<a name="l00087"></a>00087                 pc,instr,hi,lo);
<a name="l00088"></a>00088         fprintf(f,<span class="stringliteral">&quot;            DelayState=%s  DelayPC=%08x  NextEPC=%08x\n&quot;</span>,
<a name="l00089"></a>00089                 strdelaystate(delay_state), delay_pc, next_epc);
<a name="l00090"></a>00090         <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++) {
<a name="l00091"></a>00091                 fprintf(f,<span class="stringliteral">&quot; R%02d=%08x &quot;</span>,i,reg[i]);
<a name="l00092"></a>00092                 <span class="keywordflow">if</span> (i % 5 == 4) {
<a name="l00093"></a>00093                         fputc(<span class="charliteral">&#39;\n&#39;</span>,f);
<a name="l00094"></a>00094                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i == 31) {
<a name="l00095"></a>00095                         fprintf(f, <span class="stringliteral">&quot; ]\n&quot;</span>);
<a name="l00096"></a>00096                 }
<a name="l00097"></a>00097         }
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="keywordtype">void</span>
<a name="l00101"></a>00101 CPU::dump_regs_and_stack(FILE *f)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103         uint32 stackphys;
<a name="l00104"></a>00104 
<a name="l00105"></a>00105         dump_regs(f);
<a name="l00106"></a>00106         <span class="keywordflow">if</span> (cpzero-&gt;debug_tlb_translate(reg[reg_sp], &amp;stackphys)) {
<a name="l00107"></a>00107                 mem-&gt;dump_stack(f, stackphys);
<a name="l00108"></a>00108         } <span class="keywordflow">else</span> {
<a name="l00109"></a>00109                 fprintf(f, <span class="stringliteral">&quot;Stack: (not mapped in TLB)\n&quot;</span>);
<a name="l00110"></a>00110         }
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 <span class="keywordtype">void</span>
<a name="l00114"></a>00114 CPU::cpzero_dump_regs_and_tlb(FILE *f)
<a name="l00115"></a>00115 {
<a name="l00116"></a>00116         cpzero-&gt;dump_regs_and_tlb(f);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="comment">/* Instruction decoding */</span>
<a name="l00120"></a>00120 uint16
<a name="l00121"></a>00121 CPU::opcode(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00122"></a>00122 <span class="keyword"></span>{
<a name="l00123"></a>00123         <span class="keywordflow">return</span> (i &gt;&gt; 26) &amp; 0x03f;
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 uint16
<a name="l00127"></a>00127 CPU::rs(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00128"></a>00128 <span class="keyword"></span>{
<a name="l00129"></a>00129         <span class="keywordflow">return</span> (i &gt;&gt; 21) &amp; 0x01f;
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 uint16
<a name="l00133"></a>00133 CPU::rt(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00134"></a>00134 <span class="keyword"></span>{
<a name="l00135"></a>00135         <span class="keywordflow">return</span> (i &gt;&gt; 16) &amp; 0x01f;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 uint16
<a name="l00139"></a>00139 CPU::rd(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00140"></a>00140 <span class="keyword"></span>{
<a name="l00141"></a>00141         <span class="keywordflow">return</span> (i &gt;&gt; 11) &amp; 0x01f;
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 uint16
<a name="l00145"></a>00145 CPU::immed(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00146"></a>00146 <span class="keyword"></span>{
<a name="l00147"></a>00147         <span class="keywordflow">return</span> i &amp; 0x0ffff;
<a name="l00148"></a>00148 }
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="keywordtype">short</span>
<a name="l00151"></a>00151 CPU::s_immed(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00152"></a>00152 <span class="keyword"></span>{
<a name="l00153"></a>00153         <span class="keywordflow">return</span> i &amp; 0x0ffff;
<a name="l00154"></a>00154 }
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 uint16
<a name="l00157"></a>00157 CPU::shamt(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00158"></a>00158 <span class="keyword"></span>{
<a name="l00159"></a>00159         <span class="keywordflow">return</span> (i &gt;&gt; 6) &amp; 0x01f;
<a name="l00160"></a>00160 }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 uint16
<a name="l00163"></a>00163 CPU::funct(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00164"></a>00164 <span class="keyword"></span>{
<a name="l00165"></a>00165         <span class="keywordflow">return</span> i &amp; 0x03f;
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 uint32
<a name="l00169"></a>00169 CPU::jumptarg(<span class="keyword">const</span> uint32 i)<span class="keyword"> const</span>
<a name="l00170"></a>00170 <span class="keyword"></span>{
<a name="l00171"></a>00171         <span class="keywordflow">return</span> i &amp; 0x03ffffff;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 
<a name="l00174"></a>00174 <span class="comment">/* exception handling */</span>
<a name="l00175"></a>00175 <span class="keywordtype">char</span> *<span class="keyword">const</span>
<a name="l00176"></a>00176 CPU::strexccode(<span class="keyword">const</span> uint16 excCode)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178         <span class="keywordtype">char</span> *<span class="keyword">const</span> exception_strs[] =
<a name="l00179"></a>00179         {
<a name="l00180"></a>00180                 <span class="comment">/* 0 */</span> <span class="stringliteral">&quot;Interrupt&quot;</span>,
<a name="l00181"></a>00181                 <span class="comment">/* 1 */</span> <span class="stringliteral">&quot;TLB modification exception&quot;</span>,
<a name="l00182"></a>00182                 <span class="comment">/* 2 */</span> <span class="stringliteral">&quot;TLB exception (load or instr fetch)&quot;</span>,
<a name="l00183"></a>00183                 <span class="comment">/* 3 */</span> <span class="stringliteral">&quot;TLB exception (store)&quot;</span>,
<a name="l00184"></a>00184                 <span class="comment">/* 4 */</span> <span class="stringliteral">&quot;Address error exception (load or instr fetch)&quot;</span>,
<a name="l00185"></a>00185                 <span class="comment">/* 5 */</span> <span class="stringliteral">&quot;Address error exception (store)&quot;</span>,
<a name="l00186"></a>00186                 <span class="comment">/* 6 */</span> <span class="stringliteral">&quot;Instruction bus error&quot;</span>,
<a name="l00187"></a>00187                 <span class="comment">/* 7 */</span> <span class="stringliteral">&quot;Data (load or store) bus error&quot;</span>,
<a name="l00188"></a>00188                 <span class="comment">/* 8 */</span> <span class="stringliteral">&quot;SYSCALL exception&quot;</span>,
<a name="l00189"></a>00189                 <span class="comment">/* 9 */</span> <span class="stringliteral">&quot;Breakpoint32 exception (BREAK instr)&quot;</span>,
<a name="l00190"></a>00190                 <span class="comment">/* 10 */</span> <span class="stringliteral">&quot;Reserved instr exception&quot;</span>,
<a name="l00191"></a>00191                 <span class="comment">/* 11 */</span> <span class="stringliteral">&quot;Coprocessor Unusable&quot;</span>,
<a name="l00192"></a>00192                 <span class="comment">/* 12 */</span> <span class="stringliteral">&quot;Arithmetic Overflow&quot;</span>,
<a name="l00193"></a>00193                 <span class="comment">/* 13 */</span> <span class="stringliteral">&quot;Trap (R4k/R6k only)&quot;</span>,
<a name="l00194"></a>00194                 <span class="comment">/* 14 */</span> <span class="stringliteral">&quot;LDCz or SDCz to uncached address (R6k)&quot;</span>,
<a name="l00195"></a>00195                 <span class="comment">/* 14 */</span> <span class="stringliteral">&quot;Virtual Coherency Exception (instr) (R4k)&quot;</span>,
<a name="l00196"></a>00196                 <span class="comment">/* 15 */</span> <span class="stringliteral">&quot;Machine check exception (R6k)&quot;</span>,
<a name="l00197"></a>00197                 <span class="comment">/* 15 */</span> <span class="stringliteral">&quot;Floating-point32 exception (R4k)&quot;</span>,
<a name="l00198"></a>00198                 <span class="comment">/* 16 */</span> <span class="stringliteral">&quot;Exception 16 (reserved)&quot;</span>,
<a name="l00199"></a>00199                 <span class="comment">/* 17 */</span> <span class="stringliteral">&quot;Exception 17 (reserved)&quot;</span>,
<a name="l00200"></a>00200                 <span class="comment">/* 18 */</span> <span class="stringliteral">&quot;Exception 18 (reserved)&quot;</span>,
<a name="l00201"></a>00201                 <span class="comment">/* 19 */</span> <span class="stringliteral">&quot;Exception 19 (reserved)&quot;</span>,
<a name="l00202"></a>00202                 <span class="comment">/* 20 */</span> <span class="stringliteral">&quot;Exception 20 (reserved)&quot;</span>,
<a name="l00203"></a>00203                 <span class="comment">/* 21 */</span> <span class="stringliteral">&quot;Exception 21 (reserved)&quot;</span>,
<a name="l00204"></a>00204                 <span class="comment">/* 22 */</span> <span class="stringliteral">&quot;Exception 22 (reserved)&quot;</span>,
<a name="l00205"></a>00205                 <span class="comment">/* 23 */</span> <span class="stringliteral">&quot;Reference to WatchHi/WatchLo address detected (R4k)&quot;</span>,
<a name="l00206"></a>00206                 <span class="comment">/* 24 */</span> <span class="stringliteral">&quot;Exception 24 (reserved)&quot;</span>,
<a name="l00207"></a>00207                 <span class="comment">/* 25 */</span> <span class="stringliteral">&quot;Exception 25 (reserved)&quot;</span>,
<a name="l00208"></a>00208                 <span class="comment">/* 26 */</span> <span class="stringliteral">&quot;Exception 26 (reserved)&quot;</span>,
<a name="l00209"></a>00209                 <span class="comment">/* 27 */</span> <span class="stringliteral">&quot;Exception 27 (reserved)&quot;</span>,
<a name="l00210"></a>00210                 <span class="comment">/* 28 */</span> <span class="stringliteral">&quot;Exception 28 (reserved)&quot;</span>,
<a name="l00211"></a>00211                 <span class="comment">/* 29 */</span> <span class="stringliteral">&quot;Exception 29 (reserved)&quot;</span>,
<a name="l00212"></a>00212                 <span class="comment">/* 30 */</span> <span class="stringliteral">&quot;Exception 30 (reserved)&quot;</span>,
<a name="l00213"></a>00213                 <span class="comment">/* 31 */</span> <span class="stringliteral">&quot;Virtual Coherency Exception (data) (R4k)&quot;</span>
<a name="l00214"></a>00214         };
<a name="l00215"></a>00215 
<a name="l00216"></a>00216         <span class="keywordflow">return</span> exception_strs[excCode];
<a name="l00217"></a>00217 }
<a name="l00218"></a>00218 
<a name="l00219"></a>00219 <span class="keywordtype">char</span> *<span class="keyword">const</span>
<a name="l00220"></a>00220 CPU::strmemmode(<span class="keyword">const</span> <span class="keywordtype">int</span> memmode)
<a name="l00221"></a>00221 {
<a name="l00222"></a>00222         <span class="keywordtype">char</span> *<span class="keyword">const</span> memmode_strs[] =
<a name="l00223"></a>00223         {
<a name="l00224"></a>00224                 <span class="stringliteral">&quot;instruction fetch&quot;</span>, <span class="comment">/* INSTFETCH */</span>
<a name="l00225"></a>00225                 <span class="stringliteral">&quot;data load&quot;</span>, <span class="comment">/* DATALOAD */</span>
<a name="l00226"></a>00226                 <span class="stringliteral">&quot;data store&quot;</span>, <span class="comment">/* DATASTORE */</span>
<a name="l00227"></a>00227                 <span class="stringliteral">&quot;not applicable&quot;</span> <span class="comment">/* ANY */</span>
<a name="l00228"></a>00228         };
<a name="l00229"></a>00229 
<a name="l00230"></a>00230         <span class="keywordflow">return</span> memmode_strs[memmode];
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 <span class="keywordtype">int</span>
<a name="l00234"></a>00234 CPU::exception_priority(uint16 excCode, <span class="keywordtype">int</span> mode)
<a name="l00235"></a>00235 {
<a name="l00236"></a>00236         <span class="comment">/* See doc/excprio for an explanation of this table. */</span>
<a name="l00237"></a>00237         <span class="keyword">struct </span><a class="code" href="structexcPriority.html">excPriority</a> *p, prio[] = {
<a name="l00238"></a>00238                 {1, AdEL, INSTFETCH},
<a name="l00239"></a>00239                 {2, TLBL, INSTFETCH}, {2, TLBS, INSTFETCH},
<a name="l00240"></a>00240                 {3, IBE, ANY},
<a name="l00241"></a>00241                 {4, Ov, ANY}, {4, Tr, ANY}, {4, Sys, ANY},
<a name="l00242"></a>00242                 {4, Bp, ANY}, {4, RI, ANY}, {4, CpU, ANY},
<a name="l00243"></a>00243                 {5, AdEL, DATALOAD}, {5, AdES, ANY},
<a name="l00244"></a>00244                 {6, TLBL, DATALOAD}, {6, TLBS, DATALOAD},
<a name="l00245"></a>00245                 {6, TLBL, DATASTORE}, {6, TLBS, DATASTORE},
<a name="l00246"></a>00246                 {7, Mod, ANY},
<a name="l00247"></a>00247                 {8, DBE, ANY},
<a name="l00248"></a>00248                 {9, Int, ANY},
<a name="l00249"></a>00249                 {0, ANY, ANY} <span class="comment">/* catch-all */</span>
<a name="l00250"></a>00250         };
<a name="l00251"></a>00251 
<a name="l00252"></a>00252         <span class="keywordflow">for</span> (p = prio; p-&gt;priority != 0; p++) {
<a name="l00253"></a>00253                 <span class="keywordflow">if</span> (excCode == p-&gt;excCode || p-&gt;excCode == ANY) {
<a name="l00254"></a>00254                         <span class="keywordflow">if</span> (mode == p-&gt;mode || p-&gt;mode == ANY) {
<a name="l00255"></a>00255                                 <span class="keywordflow">return</span> p-&gt;priority;
<a name="l00256"></a>00256                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (opt_excpriomsg) {
<a name="l00257"></a>00257                                 fprintf(stderr,
<a name="l00258"></a>00258                                         <span class="stringliteral">&quot;exception code matches but mode %d != table %d\n&quot;</span>,
<a name="l00259"></a>00259                                         mode,p-&gt;mode);
<a name="l00260"></a>00260                         }
<a name="l00261"></a>00261                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (opt_excpriomsg) {
<a name="l00262"></a>00262                         fprintf(stderr, <span class="stringliteral">&quot;exception code %d != table %d\n&quot;</span>, excCode,
<a name="l00263"></a>00263                                 p-&gt;excCode);
<a name="l00264"></a>00264                 }
<a name="l00265"></a>00265         }
<a name="l00266"></a>00266         <span class="keywordflow">return</span> 0;
<a name="l00267"></a>00267 }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="keywordtype">void</span>
<a name="l00270"></a>00270 CPU::exception(uint16 excCode, <span class="keywordtype">int</span> mode <span class="comment">/* = ANY */</span>, <span class="keywordtype">int</span> coprocno <span class="comment">/* = -1 */</span>)
<a name="l00271"></a>00271 {
<a name="l00272"></a>00272         <span class="keywordtype">int</span> prio;
<a name="l00273"></a>00273         uint32 base, vector, epc;
<a name="l00274"></a>00274         <span class="keywordtype">bool</span> delaying = (delay_state == DELAYSLOT);
<a name="l00275"></a>00275 
<a name="l00276"></a>00276         <span class="keywordflow">if</span> (opt_haltbreak) {
<a name="l00277"></a>00277                 <span class="keywordflow">if</span> (excCode == Bp) {
<a name="l00278"></a>00278                         fprintf(stderr,<span class="stringliteral">&quot;* BREAK instruction reached -- HALTING *\n&quot;</span>);
<a name="l00279"></a>00279                         machine-&gt;halt();
<a name="l00280"></a>00280                 }
<a name="l00281"></a>00281         }
<a name="l00282"></a>00282         <span class="keywordflow">if</span> (opt_haltibe) {
<a name="l00283"></a>00283                 <span class="keywordflow">if</span> (excCode == IBE) {
<a name="l00284"></a>00284                         fprintf(stderr,<span class="stringliteral">&quot;* Instruction bus error occurred -- HALTING *\n&quot;</span>);
<a name="l00285"></a>00285                         machine-&gt;halt();
<a name="l00286"></a>00286                 }
<a name="l00287"></a>00287         }
<a name="l00288"></a>00288 
<a name="l00289"></a>00289         <span class="comment">/* step() ensures that next_epc will always contain the correct</span>
<a name="l00290"></a>00290 <span class="comment">         * EPC whenever exception() is called.</span>
<a name="l00291"></a>00291 <span class="comment">         */</span>
<a name="l00292"></a>00292         epc = next_epc;
<a name="l00293"></a>00293 
<a name="l00294"></a>00294         <span class="comment">/* Prioritize exception -- if the last exception to occur _also_ was</span>
<a name="l00295"></a>00295 <span class="comment">         * caused by this EPC, only report this exception if it has a higher</span>
<a name="l00296"></a>00296 <span class="comment">         * priority.  Otherwise, exception handling terminates here,</span>
<a name="l00297"></a>00297 <span class="comment">         * because only one exception will be reported per instruction</span>
<a name="l00298"></a>00298 <span class="comment">         * (as per MIPS RISC Architecture, p. 6-35). Note that this only</span>
<a name="l00299"></a>00299 <span class="comment">         * applies IFF the previous exception was caught during the current</span>
<a name="l00300"></a>00300 <span class="comment">         * _execution_ of the instruction at this EPC, so we check that</span>
<a name="l00301"></a>00301 <span class="comment">         * EXCEPTION_PENDING is true before aborting exception handling.</span>
<a name="l00302"></a>00302 <span class="comment">         * (This flag is reset by each call to step().)</span>
<a name="l00303"></a>00303 <span class="comment">         */</span>
<a name="l00304"></a>00304         prio = exception_priority(excCode, mode);
<a name="l00305"></a>00305         <span class="keywordflow">if</span> (epc == last_epc) {
<a name="l00306"></a>00306                 <span class="keywordflow">if</span> (prio &lt;= last_prio &amp;&amp; exception_pending) {
<a name="l00307"></a>00307                         <span class="keywordflow">if</span> (opt_excpriomsg) {
<a name="l00308"></a>00308                                 fprintf(stderr,
<a name="l00309"></a>00309                                         <span class="stringliteral">&quot;(Ignoring additional lower priority exception...)\n&quot;</span>);
<a name="l00310"></a>00310                         }
<a name="l00311"></a>00311                         <span class="keywordflow">return</span>;
<a name="l00312"></a>00312                 } <span class="keywordflow">else</span> {
<a name="l00313"></a>00313                         last_prio = prio;
<a name="l00314"></a>00314                 }
<a name="l00315"></a>00315         }
<a name="l00316"></a>00316         last_epc = epc;
<a name="l00317"></a>00317 
<a name="l00318"></a>00318         <span class="comment">/* Set processor to Kernel mode, disable interrupts, and save </span>
<a name="l00319"></a>00319 <span class="comment">         * exception PC.</span>
<a name="l00320"></a>00320 <span class="comment">         */</span>
<a name="l00321"></a>00321         cpzero-&gt;enter_exception(epc,excCode,coprocno,delaying);
<a name="l00322"></a>00322 
<a name="l00323"></a>00323         <span class="comment">/* Calculate the exception handler address; this is of the form BASE +</span>
<a name="l00324"></a>00324 <span class="comment">         * VECTOR. The BASE is determined by whether we&#39;re using boot-time</span>
<a name="l00325"></a>00325 <span class="comment">         * exception vectors, according to the BEV bit in the CP0 Status register.</span>
<a name="l00326"></a>00326 <span class="comment">         */</span>
<a name="l00327"></a>00327         <span class="keywordflow">if</span> (cpzero-&gt;use_boot_excp_address()) {
<a name="l00328"></a>00328                 base = 0xbfc00100;
<a name="l00329"></a>00329         } <span class="keywordflow">else</span> {
<a name="l00330"></a>00330                 base = 0x80000000;
<a name="l00331"></a>00331         }
<a name="l00332"></a>00332         
<a name="l00333"></a>00333 
<a name="l00334"></a>00334         <span class="comment">/* Do we have a User TLB Miss exception? If so, jump to the</span>
<a name="l00335"></a>00335 <span class="comment">         * User TLB Miss exception vector, otherwise jump to the</span>
<a name="l00336"></a>00336 <span class="comment">         * common exception vector.</span>
<a name="l00337"></a>00337 <span class="comment">         */</span>
<a name="l00338"></a>00338         <span class="keywordflow">if</span> ((excCode == TLBL || excCode == TLBS) &amp;&amp; (cpzero-&gt;tlb_miss_user)) {
<a name="l00339"></a>00339                 vector = 0x000;
<a name="l00340"></a>00340         } <span class="keywordflow">else</span> {
<a name="l00341"></a>00341                 vector = 0x080;
<a name="l00342"></a>00342         }
<a name="l00343"></a>00343 
<a name="l00344"></a>00344         <span class="keywordflow">if</span> (opt_excmsg &amp;&amp; (excCode != Int || opt_reportirq)) {
<a name="l00345"></a>00345                 fprintf(stderr,<span class="stringliteral">&quot;Exception %d (%s) triggered, EPC=%08x\n&quot;</span>, excCode, 
<a name="l00346"></a>00346                         strexccode(excCode), epc);
<a name="l00347"></a>00347                 fprintf(stderr,
<a name="l00348"></a>00348                         <span class="stringliteral">&quot; Priority is %d; delay state is %s; mem access mode is %s\n&quot;</span>,
<a name="l00349"></a>00349                         prio, strdelaystate(delay_state), strmemmode(mode));
<a name="l00350"></a>00350                 <span class="keywordflow">if</span> (excCode == Int) {
<a name="l00351"></a>00351                   uint32 status, bad, cause;
<a name="l00352"></a>00352                   cpzero-&gt;read_debug_info(&amp;status, &amp;bad, &amp;cause);
<a name="l00353"></a>00353                   fprintf (stderr, <span class="stringliteral">&quot; Interrupt cause = %x, status = %x\n&quot;</span>, cause, status);
<a name="l00354"></a>00354                 }
<a name="l00355"></a>00355         }
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (opt_tracing) {
<a name="l00357"></a>00357                 <span class="keywordflow">if</span> (tracing) {
<a name="l00358"></a>00358                         current_trace.exception_happened = <span class="keyword">true</span>;
<a name="l00359"></a>00359                         current_trace.last_exception_code = excCode;
<a name="l00360"></a>00360                 }
<a name="l00361"></a>00361         }
<a name="l00362"></a>00362         pc = base + vector;
<a name="l00363"></a>00363         exception_pending = <span class="keyword">true</span>;
<a name="l00364"></a>00364 }
<a name="l00365"></a>00365 
<a name="l00366"></a>00366 <span class="comment">/* emulation of instructions */</span>
<a name="l00367"></a>00367 <span class="keywordtype">void</span>
<a name="l00368"></a>00368 CPU::cpzero_emulate(uint32 instr, uint32 pc)
<a name="l00369"></a>00369 {
<a name="l00370"></a>00370         cpzero-&gt;cpzero_emulate(instr, pc);
<a name="l00371"></a>00371 }
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 <span class="comment">/* Called when the program wants to use coprocessor COPROCNO, and there</span>
<a name="l00374"></a>00374 <span class="comment"> * isn&#39;t any implementation for that coprocessor.</span>
<a name="l00375"></a>00375 <span class="comment"> * Results in a Coprocessor Unusable exception, along with an error</span>
<a name="l00376"></a>00376 <span class="comment"> * message being printed if the coprocessor is marked usable in the</span>
<a name="l00377"></a>00377 <span class="comment"> * CP0 Status register.</span>
<a name="l00378"></a>00378 <span class="comment"> */</span>
<a name="l00379"></a>00379 <span class="keywordtype">void</span>
<a name="l00380"></a>00380 CPU::cop_unimpl (<span class="keywordtype">int</span> coprocno, uint32 instr, uint32 pc)
<a name="l00381"></a>00381 {
<a name="l00382"></a>00382         <span class="keywordflow">if</span> (cpzero-&gt;cop_usable (coprocno)) {
<a name="l00383"></a>00383                 <span class="comment">/* Since they were expecting this to work, the least we</span>
<a name="l00384"></a>00384 <span class="comment">                 * can do is print an error message. */</span>
<a name="l00385"></a>00385                 fprintf (stderr, <span class="stringliteral">&quot;CP%d instruction %x not implemented at pc=0x%x:\n&quot;</span>,
<a name="l00386"></a>00386                                  coprocno, instr, pc);
<a name="l00387"></a>00387                 machine-&gt;disasm-&gt;disassemble (pc, instr);
<a name="l00388"></a>00388                 exception (CpU, ANY, coprocno);
<a name="l00389"></a>00389         } <span class="keywordflow">else</span> {
<a name="l00390"></a>00390                 <span class="comment">/* It&#39;s fair game to just throw an exception, if they</span>
<a name="l00391"></a>00391 <span class="comment">                 * haven&#39;t even bothered to twiddle the status bits first. */</span>
<a name="l00392"></a>00392                 exception (CpU, ANY, coprocno);
<a name="l00393"></a>00393         }
<a name="l00394"></a>00394 }
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 <span class="keywordtype">void</span>
<a name="l00397"></a>00397 CPU::cpone_emulate(uint32 instr, uint32 pc)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399         <span class="comment">/* If it&#39;s a cfc1 &lt;reg&gt;, $0 then we copy 0 into reg,</span>
<a name="l00400"></a>00400 <span class="comment">         * which is supposed to mean there is NO cp1... </span>
<a name="l00401"></a>00401 <span class="comment">         * for now, though, ANYTHING else asked of cp1 results</span>
<a name="l00402"></a>00402 <span class="comment">         * in the default &quot;unimplemented&quot; behavior. */</span>
<a name="l00403"></a>00403         <span class="keywordflow">if</span> (cpzero-&gt;cop_usable (1) &amp;&amp; rs (instr) == 2 &amp;&amp; rd (instr) == 0) {
<a name="l00404"></a>00404                 reg[rt (instr)] = 0; <span class="comment">/* No cp1. */</span>
<a name="l00405"></a>00405         } <span class="keywordflow">else</span> {
<a name="l00406"></a>00406                 cop_unimpl (1, instr, pc);
<a name="l00407"></a>00407         }
<a name="l00408"></a>00408 }
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="keywordtype">void</span>
<a name="l00411"></a>00411 CPU::cptwo_emulate(uint32 instr, uint32 pc)
<a name="l00412"></a>00412 {
<a name="l00413"></a>00413         cop_unimpl (2, instr, pc);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 
<a name="l00416"></a>00416 <span class="keywordtype">void</span>
<a name="l00417"></a>00417 CPU::cpthree_emulate(uint32 instr, uint32 pc)
<a name="l00418"></a>00418 {
<a name="l00419"></a>00419         cop_unimpl (3, instr, pc);
<a name="l00420"></a>00420 }
<a name="l00421"></a>00421 
<a name="l00422"></a>00422 <span class="comment">/* Return the address to jump to as a result of the J-format</span>
<a name="l00423"></a>00423 <span class="comment"> * (jump) instruction INSTR at address PC.</span>
<a name="l00424"></a>00424 <span class="comment"> * (PC is the address of the jump instruction, and INSTR is</span>
<a name="l00425"></a>00425 <span class="comment"> * the jump instruction word.)</span>
<a name="l00426"></a>00426 <span class="comment"> */</span>
<a name="l00427"></a>00427 uint32
<a name="l00428"></a>00428 CPU::calc_jump_target(uint32 instr, uint32 pc)
<a name="l00429"></a>00429 {
<a name="l00430"></a>00430         <span class="comment">/* Must use address of delay slot (pc + 4) to calculate. */</span>
<a name="l00431"></a>00431         <span class="keywordflow">return</span> ((pc + 4) &amp; 0xf0000000) | (jumptarg(instr) &lt;&lt; 2);
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="keywordtype">void</span>
<a name="l00435"></a>00435 CPU::j_emulate(uint32 instr, uint32 pc)
<a name="l00436"></a>00436 {
<a name="l00437"></a>00437         delay_state = DELAYING;
<a name="l00438"></a>00438         delay_pc = calc_jump_target(instr, pc);
<a name="l00439"></a>00439 }
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="keywordtype">void</span>
<a name="l00442"></a>00442 CPU::jal_emulate(uint32 instr, uint32 pc)
<a name="l00443"></a>00443 {
<a name="l00444"></a>00444         delay_state = DELAYING;
<a name="l00445"></a>00445         delay_pc = calc_jump_target(instr, pc);
<a name="l00446"></a>00446         <span class="comment">/* RA gets addr of instr after delay slot (2 words after this one). */</span>
<a name="l00447"></a>00447         reg[reg_ra] = pc + 8;
<a name="l00448"></a>00448 }
<a name="l00449"></a>00449 
<a name="l00450"></a>00450 <span class="comment">/* Take the PC-relative branch for which the offset is specified by</span>
<a name="l00451"></a>00451 <span class="comment"> * the immediate field of the branch instruction word INSTR, with</span>
<a name="l00452"></a>00452 <span class="comment"> * the program counter equal to PC.</span>
<a name="l00453"></a>00453 <span class="comment"> */</span>
<a name="l00454"></a>00454 <span class="keywordtype">void</span>
<a name="l00455"></a>00455 CPU::branch(uint32 instr, uint32 pc)
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457         delay_state = DELAYING;
<a name="l00458"></a>00458         delay_pc = (pc + 4) + (s_immed(instr) &lt;&lt; 2);
<a name="l00459"></a>00459 }
<a name="l00460"></a>00460 
<a name="l00461"></a>00461 <span class="keywordtype">void</span>
<a name="l00462"></a>00462 CPU::beq_emulate(uint32 instr, uint32 pc)
<a name="l00463"></a>00463 {
<a name="l00464"></a>00464         <span class="keywordflow">if</span> (reg[rs(instr)] == reg[rt(instr)]) {
<a name="l00465"></a>00465                 branch(instr, pc);
<a name="l00466"></a>00466         }
<a name="l00467"></a>00467 }
<a name="l00468"></a>00468 
<a name="l00469"></a>00469 <span class="keywordtype">void</span>
<a name="l00470"></a>00470 CPU::bne_emulate(uint32 instr, uint32 pc)
<a name="l00471"></a>00471 {
<a name="l00472"></a>00472         <span class="keywordflow">if</span> (reg[rs(instr)] != reg[rt(instr)]) {
<a name="l00473"></a>00473                 branch(instr, pc);
<a name="l00474"></a>00474         }
<a name="l00475"></a>00475 }
<a name="l00476"></a>00476 
<a name="l00477"></a>00477 <span class="keywordtype">void</span>
<a name="l00478"></a>00478 CPU::blez_emulate(uint32 instr, uint32 pc)
<a name="l00479"></a>00479 {
<a name="l00480"></a>00480         <span class="keywordflow">if</span> (rt(instr) != 0) {
<a name="l00481"></a>00481                 exception(RI);
<a name="l00482"></a>00482         }
<a name="l00483"></a>00483         <span class="keywordflow">if</span> (reg[rs(instr)] == 0 || (reg[rs(instr)] &amp; 0x80000000)) {
<a name="l00484"></a>00484                 branch(instr, pc);
<a name="l00485"></a>00485         }
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="keywordtype">void</span>
<a name="l00489"></a>00489 CPU::bgtz_emulate(uint32 instr, uint32 pc)
<a name="l00490"></a>00490 {
<a name="l00491"></a>00491         <span class="keywordflow">if</span> (rt(instr) != 0) {
<a name="l00492"></a>00492                 exception(RI);
<a name="l00493"></a>00493                 <span class="keywordflow">return</span>;
<a name="l00494"></a>00494         }
<a name="l00495"></a>00495         <span class="keywordflow">if</span> (reg[rs(instr)] != 0 &amp;&amp; (reg[rs(instr)] &amp; 0x80000000) == 0) {
<a name="l00496"></a>00496                 branch(instr, pc);
<a name="l00497"></a>00497         }
<a name="l00498"></a>00498 }
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 <span class="keywordtype">void</span>
<a name="l00501"></a>00501 CPU::addi_emulate(uint32 instr, uint32 pc)
<a name="l00502"></a>00502 {
<a name="l00503"></a>00503         int32 a, b, sum;
<a name="l00504"></a>00504 
<a name="l00505"></a>00505         a = (int32)reg[rs(instr)];
<a name="l00506"></a>00506         b = s_immed(instr);
<a name="l00507"></a>00507         sum = a + b;
<a name="l00508"></a>00508         <span class="keywordflow">if</span> ((a &lt; 0 &amp;&amp; b &lt; 0 &amp;&amp; !(sum &lt; 0)) || (a &gt;= 0 &amp;&amp; b &gt;= 0 &amp;&amp; !(sum &gt;= 0))) {
<a name="l00509"></a>00509                 exception(Ov);
<a name="l00510"></a>00510                 <span class="keywordflow">return</span>;
<a name="l00511"></a>00511         } <span class="keywordflow">else</span> {
<a name="l00512"></a>00512                 reg[rt(instr)] = (uint32)sum;
<a name="l00513"></a>00513         }
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516 <span class="keywordtype">void</span>
<a name="l00517"></a>00517 CPU::addiu_emulate(uint32 instr, uint32 pc)
<a name="l00518"></a>00518 {
<a name="l00519"></a>00519         int32 a, b, sum;
<a name="l00520"></a>00520 
<a name="l00521"></a>00521         a = (int32)reg[rs(instr)];
<a name="l00522"></a>00522         b = s_immed(instr);
<a name="l00523"></a>00523         sum = a + b;
<a name="l00524"></a>00524         reg[rt(instr)] = (uint32)sum;
<a name="l00525"></a>00525 }
<a name="l00526"></a>00526 
<a name="l00527"></a>00527 <span class="keywordtype">void</span>
<a name="l00528"></a>00528 CPU::slti_emulate(uint32 instr, uint32 pc)
<a name="l00529"></a>00529 {
<a name="l00530"></a>00530         int32 s_rs = reg[rs(instr)];
<a name="l00531"></a>00531 
<a name="l00532"></a>00532         <span class="keywordflow">if</span> (s_rs &lt; s_immed(instr)) {
<a name="l00533"></a>00533                 reg[rt(instr)] = 1;
<a name="l00534"></a>00534         } <span class="keywordflow">else</span> {
<a name="l00535"></a>00535                 reg[rt(instr)] = 0;
<a name="l00536"></a>00536         }
<a name="l00537"></a>00537 }
<a name="l00538"></a>00538 
<a name="l00539"></a>00539 <span class="keywordtype">void</span>
<a name="l00540"></a>00540 CPU::sltiu_emulate(uint32 instr, uint32 pc)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542         <span class="keywordflow">if</span> (reg[rs(instr)] &lt; (uint32)(int32)s_immed(instr)) {
<a name="l00543"></a>00543                 reg[rt(instr)] = 1;
<a name="l00544"></a>00544         } <span class="keywordflow">else</span> {
<a name="l00545"></a>00545                 reg[rt(instr)] = 0;
<a name="l00546"></a>00546         }
<a name="l00547"></a>00547 }
<a name="l00548"></a>00548 
<a name="l00549"></a>00549 <span class="keywordtype">void</span>
<a name="l00550"></a>00550 CPU::andi_emulate(uint32 instr, uint32 pc)
<a name="l00551"></a>00551 {
<a name="l00552"></a>00552         reg[rt(instr)] = (reg[rs(instr)] &amp; 0x0ffff) &amp; immed(instr);
<a name="l00553"></a>00553 }
<a name="l00554"></a>00554 
<a name="l00555"></a>00555 <span class="keywordtype">void</span>
<a name="l00556"></a>00556 CPU::ori_emulate(uint32 instr, uint32 pc)
<a name="l00557"></a>00557 {
<a name="l00558"></a>00558         reg[rt(instr)] = reg[rs(instr)] | immed(instr);
<a name="l00559"></a>00559 }
<a name="l00560"></a>00560 
<a name="l00561"></a>00561 <span class="keywordtype">void</span>
<a name="l00562"></a>00562 CPU::xori_emulate(uint32 instr, uint32 pc)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564         reg[rt(instr)] = reg[rs(instr)] ^ immed(instr);
<a name="l00565"></a>00565 }
<a name="l00566"></a>00566 
<a name="l00567"></a>00567 <span class="keywordtype">void</span>
<a name="l00568"></a>00568 CPU::lui_emulate(uint32 instr, uint32 pc)
<a name="l00569"></a>00569 {
<a name="l00570"></a>00570         reg[rt(instr)] = immed(instr) &lt;&lt; 16;
<a name="l00571"></a>00571 }
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 <span class="keywordtype">void</span>
<a name="l00574"></a>00574 CPU::lb_emulate(uint32 instr, uint32 pc)
<a name="l00575"></a>00575 {
<a name="l00576"></a>00576         uint32 phys, virt, base;
<a name="l00577"></a>00577         int8 byte;
<a name="l00578"></a>00578         int32 offset;
<a name="l00579"></a>00579         <span class="keywordtype">bool</span> cacheable;
<a name="l00580"></a>00580 
<a name="l00581"></a>00581         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00582"></a>00582         base = reg[rs(instr)];
<a name="l00583"></a>00583         offset = s_immed(instr);
<a name="l00584"></a>00584         virt = base + offset;
<a name="l00585"></a>00585 
<a name="l00586"></a>00586         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00587"></a>00587         phys = cpzero-&gt;address_trans(virt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00588"></a>00588         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00589"></a>00589 
<a name="l00590"></a>00590         <span class="comment">/* Fetch byte.</span>
<a name="l00591"></a>00591 <span class="comment">         * Because it is assigned to a signed variable (int32 byte)</span>
<a name="l00592"></a>00592 <span class="comment">         * it will be sign-extended.</span>
<a name="l00593"></a>00593 <span class="comment">         */</span>
<a name="l00594"></a>00594         byte = mem-&gt;fetch_byte(phys, cacheable, <span class="keyword">this</span>);
<a name="l00595"></a>00595         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00596"></a>00596 
<a name="l00597"></a>00597         <span class="comment">/* Load target register with data. */</span>
<a name="l00598"></a>00598         reg[rt(instr)] = byte;
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 
<a name="l00601"></a>00601 <span class="keywordtype">void</span>
<a name="l00602"></a>00602 CPU::lh_emulate(uint32 instr, uint32 pc)
<a name="l00603"></a>00603 {
<a name="l00604"></a>00604         uint32 phys, virt, base;
<a name="l00605"></a>00605         int16 halfword;
<a name="l00606"></a>00606         int32 offset;
<a name="l00607"></a>00607         <span class="keywordtype">bool</span> cacheable;
<a name="l00608"></a>00608 
<a name="l00609"></a>00609         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00610"></a>00610         base = reg[rs(instr)];
<a name="l00611"></a>00611         offset = s_immed(instr);
<a name="l00612"></a>00612         virt = base + offset;
<a name="l00613"></a>00613 
<a name="l00614"></a>00614         <span class="comment">/* This virtual address must be halfword-aligned. */</span>
<a name="l00615"></a>00615         <span class="keywordflow">if</span> (virt % 2 != 0) {
<a name="l00616"></a>00616                 exception(AdEL,DATALOAD);
<a name="l00617"></a>00617                 <span class="keywordflow">return</span>;
<a name="l00618"></a>00618         }
<a name="l00619"></a>00619 
<a name="l00620"></a>00620         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00621"></a>00621         phys = cpzero-&gt;address_trans(virt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00622"></a>00622         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00623"></a>00623 
<a name="l00624"></a>00624         <span class="comment">/* Fetch halfword.</span>
<a name="l00625"></a>00625 <span class="comment">         * Because it is assigned to a signed variable (int32 halfword)</span>
<a name="l00626"></a>00626 <span class="comment">         * it will be sign-extended.</span>
<a name="l00627"></a>00627 <span class="comment">         */</span>
<a name="l00628"></a>00628         halfword = mem-&gt;fetch_halfword(phys, cacheable, <span class="keyword">this</span>);
<a name="l00629"></a>00629         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00630"></a>00630 
<a name="l00631"></a>00631         <span class="comment">/* Load target register with data. */</span>
<a name="l00632"></a>00632         reg[rt(instr)] = halfword;
<a name="l00633"></a>00633 }
<a name="l00634"></a>00634 
<a name="l00635"></a>00635 <span class="comment">/* The lwr and lwl algorithms here are taken from SPIM 6.0,</span>
<a name="l00636"></a>00636 <span class="comment"> * since I didn&#39;t manage to come up with a better way to write them.</span>
<a name="l00637"></a>00637 <span class="comment"> * Improvements are welcome.</span>
<a name="l00638"></a>00638 <span class="comment"> */</span>
<a name="l00639"></a>00639 uint32
<a name="l00640"></a>00640 CPU::lwr(uint32 regval, uint32 memval, uint8 offset)
<a name="l00641"></a>00641 {
<a name="l00642"></a>00642         <span class="keywordflow">if</span> (opt_bigendian) {
<a name="l00643"></a>00643                 <span class="keywordflow">switch</span> (offset)
<a name="l00644"></a>00644                 {
<a name="l00645"></a>00645                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> (regval &amp; 0xffffff00) |
<a name="l00646"></a>00646                                                 ((unsigned)(memval &amp; 0xff000000) &gt;&gt; 24);
<a name="l00647"></a>00647                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> (regval &amp; 0xffff0000) |
<a name="l00648"></a>00648                                                 ((unsigned)(memval &amp; 0xffff0000) &gt;&gt; 16);
<a name="l00649"></a>00649                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> (regval &amp; 0xff000000) |
<a name="l00650"></a>00650                                                 ((unsigned)(memval &amp; 0xffffff00) &gt;&gt; 8);
<a name="l00651"></a>00651                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> memval;
<a name="l00652"></a>00652                 }
<a name="l00653"></a>00653         } <span class="keywordflow">else</span> <span class="comment">/* if MIPS target is little endian */</span> {
<a name="l00654"></a>00654                 <span class="keywordflow">switch</span> (offset)
<a name="l00655"></a>00655                 {
<a name="l00656"></a>00656                         <span class="comment">/* The SPIM source claims that &quot;The description of the</span>
<a name="l00657"></a>00657 <span class="comment">                         * little-endian case in Kane is totally wrong.&quot; The fact</span>
<a name="l00658"></a>00658 <span class="comment">                         * that I ripped off the LWR algorithm from them could be</span>
<a name="l00659"></a>00659 <span class="comment">                         * viewed as a sort of passive assumption that their claim</span>
<a name="l00660"></a>00660 <span class="comment">                         * is correct.</span>
<a name="l00661"></a>00661 <span class="comment">                         */</span>
<a name="l00662"></a>00662                         <span class="keywordflow">case</span> 0: <span class="comment">/* 3 in book */</span>
<a name="l00663"></a>00663                                 <span class="keywordflow">return</span> memval;
<a name="l00664"></a>00664                         <span class="keywordflow">case</span> 1: <span class="comment">/* 0 in book */</span>
<a name="l00665"></a>00665                                 <span class="keywordflow">return</span> (regval &amp; 0xff000000) | ((memval &amp; 0xffffff00) &gt;&gt; 8);
<a name="l00666"></a>00666                         <span class="keywordflow">case</span> 2: <span class="comment">/* 1 in book */</span>
<a name="l00667"></a>00667                                 <span class="keywordflow">return</span> (regval &amp; 0xffff0000) | ((memval &amp; 0xffff0000) &gt;&gt; 16);
<a name="l00668"></a>00668                         <span class="keywordflow">case</span> 3: <span class="comment">/* 2 in book */</span>
<a name="l00669"></a>00669                                 <span class="keywordflow">return</span> (regval &amp; 0xffffff00) | ((memval &amp; 0xff000000) &gt;&gt; 24);
<a name="l00670"></a>00670                 }
<a name="l00671"></a>00671         }
<a name="l00672"></a>00672         fatal_error(<span class="stringliteral">&quot;Invalid offset %x passed to lwr\n&quot;</span>, offset);
<a name="l00673"></a>00673 }
<a name="l00674"></a>00674 
<a name="l00675"></a>00675 uint32
<a name="l00676"></a>00676 CPU::lwl(uint32 regval, uint32 memval, uint8 offset)
<a name="l00677"></a>00677 {
<a name="l00678"></a>00678         <span class="keywordflow">if</span> (opt_bigendian) {
<a name="l00679"></a>00679                 <span class="keywordflow">switch</span> (offset)
<a name="l00680"></a>00680                 {
<a name="l00681"></a>00681                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> memval;
<a name="l00682"></a>00682                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> (memval &amp; 0xffffff) &lt;&lt; 8 | (regval &amp; 0xff);
<a name="l00683"></a>00683                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> (memval &amp; 0xffff) &lt;&lt; 16 | (regval &amp; 0xffff);
<a name="l00684"></a>00684                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> (memval &amp; 0xff) &lt;&lt; 24 | (regval &amp; 0xffffff);
<a name="l00685"></a>00685                 }
<a name="l00686"></a>00686         } <span class="keywordflow">else</span> <span class="comment">/* if MIPS target is little endian */</span> {
<a name="l00687"></a>00687                 <span class="keywordflow">switch</span> (offset)
<a name="l00688"></a>00688                 {
<a name="l00689"></a>00689                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> (memval &amp; 0xff) &lt;&lt; 24 | (regval &amp; 0xffffff);
<a name="l00690"></a>00690                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> (memval &amp; 0xffff) &lt;&lt; 16 | (regval &amp; 0xffff);
<a name="l00691"></a>00691                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> (memval &amp; 0xffffff) &lt;&lt; 8 | (regval &amp; 0xff);
<a name="l00692"></a>00692                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> memval;
<a name="l00693"></a>00693                 }
<a name="l00694"></a>00694         }
<a name="l00695"></a>00695         fatal_error(<span class="stringliteral">&quot;Invalid offset %x passed to lwl\n&quot;</span>, offset);
<a name="l00696"></a>00696 }
<a name="l00697"></a>00697 
<a name="l00698"></a>00698 <span class="keywordtype">void</span>
<a name="l00699"></a>00699 CPU::lwl_emulate(uint32 instr, uint32 pc)
<a name="l00700"></a>00700 {
<a name="l00701"></a>00701         uint32 phys, virt, wordvirt, base, memword;
<a name="l00702"></a>00702         uint8 which_byte;
<a name="l00703"></a>00703         int32 offset;
<a name="l00704"></a>00704         <span class="keywordtype">bool</span> cacheable;
<a name="l00705"></a>00705 
<a name="l00706"></a>00706         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00707"></a>00707         base = reg[rs(instr)];
<a name="l00708"></a>00708         offset = s_immed(instr);
<a name="l00709"></a>00709         virt = base + offset;
<a name="l00710"></a>00710         <span class="comment">/* We request the word containing the byte-address requested. */</span>
<a name="l00711"></a>00711         wordvirt = virt &amp; ~0x03UL;
<a name="l00712"></a>00712 
<a name="l00713"></a>00713         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00714"></a>00714         phys = cpzero-&gt;address_trans(wordvirt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00715"></a>00715         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00716"></a>00716 
<a name="l00717"></a>00717         <span class="comment">/* Fetch word. */</span>
<a name="l00718"></a>00718         memword = mem-&gt;fetch_word(phys, DATALOAD, cacheable, <span class="keyword">this</span>);
<a name="l00719"></a>00719         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00720"></a>00720         
<a name="l00721"></a>00721         <span class="comment">/* Insert bytes into the left side of the register. */</span>
<a name="l00722"></a>00722         which_byte = virt &amp; 0x03;
<a name="l00723"></a>00723         reg[rt(instr)] = lwl(reg[rt(instr)], memword, which_byte);
<a name="l00724"></a>00724 }
<a name="l00725"></a>00725 
<a name="l00726"></a>00726 <span class="keywordtype">void</span>
<a name="l00727"></a>00727 CPU::lw_emulate(uint32 instr, uint32 pc)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729         uint32 phys, virt, base, word;
<a name="l00730"></a>00730         int32 offset;
<a name="l00731"></a>00731         <span class="keywordtype">bool</span> cacheable;
<a name="l00732"></a>00732 
<a name="l00733"></a>00733         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00734"></a>00734         base = reg[rs(instr)];
<a name="l00735"></a>00735         offset = s_immed(instr);
<a name="l00736"></a>00736         virt = base + offset;
<a name="l00737"></a>00737 
<a name="l00738"></a>00738         <span class="comment">/* This virtual address must be word-aligned. */</span>
<a name="l00739"></a>00739         <span class="keywordflow">if</span> (virt % 4 != 0) {
<a name="l00740"></a>00740                 exception(AdEL,DATALOAD);
<a name="l00741"></a>00741                 <span class="keywordflow">return</span>;
<a name="l00742"></a>00742         }
<a name="l00743"></a>00743 
<a name="l00744"></a>00744         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00745"></a>00745         phys = cpzero-&gt;address_trans(virt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00746"></a>00746         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00747"></a>00747 
<a name="l00748"></a>00748         <span class="comment">/* Fetch word. */</span>
<a name="l00749"></a>00749         word = mem-&gt;fetch_word(phys, DATALOAD, cacheable, <span class="keyword">this</span>);
<a name="l00750"></a>00750         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00751"></a>00751 
<a name="l00752"></a>00752         <span class="comment">/* Load target register with data. */</span>
<a name="l00753"></a>00753         reg[rt(instr)] = word;
<a name="l00754"></a>00754 }
<a name="l00755"></a>00755 
<a name="l00756"></a>00756 <span class="keywordtype">void</span>
<a name="l00757"></a>00757 CPU::lbu_emulate(uint32 instr, uint32 pc)
<a name="l00758"></a>00758 {
<a name="l00759"></a>00759         uint32 phys, virt, base, byte;
<a name="l00760"></a>00760         int32 offset;
<a name="l00761"></a>00761         <span class="keywordtype">bool</span> cacheable;
<a name="l00762"></a>00762 
<a name="l00763"></a>00763         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00764"></a>00764         base = reg[rs(instr)];
<a name="l00765"></a>00765         offset = s_immed(instr);
<a name="l00766"></a>00766         virt = base + offset;
<a name="l00767"></a>00767 
<a name="l00768"></a>00768         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00769"></a>00769         phys = cpzero-&gt;address_trans(virt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00770"></a>00770         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00771"></a>00771 
<a name="l00772"></a>00772         <span class="comment">/* Fetch byte.  */</span>
<a name="l00773"></a>00773         byte = mem-&gt;fetch_byte(phys, cacheable, <span class="keyword">this</span>) &amp; 0x000000ff;
<a name="l00774"></a>00774         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00775"></a>00775 
<a name="l00776"></a>00776         <span class="comment">/* Load target register with data. */</span>
<a name="l00777"></a>00777         reg[rt(instr)] = byte;
<a name="l00778"></a>00778 }
<a name="l00779"></a>00779 
<a name="l00780"></a>00780 <span class="keywordtype">void</span>
<a name="l00781"></a>00781 CPU::lhu_emulate(uint32 instr, uint32 pc)
<a name="l00782"></a>00782 {
<a name="l00783"></a>00783         uint32 phys, virt, base, halfword;
<a name="l00784"></a>00784         int32 offset;
<a name="l00785"></a>00785         <span class="keywordtype">bool</span> cacheable;
<a name="l00786"></a>00786 
<a name="l00787"></a>00787         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00788"></a>00788         base = reg[rs(instr)];
<a name="l00789"></a>00789         offset = s_immed(instr);
<a name="l00790"></a>00790         virt = base + offset;
<a name="l00791"></a>00791 
<a name="l00792"></a>00792         <span class="comment">/* This virtual address must be halfword-aligned. */</span>
<a name="l00793"></a>00793         <span class="keywordflow">if</span> (virt % 2 != 0) {
<a name="l00794"></a>00794                 exception(AdEL,DATALOAD);
<a name="l00795"></a>00795                 <span class="keywordflow">return</span>;
<a name="l00796"></a>00796         }
<a name="l00797"></a>00797 
<a name="l00798"></a>00798         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00799"></a>00799         phys = cpzero-&gt;address_trans(virt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00800"></a>00800         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00801"></a>00801 
<a name="l00802"></a>00802         <span class="comment">/* Fetch halfword.  */</span>
<a name="l00803"></a>00803         halfword = mem-&gt;fetch_halfword(phys, cacheable, <span class="keyword">this</span>) &amp; 0x0000ffff;
<a name="l00804"></a>00804         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00805"></a>00805 
<a name="l00806"></a>00806         <span class="comment">/* Load target register with data. */</span>
<a name="l00807"></a>00807         reg[rt(instr)] = halfword;
<a name="l00808"></a>00808 }
<a name="l00809"></a>00809 
<a name="l00810"></a>00810 <span class="keywordtype">void</span>
<a name="l00811"></a>00811 CPU::lwr_emulate(uint32 instr, uint32 pc)
<a name="l00812"></a>00812 {
<a name="l00813"></a>00813         uint32 phys, virt, wordvirt, base, memword;
<a name="l00814"></a>00814         uint8 which_byte;
<a name="l00815"></a>00815         int32 offset;
<a name="l00816"></a>00816         <span class="keywordtype">bool</span> cacheable;
<a name="l00817"></a>00817 
<a name="l00818"></a>00818         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00819"></a>00819         base = reg[rs(instr)];
<a name="l00820"></a>00820         offset = s_immed(instr);
<a name="l00821"></a>00821         virt = base + offset;
<a name="l00822"></a>00822         <span class="comment">/* We request the word containing the byte-address requested. */</span>
<a name="l00823"></a>00823         wordvirt = virt &amp; ~0x03UL;
<a name="l00824"></a>00824 
<a name="l00825"></a>00825         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00826"></a>00826         phys = cpzero-&gt;address_trans(wordvirt, DATALOAD, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00827"></a>00827         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00828"></a>00828 
<a name="l00829"></a>00829         <span class="comment">/* Fetch word. */</span>
<a name="l00830"></a>00830         memword = mem-&gt;fetch_word(phys, DATALOAD, cacheable, <span class="keyword">this</span>);
<a name="l00831"></a>00831         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00832"></a>00832         
<a name="l00833"></a>00833         <span class="comment">/* Insert bytes into the left side of the register. */</span>
<a name="l00834"></a>00834         which_byte = virt &amp; 0x03;
<a name="l00835"></a>00835         reg[rt(instr)] = lwr(reg[rt(instr)], memword, which_byte);
<a name="l00836"></a>00836 }
<a name="l00837"></a>00837 
<a name="l00838"></a>00838 <span class="keywordtype">void</span>
<a name="l00839"></a>00839 CPU::sb_emulate(uint32 instr, uint32 pc)
<a name="l00840"></a>00840 {
<a name="l00841"></a>00841         uint32 phys, virt, base;
<a name="l00842"></a>00842         uint8 data;
<a name="l00843"></a>00843         int32 offset;
<a name="l00844"></a>00844         <span class="keywordtype">bool</span> cacheable;
<a name="l00845"></a>00845 
<a name="l00846"></a>00846         <span class="comment">/* Load data from register. */</span>
<a name="l00847"></a>00847         data = reg[rt(instr)] &amp; 0x0ff;
<a name="l00848"></a>00848 
<a name="l00849"></a>00849         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00850"></a>00850         base = reg[rs(instr)];
<a name="l00851"></a>00851         offset = s_immed(instr);
<a name="l00852"></a>00852         virt = base + offset;
<a name="l00853"></a>00853 
<a name="l00854"></a>00854         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00855"></a>00855         phys = cpzero-&gt;address_trans(virt, DATASTORE, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00856"></a>00856         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00857"></a>00857 
<a name="l00858"></a>00858         <span class="comment">/* Store byte. */</span>
<a name="l00859"></a>00859         mem-&gt;store_byte(phys, data, cacheable, <span class="keyword">this</span>);
<a name="l00860"></a>00860 }
<a name="l00861"></a>00861 
<a name="l00862"></a>00862 <span class="keywordtype">void</span>
<a name="l00863"></a>00863 CPU::sh_emulate(uint32 instr, uint32 pc)
<a name="l00864"></a>00864 {
<a name="l00865"></a>00865         uint32 phys, virt, base;
<a name="l00866"></a>00866         uint16 data;
<a name="l00867"></a>00867         int32 offset;
<a name="l00868"></a>00868         <span class="keywordtype">bool</span> cacheable;
<a name="l00869"></a>00869 
<a name="l00870"></a>00870         <span class="comment">/* Load data from register. */</span>
<a name="l00871"></a>00871         data = reg[rt(instr)] &amp; 0x0ffff;
<a name="l00872"></a>00872 
<a name="l00873"></a>00873         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00874"></a>00874         base = reg[rs(instr)];
<a name="l00875"></a>00875         offset = s_immed(instr);
<a name="l00876"></a>00876         virt = base + offset;
<a name="l00877"></a>00877 
<a name="l00878"></a>00878         <span class="comment">/* This virtual address must be halfword-aligned. */</span>
<a name="l00879"></a>00879         <span class="keywordflow">if</span> (virt % 2 != 0) {
<a name="l00880"></a>00880                 exception(AdES,DATASTORE);
<a name="l00881"></a>00881                 <span class="keywordflow">return</span>;
<a name="l00882"></a>00882         }
<a name="l00883"></a>00883 
<a name="l00884"></a>00884         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00885"></a>00885         phys = cpzero-&gt;address_trans(virt, DATASTORE, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00886"></a>00886         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00887"></a>00887 
<a name="l00888"></a>00888         <span class="comment">/* Store halfword. */</span>
<a name="l00889"></a>00889         mem-&gt;store_halfword(phys, data, cacheable, <span class="keyword">this</span>);
<a name="l00890"></a>00890 }
<a name="l00891"></a>00891 
<a name="l00892"></a>00892 uint32
<a name="l00893"></a>00893 CPU::swl(uint32 regval, uint32 memval, uint8 offset)
<a name="l00894"></a>00894 {
<a name="l00895"></a>00895         <span class="keywordflow">if</span> (opt_bigendian) {
<a name="l00896"></a>00896                 <span class="keywordflow">switch</span> (offset) {
<a name="l00897"></a>00897                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> regval; 
<a name="l00898"></a>00898                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> (memval &amp; 0xff000000) | (regval &gt;&gt; 8 &amp; 0xffffff); 
<a name="l00899"></a>00899                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> (memval &amp; 0xffff0000) | (regval &gt;&gt; 16 &amp; 0xffff); 
<a name="l00900"></a>00900                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> (memval &amp; 0xffffff00) | (regval &gt;&gt; 24 &amp; 0xff); 
<a name="l00901"></a>00901                 }
<a name="l00902"></a>00902         } <span class="keywordflow">else</span> <span class="comment">/* if MIPS target is little endian */</span> {
<a name="l00903"></a>00903                 <span class="keywordflow">switch</span> (offset) {
<a name="l00904"></a>00904                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> (memval &amp; 0xffffff00) | (regval &gt;&gt; 24 &amp; 0xff); 
<a name="l00905"></a>00905                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> (memval &amp; 0xffff0000) | (regval &gt;&gt; 16 &amp; 0xffff); 
<a name="l00906"></a>00906                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> (memval &amp; 0xff000000) | (regval &gt;&gt; 8 &amp; 0xffffff); 
<a name="l00907"></a>00907                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> regval; 
<a name="l00908"></a>00908                 }
<a name="l00909"></a>00909         }
<a name="l00910"></a>00910         fatal_error(<span class="stringliteral">&quot;Invalid offset %x passed to swl\n&quot;</span>, offset);
<a name="l00911"></a>00911 }
<a name="l00912"></a>00912 
<a name="l00913"></a>00913 uint32
<a name="l00914"></a>00914 CPU::swr(uint32 regval, uint32 memval, uint8 offset)
<a name="l00915"></a>00915 {
<a name="l00916"></a>00916         <span class="keywordflow">if</span> (opt_bigendian) {
<a name="l00917"></a>00917                 <span class="keywordflow">switch</span> (offset) {
<a name="l00918"></a>00918                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> ((regval &lt;&lt; 24) &amp; 0xff000000) | (memval &amp; 0xffffff); 
<a name="l00919"></a>00919                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> ((regval &lt;&lt; 16) &amp; 0xffff0000) | (memval &amp; 0xffff); 
<a name="l00920"></a>00920                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> ((regval &lt;&lt; 8) &amp; 0xffffff00) | (memval &amp; 0xff); 
<a name="l00921"></a>00921                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> regval; 
<a name="l00922"></a>00922                 }
<a name="l00923"></a>00923         } <span class="keywordflow">else</span> <span class="comment">/* if MIPS target is little endian */</span> {
<a name="l00924"></a>00924                 <span class="keywordflow">switch</span> (offset) {
<a name="l00925"></a>00925                         <span class="keywordflow">case</span> 0: <span class="keywordflow">return</span> regval; 
<a name="l00926"></a>00926                         <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> ((regval &lt;&lt; 8) &amp; 0xffffff00) | (memval &amp; 0xff); 
<a name="l00927"></a>00927                         <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> ((regval &lt;&lt; 16) &amp; 0xffff0000) | (memval &amp; 0xffff); 
<a name="l00928"></a>00928                         <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> ((regval &lt;&lt; 24) &amp; 0xff000000) | (memval &amp; 0xffffff); 
<a name="l00929"></a>00929                 }
<a name="l00930"></a>00930         }
<a name="l00931"></a>00931         fatal_error(<span class="stringliteral">&quot;Invalid offset %x passed to swr\n&quot;</span>, offset);
<a name="l00932"></a>00932 }
<a name="l00933"></a>00933 
<a name="l00934"></a>00934 <span class="keywordtype">void</span>
<a name="l00935"></a>00935 CPU::swl_emulate(uint32 instr, uint32 pc)
<a name="l00936"></a>00936 {
<a name="l00937"></a>00937         uint32 phys, virt, wordvirt, base, regdata, memdata;
<a name="l00938"></a>00938         int32 offset;
<a name="l00939"></a>00939         uint8 which_byte;
<a name="l00940"></a>00940         <span class="keywordtype">bool</span> cacheable;
<a name="l00941"></a>00941 
<a name="l00942"></a>00942         <span class="comment">/* Load data from register. */</span>
<a name="l00943"></a>00943         regdata = reg[rt(instr)];
<a name="l00944"></a>00944 
<a name="l00945"></a>00945         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00946"></a>00946         base = reg[rs(instr)];
<a name="l00947"></a>00947         offset = s_immed(instr);
<a name="l00948"></a>00948         virt = base + offset;
<a name="l00949"></a>00949         <span class="comment">/* We request the word containing the byte-address requested. */</span>
<a name="l00950"></a>00950         wordvirt = virt &amp; ~0x03UL;
<a name="l00951"></a>00951 
<a name="l00952"></a>00952         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00953"></a>00953         phys = cpzero-&gt;address_trans(wordvirt, DATASTORE, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00954"></a>00954         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00955"></a>00955 
<a name="l00956"></a>00956         <span class="comment">/* Read data from memory. */</span>
<a name="l00957"></a>00957         memdata = mem-&gt;fetch_word(phys, DATASTORE, cacheable, <span class="keyword">this</span>);
<a name="l00958"></a>00958         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00959"></a>00959 
<a name="l00960"></a>00960         <span class="comment">/* Write back the left side of the register. */</span>
<a name="l00961"></a>00961         which_byte = virt &amp; 0x03UL;
<a name="l00962"></a>00962         mem-&gt;store_word(phys, swl(regdata, memdata, which_byte), cacheable, <span class="keyword">this</span>);
<a name="l00963"></a>00963 }
<a name="l00964"></a>00964 
<a name="l00965"></a>00965 <span class="keywordtype">void</span>
<a name="l00966"></a>00966 CPU::sw_emulate(uint32 instr, uint32 pc)
<a name="l00967"></a>00967 {
<a name="l00968"></a>00968         uint32 phys, virt, base, data;
<a name="l00969"></a>00969         int32 offset;
<a name="l00970"></a>00970         <span class="keywordtype">bool</span> cacheable;
<a name="l00971"></a>00971 
<a name="l00972"></a>00972         <span class="comment">/* Load data from register. */</span>
<a name="l00973"></a>00973         data = reg[rt(instr)];
<a name="l00974"></a>00974 
<a name="l00975"></a>00975         <span class="comment">/* Calculate virtual address. */</span>
<a name="l00976"></a>00976         base = reg[rs(instr)];
<a name="l00977"></a>00977         offset = s_immed(instr);
<a name="l00978"></a>00978         virt = base + offset;
<a name="l00979"></a>00979 
<a name="l00980"></a>00980         <span class="comment">/* This virtual address must be word-aligned. */</span>
<a name="l00981"></a>00981         <span class="keywordflow">if</span> (virt % 4 != 0) {
<a name="l00982"></a>00982                 exception(AdES,DATASTORE);
<a name="l00983"></a>00983                 <span class="keywordflow">return</span>;
<a name="l00984"></a>00984         }
<a name="l00985"></a>00985 
<a name="l00986"></a>00986         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l00987"></a>00987         phys = cpzero-&gt;address_trans(virt, DATASTORE, &amp;cacheable, <span class="keyword">this</span>);
<a name="l00988"></a>00988         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l00989"></a>00989 
<a name="l00990"></a>00990         <span class="comment">/* Store word. */</span>
<a name="l00991"></a>00991         mem-&gt;store_word(phys, data, cacheable, <span class="keyword">this</span>);
<a name="l00992"></a>00992 }
<a name="l00993"></a>00993 
<a name="l00994"></a>00994 <span class="keywordtype">void</span>
<a name="l00995"></a>00995 CPU::swr_emulate(uint32 instr, uint32 pc)
<a name="l00996"></a>00996 {
<a name="l00997"></a>00997         uint32 phys, virt, wordvirt, base, regdata, memdata;
<a name="l00998"></a>00998         int32 offset;
<a name="l00999"></a>00999         uint8 which_byte;
<a name="l01000"></a>01000         <span class="keywordtype">bool</span> cacheable;
<a name="l01001"></a>01001 
<a name="l01002"></a>01002         <span class="comment">/* Load data from register. */</span>
<a name="l01003"></a>01003         regdata = reg[rt(instr)];
<a name="l01004"></a>01004 
<a name="l01005"></a>01005         <span class="comment">/* Calculate virtual address. */</span>
<a name="l01006"></a>01006         base = reg[rs(instr)];
<a name="l01007"></a>01007         offset = s_immed(instr);
<a name="l01008"></a>01008         virt = base + offset;
<a name="l01009"></a>01009         <span class="comment">/* We request the word containing the byte-address requested. */</span>
<a name="l01010"></a>01010         wordvirt = virt &amp; ~0x03UL;
<a name="l01011"></a>01011 
<a name="l01012"></a>01012         <span class="comment">/* Translate virtual address to physical address. */</span>
<a name="l01013"></a>01013         phys = cpzero-&gt;address_trans(wordvirt, DATASTORE, &amp;cacheable, <span class="keyword">this</span>);
<a name="l01014"></a>01014         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l01015"></a>01015 
<a name="l01016"></a>01016         <span class="comment">/* Read data from memory. */</span>
<a name="l01017"></a>01017         memdata = mem-&gt;fetch_word(phys, DATASTORE, cacheable, <span class="keyword">this</span>);
<a name="l01018"></a>01018         <span class="keywordflow">if</span> (exception_pending) <span class="keywordflow">return</span>;
<a name="l01019"></a>01019 
<a name="l01020"></a>01020         <span class="comment">/* Write back the right side of the register. */</span>
<a name="l01021"></a>01021         which_byte = virt &amp; 0x03UL;
<a name="l01022"></a>01022         mem-&gt;store_word(phys, swr(regdata, memdata, which_byte), cacheable, <span class="keyword">this</span>);
<a name="l01023"></a>01023 }
<a name="l01024"></a>01024 
<a name="l01025"></a>01025 <span class="keywordtype">void</span>
<a name="l01026"></a>01026 CPU::lwc1_emulate(uint32 instr, uint32 pc)
<a name="l01027"></a>01027 {
<a name="l01028"></a>01028         cop_unimpl (1, instr, pc);
<a name="l01029"></a>01029 }
<a name="l01030"></a>01030 
<a name="l01031"></a>01031 <span class="keywordtype">void</span>
<a name="l01032"></a>01032 CPU::lwc2_emulate(uint32 instr, uint32 pc)
<a name="l01033"></a>01033 {
<a name="l01034"></a>01034         cop_unimpl (2, instr, pc);
<a name="l01035"></a>01035 }
<a name="l01036"></a>01036 
<a name="l01037"></a>01037 <span class="keywordtype">void</span>
<a name="l01038"></a>01038 CPU::lwc3_emulate(uint32 instr, uint32 pc)
<a name="l01039"></a>01039 {
<a name="l01040"></a>01040         cop_unimpl (3, instr, pc);
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 
<a name="l01043"></a>01043 <span class="keywordtype">void</span>
<a name="l01044"></a>01044 CPU::swc1_emulate(uint32 instr, uint32 pc)
<a name="l01045"></a>01045 {
<a name="l01046"></a>01046         cop_unimpl (1, instr, pc);
<a name="l01047"></a>01047 }
<a name="l01048"></a>01048 
<a name="l01049"></a>01049 <span class="keywordtype">void</span>
<a name="l01050"></a>01050 CPU::swc2_emulate(uint32 instr, uint32 pc)
<a name="l01051"></a>01051 {
<a name="l01052"></a>01052         cop_unimpl (2, instr, pc);
<a name="l01053"></a>01053 }
<a name="l01054"></a>01054 
<a name="l01055"></a>01055 <span class="keywordtype">void</span>
<a name="l01056"></a>01056 CPU::swc3_emulate(uint32 instr, uint32 pc)
<a name="l01057"></a>01057 {
<a name="l01058"></a>01058         cop_unimpl (3, instr, pc);
<a name="l01059"></a>01059 }
<a name="l01060"></a>01060 
<a name="l01061"></a>01061 <span class="keywordtype">void</span>
<a name="l01062"></a>01062 CPU::sll_emulate(uint32 instr, uint32 pc)
<a name="l01063"></a>01063 {
<a name="l01064"></a>01064         reg[rd(instr)] = reg[rt(instr)] &lt;&lt; shamt(instr);
<a name="l01065"></a>01065 }
<a name="l01066"></a>01066 
<a name="l01067"></a>01067 int32
<a name="l01068"></a>01068 CPU::srl(int32 a, int32 b)
<a name="l01069"></a>01069 {
<a name="l01070"></a>01070         <span class="keywordflow">if</span> (b == 0) {
<a name="l01071"></a>01071                 <span class="keywordflow">return</span> a;
<a name="l01072"></a>01072         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (b == 32) {
<a name="l01073"></a>01073                 <span class="keywordflow">return</span> 0;
<a name="l01074"></a>01074         } <span class="keywordflow">else</span> {
<a name="l01075"></a>01075                 <span class="keywordflow">return</span> (a &gt;&gt; b) &amp; ((1 &lt;&lt; (32 - b)) - 1);
<a name="l01076"></a>01076         }
<a name="l01077"></a>01077 }
<a name="l01078"></a>01078 
<a name="l01079"></a>01079 int32
<a name="l01080"></a>01080 CPU::sra(int32 a, int32 b)
<a name="l01081"></a>01081 {
<a name="l01082"></a>01082         <span class="keywordflow">if</span> (b == 0) {
<a name="l01083"></a>01083                 <span class="keywordflow">return</span> a;
<a name="l01084"></a>01084         } <span class="keywordflow">else</span> {
<a name="l01085"></a>01085                 <span class="keywordflow">return</span> (a &gt;&gt; b) | (((a &gt;&gt; 31) &amp; 0x01) * (((1 &lt;&lt; b) - 1) &lt;&lt; (32 - b)));
<a name="l01086"></a>01086         }
<a name="l01087"></a>01087 }
<a name="l01088"></a>01088 
<a name="l01089"></a>01089 <span class="keywordtype">void</span>
<a name="l01090"></a>01090 CPU::srl_emulate(uint32 instr, uint32 pc)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092         reg[rd(instr)] = srl(reg[rt(instr)], shamt(instr));
<a name="l01093"></a>01093 }
<a name="l01094"></a>01094 
<a name="l01095"></a>01095 <span class="keywordtype">void</span>
<a name="l01096"></a>01096 CPU::sra_emulate(uint32 instr, uint32 pc)
<a name="l01097"></a>01097 {
<a name="l01098"></a>01098         reg[rd(instr)] = sra(reg[rt(instr)], shamt(instr));
<a name="l01099"></a>01099 }
<a name="l01100"></a>01100 
<a name="l01101"></a>01101 <span class="keywordtype">void</span>
<a name="l01102"></a>01102 CPU::sllv_emulate(uint32 instr, uint32 pc)
<a name="l01103"></a>01103 {
<a name="l01104"></a>01104         reg[rd(instr)] = reg[rt(instr)] &lt;&lt; (reg[rs(instr)] &amp; 0x01f);
<a name="l01105"></a>01105 }
<a name="l01106"></a>01106 
<a name="l01107"></a>01107 <span class="keywordtype">void</span>
<a name="l01108"></a>01108 CPU::srlv_emulate(uint32 instr, uint32 pc)
<a name="l01109"></a>01109 {
<a name="l01110"></a>01110         reg[rd(instr)] = srl(reg[rt(instr)], reg[rs(instr)] &amp; 0x01f);
<a name="l01111"></a>01111 }
<a name="l01112"></a>01112 
<a name="l01113"></a>01113 <span class="keywordtype">void</span>
<a name="l01114"></a>01114 CPU::srav_emulate(uint32 instr, uint32 pc)
<a name="l01115"></a>01115 {
<a name="l01116"></a>01116         reg[rd(instr)] = sra(reg[rt(instr)], reg[rs(instr)] &amp; 0x01f);
<a name="l01117"></a>01117 }
<a name="l01118"></a>01118 
<a name="l01119"></a>01119 <span class="keywordtype">void</span>
<a name="l01120"></a>01120 CPU::jr_emulate(uint32 instr, uint32 pc)
<a name="l01121"></a>01121 {
<a name="l01122"></a>01122         <span class="keywordflow">if</span> (reg[rd(instr)] != 0) {
<a name="l01123"></a>01123                 exception(RI);
<a name="l01124"></a>01124                 <span class="keywordflow">return</span>;
<a name="l01125"></a>01125         }
<a name="l01126"></a>01126         delay_state = DELAYING;
<a name="l01127"></a>01127         delay_pc = reg[rs(instr)];
<a name="l01128"></a>01128 }
<a name="l01129"></a>01129 
<a name="l01130"></a>01130 <span class="keywordtype">void</span>
<a name="l01131"></a>01131 CPU::jalr_emulate(uint32 instr, uint32 pc)
<a name="l01132"></a>01132 {
<a name="l01133"></a>01133         delay_state = DELAYING;
<a name="l01134"></a>01134         delay_pc = reg[rs(instr)];
<a name="l01135"></a>01135         <span class="comment">/* RA gets addr of instr after delay slot (2 words after this one). */</span>
<a name="l01136"></a>01136         reg[rd(instr)] = pc + 8;
<a name="l01137"></a>01137 }
<a name="l01138"></a>01138 
<a name="l01139"></a>01139 <span class="keywordtype">void</span>
<a name="l01140"></a>01140 CPU::syscall_emulate(uint32 instr, uint32 pc)
<a name="l01141"></a>01141 {
<a name="l01142"></a>01142         exception(Sys);
<a name="l01143"></a>01143 }
<a name="l01144"></a>01144 
<a name="l01145"></a>01145 <span class="keywordtype">void</span>
<a name="l01146"></a>01146 CPU::break_emulate(uint32 instr, uint32 pc)
<a name="l01147"></a>01147 {
<a name="l01148"></a>01148         exception(Bp);
<a name="l01149"></a>01149 }
<a name="l01150"></a>01150 
<a name="l01151"></a>01151 <span class="keywordtype">void</span>
<a name="l01152"></a>01152 CPU::mfhi_emulate(uint32 instr, uint32 pc)
<a name="l01153"></a>01153 {
<a name="l01154"></a>01154         reg[rd(instr)] = hi;
<a name="l01155"></a>01155 }
<a name="l01156"></a>01156 
<a name="l01157"></a>01157 <span class="keywordtype">void</span>
<a name="l01158"></a>01158 CPU::mthi_emulate(uint32 instr, uint32 pc)
<a name="l01159"></a>01159 {
<a name="l01160"></a>01160         <span class="keywordflow">if</span> (rd(instr) != 0) {
<a name="l01161"></a>01161                 exception(RI);
<a name="l01162"></a>01162                 <span class="keywordflow">return</span>;
<a name="l01163"></a>01163         }
<a name="l01164"></a>01164         hi = reg[rs(instr)];
<a name="l01165"></a>01165 }
<a name="l01166"></a>01166 
<a name="l01167"></a>01167 <span class="keywordtype">void</span>
<a name="l01168"></a>01168 CPU::mflo_emulate(uint32 instr, uint32 pc)
<a name="l01169"></a>01169 {
<a name="l01170"></a>01170         reg[rd(instr)] = lo;
<a name="l01171"></a>01171 }
<a name="l01172"></a>01172 
<a name="l01173"></a>01173 <span class="keywordtype">void</span>
<a name="l01174"></a>01174 CPU::mtlo_emulate(uint32 instr, uint32 pc)
<a name="l01175"></a>01175 {
<a name="l01176"></a>01176         <span class="keywordflow">if</span> (rd(instr) != 0) {
<a name="l01177"></a>01177                 exception(RI);
<a name="l01178"></a>01178                 <span class="keywordflow">return</span>;
<a name="l01179"></a>01179         }
<a name="l01180"></a>01180         lo = reg[rs(instr)];
<a name="l01181"></a>01181 }
<a name="l01182"></a>01182 
<a name="l01183"></a>01183 <span class="keywordtype">void</span>
<a name="l01184"></a>01184 CPU::mult_emulate(uint32 instr, uint32 pc)
<a name="l01185"></a>01185 {
<a name="l01186"></a>01186         <span class="keywordflow">if</span> (rd(instr) != 0) {
<a name="l01187"></a>01187                 exception(RI);
<a name="l01188"></a>01188                 <span class="keywordflow">return</span>;
<a name="l01189"></a>01189         }
<a name="l01190"></a>01190         mult64s(&amp;hi, &amp;lo, reg[rs(instr)], reg[rt(instr)]);
<a name="l01191"></a>01191 }
<a name="l01192"></a>01192 
<a name="l01193"></a>01193 <span class="keywordtype">void</span>
<a name="l01194"></a>01194 CPU::mult64(uint32 *hi, uint32 *lo, uint32 n, uint32 m)
<a name="l01195"></a>01195 {
<a name="l01196"></a>01196 <span class="preprocessor">#ifdef HAVE_LONG_LONG</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span>        uint64 result;
<a name="l01198"></a>01198         result = ((uint64)n) * ((uint64)m);
<a name="l01199"></a>01199         *hi = (uint32) (result &gt;&gt; 32) &amp; 0x0;    <span class="comment">//???????</span>
<a name="l01200"></a>01200         *lo = (uint32) result;
<a name="l01201"></a>01201 <span class="preprocessor">#else </span><span class="comment">/* HAVE_LONG_LONG */</span>
<a name="l01202"></a>01202         <span class="comment">/*           n = (w &lt;&lt; 16) | x ; m = (y &lt;&lt; 16) | z</span>
<a name="l01203"></a>01203 <span class="comment">         *     w x   g = a + e ; h = b + f ; p = 65535</span>
<a name="l01204"></a>01204 <span class="comment">         *   X y z   c = (z * x) mod p</span>
<a name="l01205"></a>01205 <span class="comment">         *   -----   b = (z * w + ((z * x) div p)) mod p</span>
<a name="l01206"></a>01206 <span class="comment">         *   a b c   a = (z * w + ((z * x) div p)) div p</span>
<a name="l01207"></a>01207 <span class="comment">         * d e f     f = (y * x) mod p</span>
<a name="l01208"></a>01208 <span class="comment">         * -------   e = (y * w + ((y * x) div p)) mod p</span>
<a name="l01209"></a>01209 <span class="comment">         * i g h c   d = (y * w + ((y * x) div p)) div p</span>
<a name="l01210"></a>01210 <span class="comment">         */</span>
<a name="l01211"></a>01211         uint16 w,x,y,z,a,b,c,d,e,f,g,h,i;
<a name="l01212"></a>01212         uint32 p;
<a name="l01213"></a>01213         p = 65536;
<a name="l01214"></a>01214         w = (n &gt;&gt; 16) &amp; 0x0ffff;
<a name="l01215"></a>01215         x = n &amp; 0x0ffff;
<a name="l01216"></a>01216         y = (m &gt;&gt; 16) &amp; 0x0ffff;
<a name="l01217"></a>01217         z = m &amp; 0x0ffff;
<a name="l01218"></a>01218         c = (z * x) % p;
<a name="l01219"></a>01219         b = (z * w + ((z * x) / p)) % p;
<a name="l01220"></a>01220         a = (z * w + ((z * x) / p)) / p;
<a name="l01221"></a>01221         f = (y * x) % p;
<a name="l01222"></a>01222         e = (y * w + ((y * x) / p)) % p;
<a name="l01223"></a>01223         d = (y * w + ((y * x) / p)) / p;
<a name="l01224"></a>01224         h = (b + f) % p;
<a name="l01225"></a>01225         g = ((a + e) + ((b + f) / p)) % p;
<a name="l01226"></a>01226         i = d + (((a + e) + ((b + f) / p)) / p);
<a name="l01227"></a>01227         *hi = (i &lt;&lt; 16) | g;
<a name="l01228"></a>01228         *lo = (h &lt;&lt; 16) | c;
<a name="l01229"></a>01229 <span class="preprocessor">#endif </span><span class="comment">/* HAVE_LONG_LONG */</span>
<a name="l01230"></a>01230 }
<a name="l01231"></a>01231 
<a name="l01232"></a>01232 <span class="keywordtype">void</span>
<a name="l01233"></a>01233 CPU::mult64s(uint32 *hi, uint32 *lo, int32 n, int32 m)
<a name="l01234"></a>01234 {
<a name="l01235"></a>01235 <span class="preprocessor">#ifdef HAVE_LONG_LONG</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span>        int64 result;
<a name="l01237"></a>01237         result = ((int64)n) * ((int64)m);
<a name="l01238"></a>01238         *hi = (uint32) (result &gt;&gt; 32);
<a name="l01239"></a>01239         *lo = (uint32) result;
<a name="l01240"></a>01240 <span class="preprocessor">#else </span><span class="comment">/* HAVE_LONG_LONG */</span>
<a name="l01241"></a>01241         int32 result_sign = (n&lt;0)^(m&lt;0);
<a name="l01242"></a>01242         int32 n_abs = n;
<a name="l01243"></a>01243         int32 m_abs = m;
<a name="l01244"></a>01244 
<a name="l01245"></a>01245         <span class="keywordflow">if</span> (n_abs &lt; 0) n_abs = -n_abs;
<a name="l01246"></a>01246         <span class="keywordflow">if</span> (m_abs &lt; 0) m_abs = -m_abs;
<a name="l01247"></a>01247 
<a name="l01248"></a>01248         mult64(hi,lo,n_abs,m_abs);
<a name="l01249"></a>01249         <span class="keywordflow">if</span> (result_sign)
<a name="l01250"></a>01250         {
<a name="l01251"></a>01251                 *hi = ~*hi;
<a name="l01252"></a>01252                 *lo = ~*lo;
<a name="l01253"></a>01253                 <span class="keywordflow">if</span> (*lo &amp; 0x80000000)
<a name="l01254"></a>01254                 {
<a name="l01255"></a>01255                         *lo += 1;
<a name="l01256"></a>01256                         <span class="keywordflow">if</span> (!(*lo &amp; 0x80000000))
<a name="l01257"></a>01257                         {
<a name="l01258"></a>01258                                 *hi += 1;
<a name="l01259"></a>01259                         }
<a name="l01260"></a>01260                 }
<a name="l01261"></a>01261                 <span class="keywordflow">else</span>
<a name="l01262"></a>01262                 {
<a name="l01263"></a>01263                         *lo += 1;
<a name="l01264"></a>01264                 }
<a name="l01265"></a>01265         }
<a name="l01266"></a>01266 <span class="preprocessor">#endif </span><span class="comment">/* HAVE_LONG_LONG */</span>
<a name="l01267"></a>01267 }
<a name="l01268"></a>01268 
<a name="l01269"></a>01269 <span class="keywordtype">void</span>
<a name="l01270"></a>01270 CPU::multu_emulate(uint32 instr, uint32 pc)
<a name="l01271"></a>01271 {
<a name="l01272"></a>01272         <span class="keywordflow">if</span> (rd(instr) != 0) {
<a name="l01273"></a>01273                 exception(RI);
<a name="l01274"></a>01274                 <span class="keywordflow">return</span>;
<a name="l01275"></a>01275         }
<a name="l01276"></a>01276         mult64(&amp;hi, &amp;lo, reg[rs(instr)], reg[rt(instr)]);
<a name="l01277"></a>01277 }
<a name="l01278"></a>01278 
<a name="l01279"></a>01279 <span class="keywordtype">void</span>
<a name="l01280"></a>01280 CPU::div_emulate(uint32 instr, uint32 pc)
<a name="l01281"></a>01281 {
<a name="l01282"></a>01282         int32 signed_rs = (int32)reg[rs(instr)];
<a name="l01283"></a>01283         int32 signed_rt = (int32)reg[rt(instr)];
<a name="l01284"></a>01284         lo = signed_rs / signed_rt;
<a name="l01285"></a>01285         hi = signed_rs % signed_rt;
<a name="l01286"></a>01286 }
<a name="l01287"></a>01287 
<a name="l01288"></a>01288 <span class="keywordtype">void</span>
<a name="l01289"></a>01289 CPU::divu_emulate(uint32 instr, uint32 pc)
<a name="l01290"></a>01290 {
<a name="l01291"></a>01291         lo = reg[rs(instr)] / reg[rt(instr)];
<a name="l01292"></a>01292         hi = reg[rs(instr)] % reg[rt(instr)];
<a name="l01293"></a>01293 }
<a name="l01294"></a>01294 
<a name="l01295"></a>01295 <span class="keywordtype">void</span>
<a name="l01296"></a>01296 CPU::add_emulate(uint32 instr, uint32 pc)
<a name="l01297"></a>01297 {
<a name="l01298"></a>01298         int32 a, b, sum;
<a name="l01299"></a>01299         a = (int32)reg[rs(instr)];
<a name="l01300"></a>01300         b = (int32)reg[rt(instr)];
<a name="l01301"></a>01301         sum = a + b;
<a name="l01302"></a>01302         <span class="keywordflow">if</span> ((a &lt; 0 &amp;&amp; b &lt; 0 &amp;&amp; !(sum &lt; 0)) || (a &gt;= 0 &amp;&amp; b &gt;= 0 &amp;&amp; !(sum &gt;= 0))) {
<a name="l01303"></a>01303                 exception(Ov);
<a name="l01304"></a>01304                 <span class="keywordflow">return</span>;
<a name="l01305"></a>01305         } <span class="keywordflow">else</span> {
<a name="l01306"></a>01306                 reg[rd(instr)] = (uint32)sum;
<a name="l01307"></a>01307         }
<a name="l01308"></a>01308 }
<a name="l01309"></a>01309 
<a name="l01310"></a>01310 <span class="keywordtype">void</span>
<a name="l01311"></a>01311 CPU::addu_emulate(uint32 instr, uint32 pc)
<a name="l01312"></a>01312 {
<a name="l01313"></a>01313         int32 a, b, sum;
<a name="l01314"></a>01314         a = (int32)reg[rs(instr)];
<a name="l01315"></a>01315         b = (int32)reg[rt(instr)];
<a name="l01316"></a>01316         sum = a + b;
<a name="l01317"></a>01317         reg[rd(instr)] = (uint32)sum;
<a name="l01318"></a>01318 }
<a name="l01319"></a>01319 
<a name="l01320"></a>01320 <span class="keywordtype">void</span>
<a name="l01321"></a>01321 CPU::sub_emulate(uint32 instr, uint32 pc)
<a name="l01322"></a>01322 {
<a name="l01323"></a>01323         int32 a, b, diff;
<a name="l01324"></a>01324         a = (int32)reg[rs(instr)];
<a name="l01325"></a>01325         b = (int32)reg[rt(instr)];
<a name="l01326"></a>01326         diff = a - b;
<a name="l01327"></a>01327         <span class="keywordflow">if</span> ((a &lt; 0 &amp;&amp; !(b &lt; 0) &amp;&amp; !(diff &lt; 0)) || (!(a &lt; 0) &amp;&amp; b &lt; 0 &amp;&amp; diff &lt; 0)) {
<a name="l01328"></a>01328                 exception(Ov);
<a name="l01329"></a>01329                 <span class="keywordflow">return</span>;
<a name="l01330"></a>01330         } <span class="keywordflow">else</span> {
<a name="l01331"></a>01331                 reg[rd(instr)] = (uint32)diff;
<a name="l01332"></a>01332         }
<a name="l01333"></a>01333 }
<a name="l01334"></a>01334 
<a name="l01335"></a>01335 <span class="keywordtype">void</span>
<a name="l01336"></a>01336 CPU::subu_emulate(uint32 instr, uint32 pc)
<a name="l01337"></a>01337 {
<a name="l01338"></a>01338         int32 a, b, diff;
<a name="l01339"></a>01339         a = (int32)reg[rs(instr)];
<a name="l01340"></a>01340         b = (int32)reg[rt(instr)];
<a name="l01341"></a>01341         diff = a - b;
<a name="l01342"></a>01342         reg[rd(instr)] = (uint32)diff;
<a name="l01343"></a>01343 }
<a name="l01344"></a>01344 
<a name="l01345"></a>01345 <span class="keywordtype">void</span>
<a name="l01346"></a>01346 CPU::and_emulate(uint32 instr, uint32 pc)
<a name="l01347"></a>01347 {
<a name="l01348"></a>01348         reg[rd(instr)] = reg[rs(instr)] &amp; reg[rt(instr)];
<a name="l01349"></a>01349 }
<a name="l01350"></a>01350 
<a name="l01351"></a>01351 <span class="keywordtype">void</span>
<a name="l01352"></a>01352 CPU::or_emulate(uint32 instr, uint32 pc)
<a name="l01353"></a>01353 {
<a name="l01354"></a>01354         reg[rd(instr)] = reg[rs(instr)] | reg[rt(instr)];
<a name="l01355"></a>01355 }
<a name="l01356"></a>01356 
<a name="l01357"></a>01357 <span class="keywordtype">void</span>
<a name="l01358"></a>01358 CPU::xor_emulate(uint32 instr, uint32 pc)
<a name="l01359"></a>01359 {
<a name="l01360"></a>01360         reg[rd(instr)] = reg[rs(instr)] ^ reg[rt(instr)];
<a name="l01361"></a>01361 }
<a name="l01362"></a>01362 
<a name="l01363"></a>01363 <span class="keywordtype">void</span>
<a name="l01364"></a>01364 CPU::nor_emulate(uint32 instr, uint32 pc)
<a name="l01365"></a>01365 {
<a name="l01366"></a>01366         reg[rd(instr)] = ~(reg[rs(instr)] | reg[rt(instr)]);
<a name="l01367"></a>01367 }
<a name="l01368"></a>01368 
<a name="l01369"></a>01369 <span class="keywordtype">void</span>
<a name="l01370"></a>01370 CPU::slt_emulate(uint32 instr, uint32 pc)
<a name="l01371"></a>01371 {
<a name="l01372"></a>01372         int32 s_rs = (int32)reg[rs(instr)];
<a name="l01373"></a>01373         int32 s_rt = (int32)reg[rt(instr)];
<a name="l01374"></a>01374         <span class="keywordflow">if</span> (s_rs &lt; s_rt) {
<a name="l01375"></a>01375                 reg[rd(instr)] = 1;
<a name="l01376"></a>01376         } <span class="keywordflow">else</span> {
<a name="l01377"></a>01377                 reg[rd(instr)] = 0;
<a name="l01378"></a>01378         }
<a name="l01379"></a>01379 }
<a name="l01380"></a>01380 
<a name="l01381"></a>01381 <span class="keywordtype">void</span>
<a name="l01382"></a>01382 CPU::sltu_emulate(uint32 instr, uint32 pc)
<a name="l01383"></a>01383 {
<a name="l01384"></a>01384         <span class="keywordflow">if</span> (reg[rs(instr)] &lt; reg[rt(instr)]) {
<a name="l01385"></a>01385                 reg[rd(instr)] = 1;
<a name="l01386"></a>01386         } <span class="keywordflow">else</span> {
<a name="l01387"></a>01387                 reg[rd(instr)] = 0;
<a name="l01388"></a>01388         }
<a name="l01389"></a>01389 }
<a name="l01390"></a>01390 
<a name="l01391"></a>01391 <span class="keywordtype">void</span>
<a name="l01392"></a>01392 CPU::bltz_emulate(uint32 instr, uint32 pc)
<a name="l01393"></a>01393 {
<a name="l01394"></a>01394         <span class="keywordflow">if</span> ((int32)reg[rs(instr)] &lt; 0) {
<a name="l01395"></a>01395                 branch(instr, pc);
<a name="l01396"></a>01396         }
<a name="l01397"></a>01397 }
<a name="l01398"></a>01398 
<a name="l01399"></a>01399 <span class="keywordtype">void</span>
<a name="l01400"></a>01400 CPU::bgez_emulate(uint32 instr, uint32 pc)
<a name="l01401"></a>01401 {
<a name="l01402"></a>01402         <span class="keywordflow">if</span> ((int32)reg[rs(instr)] &gt;= 0) {
<a name="l01403"></a>01403                 branch(instr, pc);
<a name="l01404"></a>01404         }
<a name="l01405"></a>01405 }
<a name="l01406"></a>01406 
<a name="l01407"></a>01407 <span class="comment">/* As with JAL, BLTZAL and BGEZAL cause RA to get the address of the</span>
<a name="l01408"></a>01408 <span class="comment"> * instruction two words after the current one (pc + 8).</span>
<a name="l01409"></a>01409 <span class="comment"> */</span>
<a name="l01410"></a>01410 <span class="keywordtype">void</span>
<a name="l01411"></a>01411 CPU::bltzal_emulate(uint32 instr, uint32 pc)
<a name="l01412"></a>01412 {
<a name="l01413"></a>01413         reg[reg_ra] = pc + 8;
<a name="l01414"></a>01414         <span class="keywordflow">if</span> ((int32)reg[rs(instr)] &lt; 0) {
<a name="l01415"></a>01415                 branch(instr, pc);
<a name="l01416"></a>01416         }
<a name="l01417"></a>01417 }
<a name="l01418"></a>01418 
<a name="l01419"></a>01419 <span class="keywordtype">void</span>
<a name="l01420"></a>01420 CPU::bgezal_emulate(uint32 instr, uint32 pc)
<a name="l01421"></a>01421 {
<a name="l01422"></a>01422         reg[reg_ra] = pc + 8;
<a name="l01423"></a>01423         <span class="keywordflow">if</span> ((int32)reg[rs(instr)] &gt;= 0) {
<a name="l01424"></a>01424                 branch(instr, pc);
<a name="l01425"></a>01425         }
<a name="l01426"></a>01426 }
<a name="l01427"></a>01427 
<a name="l01428"></a>01428 <span class="comment">/* reserved instruction */</span>
<a name="l01429"></a>01429 <span class="keywordtype">void</span>
<a name="l01430"></a>01430 CPU::RI_emulate(uint32 instr, uint32 pc)
<a name="l01431"></a>01431 {
<a name="l01432"></a>01432         exception(RI);
<a name="l01433"></a>01433 }
<a name="l01434"></a>01434 
<a name="l01435"></a>01435 <span class="keywordtype">void</span>
<a name="l01436"></a>01436 CPU::write_trace_to_file ()
<a name="l01437"></a>01437 {
<a name="l01438"></a>01438         <span class="keyword">static</span> <span class="keywordtype">int</span> count = 0;
<a name="l01439"></a>01439         ++count;
<a name="l01440"></a>01440         <span class="keywordtype">char</span> filename[80];
<a name="l01441"></a>01441         sprintf (filename, <span class="stringliteral">&quot;traceout%d.txt&quot;</span>, count);
<a name="l01442"></a>01442         FILE *traceout = fopen (filename, <span class="stringliteral">&quot;w&quot;</span>);
<a name="l01443"></a>01443         <span class="keywordflow">for</span> (Trace::record_iterator ri = current_trace.rbegin (), re =
<a name="l01444"></a>01444          current_trace.rend (); ri != re; ++ri) {
<a name="l01445"></a>01445         <a class="code" href="structTrace_1_1Record.html">Trace::Record</a> &amp;tr = *ri;
<a name="l01446"></a>01446                 fprintf (traceout, <span class="stringliteral">&quot;(TraceRec (PC #x%08x) (Insn #x%08x) &quot;</span>, tr.pc, tr.instr);
<a name="l01447"></a>01447 
<a name="l01448"></a>01448                 <span class="keywordflow">if</span> (! tr.inputs.empty ()) {
<a name="l01449"></a>01449 
<a name="l01450"></a>01450                 fprintf (traceout, <span class="stringliteral">&quot;(Inputs (&quot;</span>);
<a name="l01451"></a>01451                 <span class="keywordflow">for</span> (std::vector&lt;Trace::Operand&gt;::iterator oi = tr.inputs.begin (),
<a name="l01452"></a>01452                         oe = tr.inputs.end (); oi != oe; ++oi) {
<a name="l01453"></a>01453                         <a class="code" href="structTrace_1_1Operand.html">Trace::Operand</a> &amp;op = *oi;
<a name="l01454"></a>01454                         <span class="keywordflow">if</span> (op.regno != -1) {
<a name="l01455"></a>01455                                 fprintf (traceout, <span class="stringliteral">&quot;(%s %d #x%08x) &quot;</span>, op.tag, op.regno, op.val);
<a name="l01456"></a>01456                         } <span class="keywordflow">else</span> {
<a name="l01457"></a>01457                                 fprintf (traceout, <span class="stringliteral">&quot;(%s #x%08x) &quot;</span>, op.tag, op.val);
<a name="l01458"></a>01458                         }
<a name="l01459"></a>01459                 }
<a name="l01460"></a>01460                 fprintf (traceout, <span class="stringliteral">&quot;))&quot;</span>);
<a name="l01461"></a>01461 
<a name="l01462"></a>01462                 }
<a name="l01463"></a>01463 
<a name="l01464"></a>01464                 <span class="keywordflow">if</span> (!tr.outputs.empty ()) {
<a name="l01465"></a>01465 
<a name="l01466"></a>01466                 fprintf (traceout, <span class="stringliteral">&quot;(Outputs (&quot;</span>);
<a name="l01467"></a>01467                 <span class="keywordflow">for</span> (std::vector&lt;Trace::Operand&gt;::iterator oi = tr.outputs.begin (),
<a name="l01468"></a>01468                         oe = tr.outputs.end (); oi != oe; ++oi) {
<a name="l01469"></a>01469                         <a class="code" href="structTrace_1_1Operand.html">Trace::Operand</a> &amp;op = *oi;
<a name="l01470"></a>01470                         <span class="keywordflow">if</span> (op.regno != -1) {
<a name="l01471"></a>01471                                 fprintf (traceout, <span class="stringliteral">&quot;(%s %d #x%08x) &quot;</span>, op.tag, op.regno, op.val);
<a name="l01472"></a>01472                         } <span class="keywordflow">else</span> {
<a name="l01473"></a>01473                                 fprintf (traceout, <span class="stringliteral">&quot;(%s #x%08x) &quot;</span>, op.tag, op.val);
<a name="l01474"></a>01474                         }
<a name="l01475"></a>01475                 }
<a name="l01476"></a>01476                 fprintf (traceout, <span class="stringliteral">&quot;))&quot;</span>);
<a name="l01477"></a>01477 
<a name="l01478"></a>01478                 }
<a name="l01479"></a>01479                 fprintf (traceout, <span class="stringliteral">&quot;)\n&quot;</span>);
<a name="l01480"></a>01480         }
<a name="l01481"></a>01481         <span class="comment">// print lastchanges</span>
<a name="l01482"></a>01482         fprintf (traceout, <span class="stringliteral">&quot;(LastChanges (&quot;</span>);
<a name="l01483"></a>01483         <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 32; ++i) { 
<a name="l01484"></a>01484                 <span class="keywordflow">if</span> (current_trace.last_change_for_reg.find (i) !=
<a name="l01485"></a>01485                                 current_trace.last_change_for_reg.end ()) {
<a name="l01486"></a>01486                         <a class="code" href="structlast__change.html">last_change</a> &amp;lc = current_trace.last_change_for_reg[i];
<a name="l01487"></a>01487                         fprintf (traceout,
<a name="l01488"></a>01488                                 <span class="stringliteral">&quot;(Reg %d PC %x Instr %x OldValue %x CurValue %x) &quot;</span>,
<a name="l01489"></a>01489                                 i, lc.pc, lc.instr, lc.old_value, reg[i]);
<a name="l01490"></a>01490                 }
<a name="l01491"></a>01491         }
<a name="l01492"></a>01492         fprintf (traceout, <span class="stringliteral">&quot;))\n&quot;</span>);
<a name="l01493"></a>01493         fclose (traceout);
<a name="l01494"></a>01494 }
<a name="l01495"></a>01495 
<a name="l01496"></a>01496 <span class="keywordtype">void</span>
<a name="l01497"></a>01497 CPU::maybe_dump_trace()
<a name="l01498"></a>01498 {
<a name="l01499"></a>01499         <span class="keywordflow">if</span> (opt_tracing)
<a name="l01500"></a>01500                 write_trace_to_file ();
<a name="l01501"></a>01501 }
<a name="l01502"></a>01502 
<a name="l01503"></a>01503 <span class="keywordtype">void</span>
<a name="l01504"></a>01504 CPU::start_tracing()
<a name="l01505"></a>01505 {
<a name="l01506"></a>01506         tracing = <span class="keyword">true</span>;
<a name="l01507"></a>01507         current_trace.clear ();
<a name="l01508"></a>01508 }
<a name="l01509"></a>01509 
<a name="l01510"></a>01510 <span class="keywordtype">void</span>
<a name="l01511"></a>01511 CPU::write_trace_instr_inputs (uint32 instr)
<a name="l01512"></a>01512 {
<a name="l01513"></a>01513     <span class="comment">// rs,rt:  add,addu,and,beq,bne,div,divu,mult,multu,nor,or,sb,sh,sllv,slt,</span>
<a name="l01514"></a>01514     <span class="comment">//         sltu,srav,srlv,sub,subu,sw,swl,swr,xor</span>
<a name="l01515"></a>01515     <span class="comment">// rs:     addi,addiu,andi,bgez,bgezal,bgtz,blez,bltz,bltzal,jal,jr,lb,lbu,</span>
<a name="l01516"></a>01516     <span class="comment">//         lh,lhu,lw,lwl,lwr,mthi,mtlo,ori,slti,sltiu,xori</span>
<a name="l01517"></a>01517     <span class="comment">// hi:     mfhi</span>
<a name="l01518"></a>01518     <span class="comment">// lo:     mflo</span>
<a name="l01519"></a>01519     <span class="comment">// rt:     mtc0</span>
<a name="l01520"></a>01520     <span class="comment">// rt,shamt: sll,sra,srl</span>
<a name="l01521"></a>01521         <span class="comment">// NOT HANDLED: syscall,break,jalr,cpone,cpthree,cptwo,cpzero,</span>
<a name="l01522"></a>01522         <span class="comment">//              j,lui,lwc1,lwc2,lwc3,mtc0,swc1,swc2,swc3</span>
<a name="l01523"></a>01523         <span class="keywordflow">switch</span>(opcode(instr))
<a name="l01524"></a>01524         {
<a name="l01525"></a>01525                 <span class="keywordflow">case</span> 0:
<a name="l01526"></a>01526                         <span class="keywordflow">switch</span>(funct(instr))
<a name="l01527"></a>01527                         {
<a name="l01528"></a>01528                                 <span class="keywordflow">case</span> 4: <span class="comment">//sllv</span>
<a name="l01529"></a>01529                                 <span class="keywordflow">case</span> 6: <span class="comment">//srlv</span>
<a name="l01530"></a>01530                                 <span class="keywordflow">case</span> 7: <span class="comment">//srav</span>
<a name="l01531"></a>01531                                 <span class="keywordflow">case</span> 24: <span class="comment">//mult</span>
<a name="l01532"></a>01532                                 <span class="keywordflow">case</span> 25: <span class="comment">//multu</span>
<a name="l01533"></a>01533                                 <span class="keywordflow">case</span> 26: <span class="comment">//div</span>
<a name="l01534"></a>01534                                 <span class="keywordflow">case</span> 27: <span class="comment">//divu</span>
<a name="l01535"></a>01535                                 <span class="keywordflow">case</span> 32: <span class="comment">//add</span>
<a name="l01536"></a>01536                                 <span class="keywordflow">case</span> 33: <span class="comment">//addu</span>
<a name="l01537"></a>01537                                 <span class="keywordflow">case</span> 34: <span class="comment">//sub</span>
<a name="l01538"></a>01538                                 <span class="keywordflow">case</span> 35: <span class="comment">//subu</span>
<a name="l01539"></a>01539                                 <span class="keywordflow">case</span> 36: <span class="comment">//and</span>
<a name="l01540"></a>01540                                 <span class="keywordflow">case</span> 37: <span class="comment">//or</span>
<a name="l01541"></a>01541                                 <span class="keywordflow">case</span> 38: <span class="comment">//xor</span>
<a name="l01542"></a>01542                                 <span class="keywordflow">case</span> 39: <span class="comment">//nor</span>
<a name="l01543"></a>01543                                 <span class="keywordflow">case</span> 42: <span class="comment">//slt</span>
<a name="l01544"></a>01544                                 <span class="keywordflow">case</span> 43: <span class="comment">//sltu</span>
<a name="l01545"></a>01545                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rs&quot;</span>,
<a name="l01546"></a>01546                         rs(instr), reg[rs(instr)]);
<a name="l01547"></a>01547                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rt&quot;</span>,
<a name="l01548"></a>01548                         rt(instr), reg[rt(instr)]);
<a name="l01549"></a>01549                                         <span class="keywordflow">break</span>;
<a name="l01550"></a>01550                                 <span class="keywordflow">case</span> 0: <span class="comment">//sll</span>
<a name="l01551"></a>01551                                 <span class="keywordflow">case</span> 2: <span class="comment">//srl</span>
<a name="l01552"></a>01552                                 <span class="keywordflow">case</span> 3: <span class="comment">//sra</span>
<a name="l01553"></a>01553                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rt&quot;</span>,
<a name="l01554"></a>01554                         rt(instr), reg[rt(instr)]);
<a name="l01555"></a>01555                                         <span class="keywordflow">break</span>;
<a name="l01556"></a>01556                                 <span class="keywordflow">case</span> 8: <span class="comment">//jr</span>
<a name="l01557"></a>01557                                 <span class="keywordflow">case</span> 17: <span class="comment">//mthi</span>
<a name="l01558"></a>01558                                 <span class="keywordflow">case</span> 19: <span class="comment">//mtlo</span>
<a name="l01559"></a>01559                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rs&quot;</span>,
<a name="l01560"></a>01560                         rs(instr), reg[rs(instr)]);
<a name="l01561"></a>01561                                         <span class="keywordflow">break</span>;
<a name="l01562"></a>01562                                 <span class="keywordflow">case</span> 16: <span class="comment">//mfhi</span>
<a name="l01563"></a>01563                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;hi&quot;</span>,
<a name="l01564"></a>01564                         hi);
<a name="l01565"></a>01565                                         <span class="keywordflow">break</span>;
<a name="l01566"></a>01566                                 <span class="keywordflow">case</span> 18: <span class="comment">//mflo</span>
<a name="l01567"></a>01567                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;lo&quot;</span>,
<a name="l01568"></a>01568                         lo);
<a name="l01569"></a>01569                                         <span class="keywordflow">break</span>;
<a name="l01570"></a>01570                         }
<a name="l01571"></a>01571                         <span class="keywordflow">break</span>;
<a name="l01572"></a>01572                 <span class="keywordflow">case</span> 1:
<a name="l01573"></a>01573                         <span class="keywordflow">switch</span>(rt(instr)) {
<a name="l01574"></a>01574                                 <span class="keywordflow">case</span> 0: <span class="comment">//bltz</span>
<a name="l01575"></a>01575                                 <span class="keywordflow">case</span> 1: <span class="comment">//bgez</span>
<a name="l01576"></a>01576                                 <span class="keywordflow">case</span> 16: <span class="comment">//bltzal</span>
<a name="l01577"></a>01577                                 <span class="keywordflow">case</span> 17: <span class="comment">//bgezal</span>
<a name="l01578"></a>01578                                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rs&quot;</span>,
<a name="l01579"></a>01579                         rs(instr), reg[rs(instr)]);
<a name="l01580"></a>01580                                         <span class="keywordflow">break</span>;
<a name="l01581"></a>01581                         }
<a name="l01582"></a>01582                         <span class="keywordflow">break</span>;
<a name="l01583"></a>01583                 <span class="keywordflow">case</span> 3: <span class="comment">//jal</span>
<a name="l01584"></a>01584                 <span class="keywordflow">case</span> 6: <span class="comment">//blez</span>
<a name="l01585"></a>01585                 <span class="keywordflow">case</span> 7: <span class="comment">//bgtz</span>
<a name="l01586"></a>01586                 <span class="keywordflow">case</span> 8: <span class="comment">//addi</span>
<a name="l01587"></a>01587                 <span class="keywordflow">case</span> 9: <span class="comment">//addiu</span>
<a name="l01588"></a>01588                 <span class="keywordflow">case</span> 12: <span class="comment">//andi</span>
<a name="l01589"></a>01589                 <span class="keywordflow">case</span> 32: <span class="comment">//lb</span>
<a name="l01590"></a>01590                 <span class="keywordflow">case</span> 33: <span class="comment">//lh</span>
<a name="l01591"></a>01591                 <span class="keywordflow">case</span> 35: <span class="comment">//lw</span>
<a name="l01592"></a>01592                 <span class="keywordflow">case</span> 36: <span class="comment">//lbu</span>
<a name="l01593"></a>01593                 <span class="keywordflow">case</span> 37: <span class="comment">//lhu</span>
<a name="l01594"></a>01594                 <span class="keywordflow">case</span> 40: <span class="comment">//sb</span>
<a name="l01595"></a>01595                 <span class="keywordflow">case</span> 41: <span class="comment">//sh</span>
<a name="l01596"></a>01596                 <span class="keywordflow">case</span> 42: <span class="comment">//swl</span>
<a name="l01597"></a>01597                 <span class="keywordflow">case</span> 43: <span class="comment">//sw</span>
<a name="l01598"></a>01598                 <span class="keywordflow">case</span> 46: <span class="comment">//swr</span>
<a name="l01599"></a>01599                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rs&quot;</span>,
<a name="l01600"></a>01600                                 rs(instr), reg[rs(instr)]);
<a name="l01601"></a>01601                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rt&quot;</span>,
<a name="l01602"></a>01602                                 rt(instr), reg[rt(instr)]);
<a name="l01603"></a>01603                         <span class="keywordflow">break</span>;
<a name="l01604"></a>01604                 <span class="keywordflow">case</span> 4: <span class="comment">//beq</span>
<a name="l01605"></a>01605                 <span class="keywordflow">case</span> 5: <span class="comment">//bne</span>
<a name="l01606"></a>01606                 <span class="keywordflow">case</span> 10: <span class="comment">//slti</span>
<a name="l01607"></a>01607                 <span class="keywordflow">case</span> 11: <span class="comment">//sltiu</span>
<a name="l01608"></a>01608                 <span class="keywordflow">case</span> 13: <span class="comment">//ori</span>
<a name="l01609"></a>01609                 <span class="keywordflow">case</span> 14: <span class="comment">//xori</span>
<a name="l01610"></a>01610                 <span class="keywordflow">case</span> 34: <span class="comment">//lwl</span>
<a name="l01611"></a>01611                 <span class="keywordflow">case</span> 38: <span class="comment">//lwr</span>
<a name="l01612"></a>01612                         current_trace_record.inputs_push_back_op(<span class="stringliteral">&quot;rs&quot;</span>,
<a name="l01613"></a>01613                                 rs(instr), reg[rs(instr)]);
<a name="l01614"></a>01614                         <span class="keywordflow">break</span>;
<a name="l01615"></a>01615         }
<a name="l01616"></a>01616 }
<a name="l01617"></a>01617 
<a name="l01618"></a>01618 
<a name="l01619"></a>01619 <span class="keywordtype">void</span>
<a name="l01620"></a>01620 CPU::write_trace_instr_outputs (uint32 instr)
<a name="l01621"></a>01621 {
<a name="l01622"></a>01622     <span class="comment">// hi,lo: div,divu,mult,multu</span>
<a name="l01623"></a>01623     <span class="comment">// hi:    mthi</span>
<a name="l01624"></a>01624     <span class="comment">// lo:    mtlo</span>
<a name="l01625"></a>01625     <span class="comment">// rt:    addi,addiu,andi,lb,lbu,lh,lhu,lui,lw,lwl,lwr,mfc0,ori,slti,sltiu,</span>
<a name="l01626"></a>01626     <span class="comment">//        xori</span>
<a name="l01627"></a>01627     <span class="comment">// rd:    add,addu,and,jalr,mfhi,mflo,nor,or,sllv,slt,sltu,sll,sra,srav,srl,</span>
<a name="l01628"></a>01628     <span class="comment">//        srlv,sub,subu,xor</span>
<a name="l01629"></a>01629     <span class="comment">// r31:   jal</span>
<a name="l01630"></a>01630         <span class="comment">// NOT HANDLED: syscall,break,jalr,cpone,cpthree,cptwo,cpzero,j,lwc1,lwc2,</span>
<a name="l01631"></a>01631     <span class="comment">//              lwc3,mtc0,swc1,swc2,swc3,jr,jalr,mfc0,bgtz,blez,sb,sh,sw,</span>
<a name="l01632"></a>01632     <span class="comment">//              swl,swr,beq,bne</span>
<a name="l01633"></a>01633         <span class="keywordflow">switch</span>(opcode(instr))
<a name="l01634"></a>01634         {
<a name="l01635"></a>01635                 <span class="keywordflow">case</span> 0:
<a name="l01636"></a>01636                         <span class="keywordflow">switch</span>(funct(instr))
<a name="l01637"></a>01637                         {
<a name="l01638"></a>01638                                 <span class="keywordflow">case</span> 26: <span class="comment">//div</span>
<a name="l01639"></a>01639                                 <span class="keywordflow">case</span> 27: <span class="comment">//divu</span>
<a name="l01640"></a>01640                                 <span class="keywordflow">case</span> 24: <span class="comment">//mult</span>
<a name="l01641"></a>01641                                 <span class="keywordflow">case</span> 25: <span class="comment">//multu</span>
<a name="l01642"></a>01642                                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;lo&quot;</span>,
<a name="l01643"></a>01643                         lo);
<a name="l01644"></a>01644                                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;hi&quot;</span>,
<a name="l01645"></a>01645                         hi);
<a name="l01646"></a>01646                                         <span class="keywordflow">break</span>;
<a name="l01647"></a>01647                                 <span class="keywordflow">case</span> 17: <span class="comment">//mthi</span>
<a name="l01648"></a>01648                                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;hi&quot;</span>,
<a name="l01649"></a>01649                         hi);
<a name="l01650"></a>01650                                         <span class="keywordflow">break</span>;
<a name="l01651"></a>01651                                 <span class="keywordflow">case</span> 19: <span class="comment">//mtlo</span>
<a name="l01652"></a>01652                                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;lo&quot;</span>,
<a name="l01653"></a>01653                         lo);
<a name="l01654"></a>01654                                         <span class="keywordflow">break</span>;
<a name="l01655"></a>01655                                 <span class="keywordflow">case</span> 32: <span class="comment">//add</span>
<a name="l01656"></a>01656                                 <span class="keywordflow">case</span> 33: <span class="comment">//addu</span>
<a name="l01657"></a>01657                                 <span class="keywordflow">case</span> 36: <span class="comment">//and</span>
<a name="l01658"></a>01658                                 <span class="keywordflow">case</span> 39: <span class="comment">//nor</span>
<a name="l01659"></a>01659                                 <span class="keywordflow">case</span> 37: <span class="comment">//or</span>
<a name="l01660"></a>01660                                 <span class="keywordflow">case</span> 4: <span class="comment">//sllv</span>
<a name="l01661"></a>01661                                 <span class="keywordflow">case</span> 42: <span class="comment">//slt</span>
<a name="l01662"></a>01662                                 <span class="keywordflow">case</span> 43: <span class="comment">//sltu</span>
<a name="l01663"></a>01663                                 <span class="keywordflow">case</span> 7: <span class="comment">//srav</span>
<a name="l01664"></a>01664                                 <span class="keywordflow">case</span> 6: <span class="comment">//srlv</span>
<a name="l01665"></a>01665                                 <span class="keywordflow">case</span> 34: <span class="comment">//sub</span>
<a name="l01666"></a>01666                                 <span class="keywordflow">case</span> 35: <span class="comment">//subu</span>
<a name="l01667"></a>01667                                 <span class="keywordflow">case</span> 38: <span class="comment">//xor</span>
<a name="l01668"></a>01668                                 <span class="keywordflow">case</span> 0: <span class="comment">//sll</span>
<a name="l01669"></a>01669                                 <span class="keywordflow">case</span> 3: <span class="comment">//sra</span>
<a name="l01670"></a>01670                                 <span class="keywordflow">case</span> 2: <span class="comment">//srl</span>
<a name="l01671"></a>01671                                 <span class="keywordflow">case</span> 16: <span class="comment">//mfhi</span>
<a name="l01672"></a>01672                                 <span class="keywordflow">case</span> 18: <span class="comment">//mflo</span>
<a name="l01673"></a>01673                                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;rd&quot;</span>,
<a name="l01674"></a>01674                         rd(instr),reg[rd(instr)]);
<a name="l01675"></a>01675                                         <span class="keywordflow">break</span>;
<a name="l01676"></a>01676                         }
<a name="l01677"></a>01677                         <span class="keywordflow">break</span>;
<a name="l01678"></a>01678                 <span class="keywordflow">case</span> 8: <span class="comment">//addi</span>
<a name="l01679"></a>01679                 <span class="keywordflow">case</span> 9: <span class="comment">//addiu</span>
<a name="l01680"></a>01680                 <span class="keywordflow">case</span> 12: <span class="comment">//andi</span>
<a name="l01681"></a>01681                 <span class="keywordflow">case</span> 32: <span class="comment">//lb</span>
<a name="l01682"></a>01682                 <span class="keywordflow">case</span> 36: <span class="comment">//lbu</span>
<a name="l01683"></a>01683                 <span class="keywordflow">case</span> 33: <span class="comment">//lh</span>
<a name="l01684"></a>01684                 <span class="keywordflow">case</span> 37: <span class="comment">//lhu</span>
<a name="l01685"></a>01685                 <span class="keywordflow">case</span> 35: <span class="comment">//lw</span>
<a name="l01686"></a>01686                 <span class="keywordflow">case</span> 34: <span class="comment">//lwl</span>
<a name="l01687"></a>01687                 <span class="keywordflow">case</span> 38: <span class="comment">//lwr</span>
<a name="l01688"></a>01688                 <span class="keywordflow">case</span> 13: <span class="comment">//ori</span>
<a name="l01689"></a>01689                 <span class="keywordflow">case</span> 10: <span class="comment">//slti</span>
<a name="l01690"></a>01690                 <span class="keywordflow">case</span> 11: <span class="comment">//sltiu</span>
<a name="l01691"></a>01691                 <span class="keywordflow">case</span> 14: <span class="comment">//xori</span>
<a name="l01692"></a>01692                 <span class="keywordflow">case</span> 15: <span class="comment">//lui</span>
<a name="l01693"></a>01693                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;rt&quot;</span>,rt(instr),
<a name="l01694"></a>01694                 reg[rt(instr)]);
<a name="l01695"></a>01695                         <span class="keywordflow">break</span>;
<a name="l01696"></a>01696                 <span class="keywordflow">case</span> 3: <span class="comment">//jal</span>
<a name="l01697"></a>01697                         current_trace_record.outputs_push_back_op(<span class="stringliteral">&quot;ra&quot;</span>,
<a name="l01698"></a>01698                 reg[reg_ra]);
<a name="l01699"></a>01699                         <span class="keywordflow">break</span>;
<a name="l01700"></a>01700         }
<a name="l01701"></a>01701 }
<a name="l01702"></a>01702 
<a name="l01703"></a>01703 <span class="keywordtype">void</span>
<a name="l01704"></a>01704 CPU::write_trace_record_1(uint32 pc, uint32 instr)
<a name="l01705"></a>01705 {
<a name="l01706"></a>01706         current_trace_record.clear ();
<a name="l01707"></a>01707         current_trace_record.pc = pc;
<a name="l01708"></a>01708         current_trace_record.instr = instr;
<a name="l01709"></a>01709         write_trace_instr_inputs (instr);
<a name="l01710"></a>01710         std::copy (&amp;reg[0], &amp;reg[32], &amp;current_trace_record.saved_reg[0]);
<a name="l01711"></a>01711 }
<a name="l01712"></a>01712 
<a name="l01713"></a>01713 <span class="keywordtype">void</span>
<a name="l01714"></a>01714 CPU::write_trace_record_2 (uint32 pc, uint32 instr)
<a name="l01715"></a>01715 {
<a name="l01716"></a>01716         write_trace_instr_outputs (instr);
<a name="l01717"></a>01717         <span class="comment">// which insn was the last to change each reg?</span>
<a name="l01718"></a>01718         <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 32; ++i) { 
<a name="l01719"></a>01719                 <span class="keywordflow">if</span> (current_trace_record.saved_reg[i] != reg[i]) {
<a name="l01720"></a>01720                         current_trace.last_change_for_reg[i] = last_change::make (pc, instr,
<a name="l01721"></a>01721                                 current_trace_record.saved_reg[i]);
<a name="l01722"></a>01722                 }
<a name="l01723"></a>01723         }
<a name="l01724"></a>01724         current_trace.push_back_record (current_trace_record);
<a name="l01725"></a>01725     <span class="keywordflow">if</span> (current_trace.record_size () &gt; opt_tracesize) {
<a name="l01726"></a>01726                 current_trace.pop_front_record ();
<a name="l01727"></a>01727         }
<a name="l01728"></a>01728 }
<a name="l01729"></a>01729 
<a name="l01730"></a>01730 uint32
<a name="l01731"></a>01731 CPU::stacktop()<span class="keyword"> const</span>
<a name="l01732"></a>01732 <span class="keyword"></span>{
<a name="l01733"></a>01733         <span class="keywordflow">return</span> reg[SP_REG];
<a name="l01734"></a>01734 }
<a name="l01735"></a>01735 
<a name="l01736"></a>01736 
<a name="l01737"></a>01737 <span class="keywordtype">void</span>
<a name="l01738"></a>01738 CPU::stop_tracing()
<a name="l01739"></a>01739 {
<a name="l01740"></a>01740         tracing = <span class="keyword">false</span>;
<a name="l01741"></a>01741 }
<a name="l01742"></a>01742 
<a name="l01743"></a>01743 <span class="comment">/* dispatching */</span>
<a name="l01744"></a>01744 <span class="keywordtype">void</span>
<a name="l01745"></a>01745 CPU::step()
<a name="l01746"></a>01746 {
<a name="l01747"></a>01747         uint32 real_pc;
<a name="l01748"></a>01748         <span class="keywordtype">bool</span> cacheable;
<a name="l01749"></a>01749         <span class="keyword">static</span> <span class="keyword">const</span> emulate_funptr opcodeJumpTable[] = {
<a name="l01750"></a>01750                 &amp;CPU::funct_emulate, &amp;CPU::regimm_emulate,
<a name="l01751"></a>01751                 &amp;CPU::j_emulate,     &amp;CPU::jal_emulate,
<a name="l01752"></a>01752                 &amp;CPU::beq_emulate,   &amp;CPU::bne_emulate,
<a name="l01753"></a>01753                 &amp;CPU::blez_emulate,  &amp;CPU::bgtz_emulate,
<a name="l01754"></a>01754                 &amp;CPU::addi_emulate,  &amp;CPU::addiu_emulate,
<a name="l01755"></a>01755                 &amp;CPU::slti_emulate,  &amp;CPU::sltiu_emulate,
<a name="l01756"></a>01756                 &amp;CPU::andi_emulate,  &amp;CPU::ori_emulate,
<a name="l01757"></a>01757                 &amp;CPU::xori_emulate,  &amp;CPU::lui_emulate,
<a name="l01758"></a>01758                 &amp;CPU::cpzero_emulate,&amp;CPU::cpone_emulate,
<a name="l01759"></a>01759                 &amp;CPU::cptwo_emulate, &amp;CPU::cpthree_emulate,
<a name="l01760"></a>01760                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01761"></a>01761                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01762"></a>01762                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01763"></a>01763                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01764"></a>01764                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01765"></a>01765                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01766"></a>01766                 &amp;CPU::lb_emulate,    &amp;CPU::lh_emulate,
<a name="l01767"></a>01767                 &amp;CPU::lwl_emulate,   &amp;CPU::lw_emulate,
<a name="l01768"></a>01768                 &amp;CPU::lbu_emulate,   &amp;CPU::lhu_emulate,
<a name="l01769"></a>01769                 &amp;CPU::lwr_emulate,   &amp;CPU::RI_emulate,
<a name="l01770"></a>01770                 &amp;CPU::sb_emulate,    &amp;CPU::sh_emulate,
<a name="l01771"></a>01771                 &amp;CPU::swl_emulate,   &amp;CPU::sw_emulate,
<a name="l01772"></a>01772                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01773"></a>01773                 &amp;CPU::swr_emulate,   &amp;CPU::RI_emulate,
<a name="l01774"></a>01774                 &amp;CPU::RI_emulate,    &amp;CPU::lwc1_emulate,
<a name="l01775"></a>01775                 &amp;CPU::lwc2_emulate,  &amp;CPU::lwc3_emulate,
<a name="l01776"></a>01776                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01777"></a>01777                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01778"></a>01778                 &amp;CPU::RI_emulate,    &amp;CPU::swc1_emulate,
<a name="l01779"></a>01779                 &amp;CPU::swc2_emulate,  &amp;CPU::swc3_emulate,
<a name="l01780"></a>01780                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate,
<a name="l01781"></a>01781                 &amp;CPU::RI_emulate,    &amp;CPU::RI_emulate
<a name="l01782"></a>01782         };
<a name="l01783"></a>01783 
<a name="l01784"></a>01784         <span class="comment">/* Clear exception_pending flag if it was set by a</span>
<a name="l01785"></a>01785 <span class="comment">         * prior instruction.</span>
<a name="l01786"></a>01786 <span class="comment">         */</span>
<a name="l01787"></a>01787         exception_pending = <span class="keyword">false</span>;
<a name="l01788"></a>01788 
<a name="l01789"></a>01789         <span class="comment">/* decrement Random register */</span>
<a name="l01790"></a>01790         cpzero-&gt;adjust_random();
<a name="l01791"></a>01791 
<a name="l01792"></a>01792         <span class="keywordflow">if</span> (opt_tracing &amp;&amp; !tracing &amp;&amp; pc == opt_tracestartpc)
<a name="l01793"></a>01793                 start_tracing();
<a name="l01794"></a>01794 
<a name="l01795"></a>01795         <span class="comment">/* save address of instruction responsible for exceptions which may occur */</span>
<a name="l01796"></a>01796         <span class="keywordflow">if</span> (delay_state != DELAYSLOT) {
<a name="l01797"></a>01797                 next_epc = pc;
<a name="l01798"></a>01798         }
<a name="l01799"></a>01799 
<a name="l01800"></a>01800         <span class="comment">/* get physical address of next instruction */</span>
<a name="l01801"></a>01801         real_pc = cpzero-&gt;address_trans(pc,INSTFETCH,&amp;cacheable, <span class="keyword">this</span>);
<a name="l01802"></a>01802         <span class="keywordflow">if</span> (exception_pending) {
<a name="l01803"></a>01803                 <span class="keywordflow">if</span> (opt_excmsg) {
<a name="l01804"></a>01804                         fprintf(stderr,
<a name="l01805"></a>01805                                 <span class="stringliteral">&quot;** PC address translation caused the exception! **\n&quot;</span>);
<a name="l01806"></a>01806                 }
<a name="l01807"></a>01807                 <span class="keywordflow">goto</span> out;
<a name="l01808"></a>01808         }
<a name="l01809"></a>01809 
<a name="l01810"></a>01810         <span class="comment">/* get next instruction */</span>
<a name="l01811"></a>01811         instr = mem-&gt;fetch_word(real_pc,INSTFETCH,cacheable, <span class="keyword">this</span>);
<a name="l01812"></a>01812         <span class="keywordflow">if</span> (exception_pending) {
<a name="l01813"></a>01813                 <span class="keywordflow">if</span> (opt_excmsg) {
<a name="l01814"></a>01814                         fprintf(stderr, <span class="stringliteral">&quot;** Instruction fetch caused the exception! **\n&quot;</span>);
<a name="l01815"></a>01815                 }
<a name="l01816"></a>01816                 <span class="keywordflow">goto</span> out;
<a name="l01817"></a>01817         }
<a name="l01818"></a>01818 
<a name="l01819"></a>01819         <span class="comment">/* diagnostic output - display disassembly of instr */</span>
<a name="l01820"></a>01820         <span class="keywordflow">if</span> (opt_instdump) {
<a name="l01821"></a>01821                 fprintf(stderr,<span class="stringliteral">&quot;PC=0x%08x [%08x]\t%08x &quot;</span>,pc,real_pc,instr);
<a name="l01822"></a>01822                 machine-&gt;disasm-&gt;disassemble(pc,instr);
<a name="l01823"></a>01823         }
<a name="l01824"></a>01824 
<a name="l01825"></a>01825         <span class="comment">/* first half of trace recording for this instruction */</span>
<a name="l01826"></a>01826         <span class="keywordflow">if</span> (opt_tracing &amp;&amp; tracing)
<a name="l01827"></a>01827                 write_trace_record_1 (pc, instr);
<a name="l01828"></a>01828 
<a name="l01829"></a>01829         <span class="comment">/* Check for a (hardware or software) interrupt */</span>
<a name="l01830"></a>01830         <span class="keywordflow">if</span> (cpzero-&gt;interrupt_pending()) {
<a name="l01831"></a>01831                 exception(Int);
<a name="l01832"></a>01832                 <span class="keywordflow">goto</span> out;
<a name="l01833"></a>01833         }
<a name="l01834"></a>01834 
<a name="l01835"></a>01835         <span class="comment">/* Jump to the appropriate emulation function. */</span>
<a name="l01836"></a>01836         (this-&gt;*opcodeJumpTable[opcode(instr)])(instr, pc);
<a name="l01837"></a>01837 
<a name="l01838"></a>01838 out:
<a name="l01839"></a>01839         <span class="comment">/* Register zero must always be zero; this instruction forces this. */</span>
<a name="l01840"></a>01840         reg[reg_zero] = 0;
<a name="l01841"></a>01841 
<a name="l01842"></a>01842         <span class="comment">/* 2nd half of trace recording for this instruction */</span>
<a name="l01843"></a>01843         <span class="keywordflow">if</span> (opt_tracing &amp;&amp; tracing) {
<a name="l01844"></a>01844                 write_trace_record_2 (pc, instr);
<a name="l01845"></a>01845                 <span class="keywordflow">if</span> (pc == opt_traceendpc)
<a name="l01846"></a>01846                         stop_tracing();
<a name="l01847"></a>01847         }
<a name="l01848"></a>01848 
<a name="l01849"></a>01849         <span class="comment">/* If there is an exception pending, we return now, so that we don&#39;t</span>
<a name="l01850"></a>01850 <span class="comment">         * clobber the exception vector.</span>
<a name="l01851"></a>01851 <span class="comment">         */</span>
<a name="l01852"></a>01852         <span class="keywordflow">if</span> (exception_pending) {
<a name="l01853"></a>01853                 <span class="comment">/* Instruction at beginning of exception handler is NOT in</span>
<a name="l01854"></a>01854 <span class="comment">                 * delay slot, no matter what the last instruction was.</span>
<a name="l01855"></a>01855 <span class="comment">                 */</span>
<a name="l01856"></a>01856                 delay_state = NORMAL;
<a name="l01857"></a>01857                 <span class="keywordflow">return</span>;
<a name="l01858"></a>01858         }
<a name="l01859"></a>01859 
<a name="l01860"></a>01860         <span class="comment">/* increment PC */</span>
<a name="l01861"></a>01861         <span class="keywordflow">if</span> (delay_state == DELAYING) {
<a name="l01862"></a>01862                 <span class="comment">/* This instruction caused a branch to be taken.</span>
<a name="l01863"></a>01863 <span class="comment">                 * The next instruction is in the delay slot.</span>
<a name="l01864"></a>01864 <span class="comment">                 * The next instruction EPC will be PC - 4.</span>
<a name="l01865"></a>01865 <span class="comment">                 */</span>
<a name="l01866"></a>01866                 delay_state = DELAYSLOT;
<a name="l01867"></a>01867                 pc = pc + 4;
<a name="l01868"></a>01868         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (delay_state == DELAYSLOT) {
<a name="l01869"></a>01869                 <span class="comment">/* This instruction was executed in a delay slot.</span>
<a name="l01870"></a>01870 <span class="comment">                 * The next instruction is on the other end of the branch.</span>
<a name="l01871"></a>01871 <span class="comment">                 * The next instruction EPC will be PC.</span>
<a name="l01872"></a>01872 <span class="comment">                 */</span>
<a name="l01873"></a>01873                 <span class="keywordflow">if</span> (delay_pc == 0)
<a name="l01874"></a>01874                         warning (<span class="stringliteral">&quot;Jumped to zero (jump was at 0x%x)\n&quot;</span>, pc - 4);
<a name="l01875"></a>01875                 delay_state = NORMAL;
<a name="l01876"></a>01876                 pc = delay_pc;
<a name="l01877"></a>01877         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (delay_state == NORMAL) {
<a name="l01878"></a>01878                 <span class="comment">/* No branch; next instruction is next word.</span>
<a name="l01879"></a>01879 <span class="comment">                 * Next instruction EPC is PC.</span>
<a name="l01880"></a>01880 <span class="comment">                 */</span>
<a name="l01881"></a>01881                 pc = pc + 4;
<a name="l01882"></a>01882         }
<a name="l01883"></a>01883 }
<a name="l01884"></a>01884 
<a name="l01885"></a>01885 <span class="keywordtype">void</span>
<a name="l01886"></a>01886 CPU::funct_emulate(uint32 instr, uint32 pc)
<a name="l01887"></a>01887 {
<a name="l01888"></a>01888         <span class="keyword">static</span> <span class="keyword">const</span> emulate_funptr functJumpTable[] = {
<a name="l01889"></a>01889                 &amp;CPU::sll_emulate,     &amp;CPU::RI_emulate,
<a name="l01890"></a>01890                 &amp;CPU::srl_emulate,     &amp;CPU::sra_emulate,
<a name="l01891"></a>01891                 &amp;CPU::sllv_emulate,    &amp;CPU::RI_emulate,
<a name="l01892"></a>01892                 &amp;CPU::srlv_emulate,    &amp;CPU::srav_emulate,
<a name="l01893"></a>01893                 &amp;CPU::jr_emulate,      &amp;CPU::jalr_emulate,
<a name="l01894"></a>01894                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01895"></a>01895                 &amp;CPU::syscall_emulate, &amp;CPU::break_emulate,
<a name="l01896"></a>01896                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01897"></a>01897                 &amp;CPU::mfhi_emulate,    &amp;CPU::mthi_emulate,
<a name="l01898"></a>01898                 &amp;CPU::mflo_emulate,    &amp;CPU::mtlo_emulate,
<a name="l01899"></a>01899                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01900"></a>01900                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01901"></a>01901                 &amp;CPU::mult_emulate,    &amp;CPU::multu_emulate,
<a name="l01902"></a>01902                 &amp;CPU::div_emulate,     &amp;CPU::divu_emulate,
<a name="l01903"></a>01903                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01904"></a>01904                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01905"></a>01905                 &amp;CPU::add_emulate,     &amp;CPU::addu_emulate,
<a name="l01906"></a>01906                 &amp;CPU::sub_emulate,     &amp;CPU::subu_emulate,
<a name="l01907"></a>01907                 &amp;CPU::and_emulate,     &amp;CPU::or_emulate,
<a name="l01908"></a>01908                 &amp;CPU::xor_emulate,     &amp;CPU::nor_emulate,
<a name="l01909"></a>01909                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01910"></a>01910                 &amp;CPU::slt_emulate,     &amp;CPU::sltu_emulate,
<a name="l01911"></a>01911                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01912"></a>01912                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01913"></a>01913                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01914"></a>01914                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01915"></a>01915                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01916"></a>01916                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01917"></a>01917                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01918"></a>01918                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01919"></a>01919                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate,
<a name="l01920"></a>01920                 &amp;CPU::RI_emulate,      &amp;CPU::RI_emulate
<a name="l01921"></a>01921         };
<a name="l01922"></a>01922         (this-&gt;*functJumpTable[funct(instr)])(instr, pc);
<a name="l01923"></a>01923 }
<a name="l01924"></a>01924 
<a name="l01925"></a>01925 <span class="keywordtype">void</span>
<a name="l01926"></a>01926 CPU::regimm_emulate(uint32 instr, uint32 pc)
<a name="l01927"></a>01927 {
<a name="l01928"></a>01928         <span class="keywordflow">switch</span>(rt(instr))
<a name="l01929"></a>01929         {
<a name="l01930"></a>01930                 <span class="keywordflow">case</span> 0: bltz_emulate(instr, pc); <span class="keywordflow">break</span>;
<a name="l01931"></a>01931                 <span class="keywordflow">case</span> 1: bgez_emulate(instr, pc); <span class="keywordflow">break</span>;
<a name="l01932"></a>01932                 <span class="keywordflow">case</span> 16: bltzal_emulate(instr, pc); <span class="keywordflow">break</span>;
<a name="l01933"></a>01933                 <span class="keywordflow">case</span> 17: bgezal_emulate(instr, pc); <span class="keywordflow">break</span>;
<a name="l01934"></a>01934                 <span class="keywordflow">default</span>: exception(RI); <span class="keywordflow">break</span>; <span class="comment">/* reserved instruction */</span>
<a name="l01935"></a>01935         }
<a name="l01936"></a>01936 }
<a name="l01937"></a>01937 
<a name="l01938"></a>01938 <span class="comment">/* Debug functions.</span>
<a name="l01939"></a>01939 <span class="comment"> *</span>
<a name="l01940"></a>01940 <span class="comment"> * These functions are primarily intended to support the Debug class,</span>
<a name="l01941"></a>01941 <span class="comment"> * which interfaces with GDB&#39;s remote serial protocol.</span>
<a name="l01942"></a>01942 <span class="comment"> */</span>
<a name="l01943"></a>01943 
<a name="l01944"></a>01944 <span class="comment">/* Copy registers into an ASCII-encoded packet of hex numbers to send</span>
<a name="l01945"></a>01945 <span class="comment"> * to the remote GDB, and return the packet (allocated with malloc).</span>
<a name="l01946"></a>01946 <span class="comment"> */</span>
<a name="l01947"></a>01947 <span class="keywordtype">char</span> *
<a name="l01948"></a>01948 CPU::debug_registers_to_packet(<span class="keywordtype">void</span>)
<a name="l01949"></a>01949 {
<a name="l01950"></a>01950         <span class="keywordtype">char</span> *packet = <span class="keyword">new</span> <span class="keywordtype">char</span> [PBUFSIZ];
<a name="l01951"></a>01951         <span class="keywordtype">int</span> i, r;
<a name="l01952"></a>01952 
<a name="l01953"></a>01953         <span class="comment">/* order of regs:  (gleaned from gdb/gdb/config/mips/tm-mips.h)</span>
<a name="l01954"></a>01954 <span class="comment">         * </span>
<a name="l01955"></a>01955 <span class="comment">         * cpu-&gt;reg[0]...cpu-&gt;reg[31]</span>
<a name="l01956"></a>01956 <span class="comment">         * cpzero-&gt;reg[Status]</span>
<a name="l01957"></a>01957 <span class="comment">         * cpu-&gt;lo</span>
<a name="l01958"></a>01958 <span class="comment">         * cpu-&gt;hi</span>
<a name="l01959"></a>01959 <span class="comment">         * cpzero-&gt;reg[BadVAddr]</span>
<a name="l01960"></a>01960 <span class="comment">         * cpzero-&gt;reg[Cause]</span>
<a name="l01961"></a>01961 <span class="comment">         * cpu-&gt;pc</span>
<a name="l01962"></a>01962 <span class="comment">         * fpu stuff: 35 zeroes (Unimplemented registers read as</span>
<a name="l01963"></a>01963 <span class="comment">         *  all bits zero.)</span>
<a name="l01964"></a>01964 <span class="comment">         */</span>
<a name="l01965"></a>01965         packet[0] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l01966"></a>01966         r = 0;
<a name="l01967"></a>01967         <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++) {
<a name="l01968"></a>01968           debug_packet_push_word(packet, reg[i]); r++;
<a name="l01969"></a>01969         }
<a name="l01970"></a>01970         uint32 sr, bad, cause;
<a name="l01971"></a>01971         cpzero-&gt;read_debug_info(&amp;sr, &amp;bad, &amp;cause);
<a name="l01972"></a>01972         debug_packet_push_word(packet, sr); r++;
<a name="l01973"></a>01973         debug_packet_push_word(packet, lo); r++;
<a name="l01974"></a>01974         debug_packet_push_word(packet, hi); r++;
<a name="l01975"></a>01975         debug_packet_push_word(packet, bad); r++;
<a name="l01976"></a>01976         debug_packet_push_word(packet, cause); r++;
<a name="l01977"></a>01977         debug_packet_push_word(packet, pc); r++;
<a name="l01978"></a>01978         <span class="keywordflow">for</span> (; r &lt; 90; r++) <span class="comment">/* unimplemented regs at end */</span>
<a name="l01979"></a>01979           debug_packet_push_word(packet, 0);
<a name="l01980"></a>01980         <span class="keywordflow">return</span> packet;
<a name="l01981"></a>01981 }
<a name="l01982"></a>01982 
<a name="l01983"></a>01983 <span class="comment">/* Copy the register values in the ASCII-encoded hex PACKET received from</span>
<a name="l01984"></a>01984 <span class="comment"> * the remote GDB and store them in the appropriate registers.</span>
<a name="l01985"></a>01985 <span class="comment"> */</span>
<a name="l01986"></a>01986 <span class="keywordtype">void</span>
<a name="l01987"></a>01987 CPU::debug_packet_to_registers(<span class="keywordtype">char</span> *packet)
<a name="l01988"></a>01988 {
<a name="l01989"></a>01989         <span class="keywordtype">int</span> i;
<a name="l01990"></a>01990 
<a name="l01991"></a>01991         <span class="keywordflow">for</span> (i = 0; i &lt; 32; i++)
<a name="l01992"></a>01992                 reg[i] = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l01993"></a>01993         uint32 sr, bad, cause;
<a name="l01994"></a>01994         sr = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l01995"></a>01995         lo = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l01996"></a>01996         hi = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l01997"></a>01997         bad = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l01998"></a>01998         cause = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l01999"></a>01999         pc = machine-&gt;dbgr-&gt;packet_pop_word(&amp;packet);
<a name="l02000"></a>02000         cpzero-&gt;write_debug_info(sr, bad, cause);
<a name="l02001"></a>02001 }
<a name="l02002"></a>02002 
<a name="l02003"></a>02003 <span class="comment">/* Returns the exception code of any pending exception, or 0 if no</span>
<a name="l02004"></a>02004 <span class="comment"> * exception is pending.</span>
<a name="l02005"></a>02005 <span class="comment"> */</span>
<a name="l02006"></a>02006 uint8
<a name="l02007"></a>02007 CPU::pending_exception(<span class="keywordtype">void</span>)
<a name="l02008"></a>02008 {
<a name="l02009"></a>02009         uint32 sr, bad, cause;
<a name="l02010"></a>02010 
<a name="l02011"></a>02011         <span class="keywordflow">if</span> (! exception_pending) <span class="keywordflow">return</span> 0;
<a name="l02012"></a>02012         cpzero-&gt;read_debug_info(&amp;sr, &amp;bad, &amp;cause);
<a name="l02013"></a>02013         <span class="keywordflow">return</span> ((cause &amp; Cause_ExcCode_MASK) &gt;&gt; 2);
<a name="l02014"></a>02014 }
<a name="l02015"></a>02015 
<a name="l02016"></a>02016 <span class="comment">/* Sets the program counter register to the value given in NEWPC. */</span>
<a name="l02017"></a>02017 <span class="keywordtype">void</span>
<a name="l02018"></a>02018 CPU::debug_set_pc(uint32 newpc)
<a name="l02019"></a>02019 {
<a name="l02020"></a>02020         pc = newpc;
<a name="l02021"></a>02021 }
<a name="l02022"></a>02022 
<a name="l02023"></a>02023 <span class="comment">/* Returns the current program counter register. */</span>
<a name="l02024"></a>02024 uint32
<a name="l02025"></a>02025 CPU::debug_get_pc(<span class="keywordtype">void</span>)
<a name="l02026"></a>02026 {
<a name="l02027"></a>02027         <span class="keywordflow">return</span> pc;
<a name="l02028"></a>02028 }
<a name="l02029"></a>02029 
<a name="l02030"></a>02030 <span class="keywordtype">void</span>
<a name="l02031"></a>02031 CPU::debug_packet_push_word(<span class="keywordtype">char</span> *packet, uint32 n)
<a name="l02032"></a>02032 {
<a name="l02033"></a>02033         <span class="keywordflow">if</span> (!opt_bigendian)
<a name="l02034"></a>02034                 n = mem-&gt;swap_word(n);
<a name="l02035"></a>02035         <span class="keywordtype">char</span> packetpiece[10];
<a name="l02036"></a>02036         sprintf(packetpiece, <span class="stringliteral">&quot;%08x&quot;</span>, n);
<a name="l02037"></a>02037         strcat(packet, packetpiece);
<a name="l02038"></a>02038 }
<a name="l02039"></a>02039 
<a name="l02040"></a>02040 <span class="keywordtype">void</span>
<a name="l02041"></a>02041 CPU::debug_packet_push_byte(<span class="keywordtype">char</span> *packet, uint8 n)
<a name="l02042"></a>02042 {
<a name="l02043"></a>02043         <span class="keywordtype">char</span> packetpiece[4];
<a name="l02044"></a>02044         sprintf(packetpiece, <span class="stringliteral">&quot;%02x&quot;</span>, n);
<a name="l02045"></a>02045         strcat(packet, packetpiece);
<a name="l02046"></a>02046 }
<a name="l02047"></a>02047 
<a name="l02048"></a>02048 <span class="comment">/* Fetch LEN bytes starting from virtual address ADDR into the packet</span>
<a name="l02049"></a>02049 <span class="comment"> * PACKET, sending exceptions (if any) to CLIENT. Returns -1 if an exception</span>
<a name="l02050"></a>02050 <span class="comment"> * was encountered, 0 otherwise.  If an exception was encountered, the</span>
<a name="l02051"></a>02051 <span class="comment"> * contents of PACKET are undefined, and CLIENT-&gt;exception() will have</span>
<a name="l02052"></a>02052 <span class="comment"> * been called.</span>
<a name="l02053"></a>02053 <span class="comment"> */</span>
<a name="l02054"></a>02054 <span class="keywordtype">int</span>
<a name="l02055"></a>02055 CPU::debug_fetch_region(uint32 addr, uint32 len, <span class="keywordtype">char</span> *packet,
<a name="l02056"></a>02056         <a class="code" href="classDeviceExc.html">DeviceExc</a> *client)
<a name="l02057"></a>02057 {
<a name="l02058"></a>02058         uint8 byte;
<a name="l02059"></a>02059         uint32 real_addr;
<a name="l02060"></a>02060         <span class="keywordtype">bool</span> cacheable = <span class="keyword">false</span>;
<a name="l02061"></a>02061 
<a name="l02062"></a>02062         <span class="keywordflow">for</span> (; len; addr++, len--) {
<a name="l02063"></a>02063                 real_addr = cpzero-&gt;address_trans(addr, DATALOAD, &amp;cacheable, client);
<a name="l02064"></a>02064                 <span class="comment">/* Stop now and return an error code if translation</span>
<a name="l02065"></a>02065 <span class="comment">                 * caused an exception.</span>
<a name="l02066"></a>02066 <span class="comment">                 */</span>
<a name="l02067"></a>02067                 <span class="keywordflow">if</span> (client-&gt;exception_pending) {
<a name="l02068"></a>02068                         <span class="keywordflow">return</span> -1;
<a name="l02069"></a>02069                 }
<a name="l02070"></a>02070                 byte = mem-&gt;fetch_byte(real_addr, <span class="keyword">true</span>, client);
<a name="l02071"></a>02071                 <span class="comment">/* Stop now and return an error code if the fetch</span>
<a name="l02072"></a>02072 <span class="comment">                 * caused an exception.</span>
<a name="l02073"></a>02073 <span class="comment">                 */</span>
<a name="l02074"></a>02074                 <span class="keywordflow">if</span> (client-&gt;exception_pending) {
<a name="l02075"></a>02075                         <span class="keywordflow">return</span> -1;
<a name="l02076"></a>02076                 }
<a name="l02077"></a>02077                 debug_packet_push_byte(packet, byte);
<a name="l02078"></a>02078         }
<a name="l02079"></a>02079         <span class="keywordflow">return</span> 0;
<a name="l02080"></a>02080 }
<a name="l02081"></a>02081 
<a name="l02082"></a>02082 <span class="comment">/* Store LEN bytes starting from virtual address ADDR from data in the packet</span>
<a name="l02083"></a>02083 <span class="comment"> * PACKET, sending exceptions (if any) to CLIENT. Returns -1 if an exception</span>
<a name="l02084"></a>02084 <span class="comment"> * was encountered, 0 otherwise.  If an exception was encountered, the</span>
<a name="l02085"></a>02085 <span class="comment"> * contents of the region of virtual memory from ADDR to ADDR+LEN are undefined,</span>
<a name="l02086"></a>02086 <span class="comment"> * and CLIENT-&gt;exception() will have been called.</span>
<a name="l02087"></a>02087 <span class="comment"> */</span>
<a name="l02088"></a>02088 <span class="keywordtype">int</span>
<a name="l02089"></a>02089 CPU::debug_store_region(uint32 addr, uint32 len, <span class="keywordtype">char</span> *packet,
<a name="l02090"></a>02090         <a class="code" href="classDeviceExc.html">DeviceExc</a> *client)
<a name="l02091"></a>02091 {
<a name="l02092"></a>02092         uint8 byte;
<a name="l02093"></a>02093         uint32 real_addr;
<a name="l02094"></a>02094         <span class="keywordtype">bool</span> cacheable = <span class="keyword">false</span>;
<a name="l02095"></a>02095 
<a name="l02096"></a>02096         <span class="keywordflow">for</span> (; len; addr++, len--) {
<a name="l02097"></a>02097                 byte = machine-&gt;dbgr-&gt;packet_pop_byte(&amp;packet);
<a name="l02098"></a>02098                 real_addr = cpzero-&gt;address_trans(addr, DATALOAD, &amp;cacheable, client);
<a name="l02099"></a>02099                 <span class="keywordflow">if</span> (client-&gt;exception_pending) {
<a name="l02100"></a>02100                         <span class="keywordflow">return</span> -1;
<a name="l02101"></a>02101                 }
<a name="l02102"></a>02102                 mem-&gt;store_byte(real_addr, byte, <span class="keyword">true</span>, client);
<a name="l02103"></a>02103                 <span class="keywordflow">if</span> (client-&gt;exception_pending) {
<a name="l02104"></a>02104                         <span class="keywordflow">return</span> -1;
<a name="l02105"></a>02105                 }
<a name="l02106"></a>02106         }
<a name="l02107"></a>02107         <span class="keywordflow">return</span> 0;
<a name="l02108"></a>02108 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Functions</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Dec 18 17:22:25 2013 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
