# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.ip_user_files/bd/addsubx8/ipshared/79aa/sources_1/new/addsub.v" \
"../../../../ALU.ip_user_files/bd/addsubx8/ip/addsubx8_addsub_0_0/sim/addsubx8_addsub_0_0.v" \
"../../../../ALU.ip_user_files/bd/addsubx8/sim/addsubx8.v" \
"../../../../ALU.srcs/sources_1/bd/addsubx8/hdl/addsubx8_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
