SOC15_REG_OFFSET,FUNC_0
SOC15_WAIT_ON_RREG,FUNC_1
UVD,VAR_0
UVD_LMI_STATUS__READ_CLEAN_MASK,VAR_1
UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK,VAR_2
UVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK,VAR_3
UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK,VAR_4
UVD_LMI_STATUS__WRITE_CLEAN_MASK,VAR_5
UVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK,VAR_6
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK,VAR_7
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK,VAR_8
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,VAR_9
UVD_STATUS__IDLE,VAR_10
UVD_VCPU_CNTL__CLK_EN_MASK,VAR_11
WREG32_P,FUNC_2
WREG32_SOC15,FUNC_3
mmUVD_LMI_STATUS,VAR_12
mmUVD_SOFT_RESET,VAR_13
mmUVD_STATUS,VAR_14
mmUVD_VCPU_CNTL,VAR_15
vcn_1_0_enable_static_power_gating,FUNC_4
vcn_v1_0_enable_clock_gating,FUNC_5
vcn_v1_0_stop_spg_mode,FUNC_6
adev,VAR_16
ret_code,VAR_17
tmp,VAR_18
