ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB329:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g4xx_hal_msp.c ****   *
  17:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_msp.c ****   */
  19:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_msp.c **** 
  21:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32g4xx_hal_msp.c **** 
  25:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32g4xx_hal_msp.c **** 
  27:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32g4xx_hal_msp.c **** 
  30:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** 
  32:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32g4xx_hal_msp.c **** 
  35:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32g4xx_hal_msp.c **** 
  37:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32g4xx_hal_msp.c **** 
  40:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32g4xx_hal_msp.c **** 
  42:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32g4xx_hal_msp.c **** 
  45:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32g4xx_hal_msp.c **** 
  47:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32g4xx_hal_msp.c **** 
  50:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32g4xx_hal_msp.c **** 
  52:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32g4xx_hal_msp.c **** 
  55:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32g4xx_hal_msp.c **** 
  57:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32g4xx_hal_msp.c **** 
  59:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32g4xx_hal_msp.c **** 
  61:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32g4xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32g4xx_hal_msp.c ****   */
  65:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32g4xx_hal_msp.c **** 
  68:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32g4xx_hal_msp.c **** 
  70:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32g4xx_hal_msp.c **** 
  72:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 72 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 72 3 view .LVU2
  43              		.loc 1 72 3 view .LVU3
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 3


  44 0004 0B4B     		ldr	r3, .L3
  45 0006 1A6E     		ldr	r2, [r3, #96]
  46 0008 42F00102 		orr	r2, r2, #1
  47 000c 1A66     		str	r2, [r3, #96]
  48              		.loc 1 72 3 view .LVU4
  49 000e 1A6E     		ldr	r2, [r3, #96]
  50 0010 02F00102 		and	r2, r2, #1
  51 0014 0092     		str	r2, [sp]
  52              		.loc 1 72 3 view .LVU5
  53 0016 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 73 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 73 3 view .LVU8
  59              		.loc 1 73 3 view .LVU9
  60 0018 9A6D     		ldr	r2, [r3, #88]
  61 001a 42F08052 		orr	r2, r2, #268435456
  62 001e 9A65     		str	r2, [r3, #88]
  63              		.loc 1 73 3 view .LVU10
  64 0020 9B6D     		ldr	r3, [r3, #88]
  65 0022 03F08053 		and	r3, r3, #268435456
  66 0026 0193     		str	r3, [sp, #4]
  67              		.loc 1 73 3 view .LVU11
  68 0028 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32g4xx_hal_msp.c **** 
  75:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32g4xx_hal_msp.c **** 
  77:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  78:Core/Src/stm32g4xx_hal_msp.c ****   */
  79:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  71              		.loc 1 79 3 view .LVU13
  72 002a FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  73              	.LVL0:
  80:Core/Src/stm32g4xx_hal_msp.c **** 
  81:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32g4xx_hal_msp.c **** 
  83:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32g4xx_hal_msp.c **** }
  74              		.loc 1 84 1 is_stmt 0 view .LVU14
  75 002e 03B0     		add	sp, sp, #12
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 0030 5DF804FB 		ldr	pc, [sp], #4
  80              	.L4:
  81              		.align	2
  82              	.L3:
  83 0034 00100240 		.word	1073876992
  84              		.cfi_endproc
  85              	.LFE329:
  87              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_ADC_MspInit
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 4


  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	HAL_ADC_MspInit:
  96              	.LVL1:
  97              	.LFB330:
  85:Core/Src/stm32g4xx_hal_msp.c **** 
  86:Core/Src/stm32g4xx_hal_msp.c **** static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
  87:Core/Src/stm32g4xx_hal_msp.c **** 
  88:Core/Src/stm32g4xx_hal_msp.c **** /**
  89:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP Initialization
  90:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  91:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  92:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  93:Core/Src/stm32g4xx_hal_msp.c **** */
  94:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  95:Core/Src/stm32g4xx_hal_msp.c **** {
  98              		.loc 1 95 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 104
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 95 1 is_stmt 0 view .LVU16
 103 0000 10B5     		push	{r4, lr}
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 4, -8
 107              		.cfi_offset 14, -4
 108 0002 9AB0     		sub	sp, sp, #104
 109              	.LCFI4:
 110              		.cfi_def_cfa_offset 112
 111 0004 0446     		mov	r4, r0
  96:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 112              		.loc 1 96 3 is_stmt 1 view .LVU17
 113              		.loc 1 96 20 is_stmt 0 view .LVU18
 114 0006 0021     		movs	r1, #0
 115 0008 1591     		str	r1, [sp, #84]
 116 000a 1691     		str	r1, [sp, #88]
 117 000c 1791     		str	r1, [sp, #92]
 118 000e 1891     		str	r1, [sp, #96]
 119 0010 1991     		str	r1, [sp, #100]
  97:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 120              		.loc 1 97 3 is_stmt 1 view .LVU19
 121              		.loc 1 97 28 is_stmt 0 view .LVU20
 122 0012 4422     		movs	r2, #68
 123 0014 04A8     		add	r0, sp, #16
 124              	.LVL2:
 125              		.loc 1 97 28 view .LVU21
 126 0016 FFF7FEFF 		bl	memset
 127              	.LVL3:
  98:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 128              		.loc 1 98 3 is_stmt 1 view .LVU22
 129              		.loc 1 98 10 is_stmt 0 view .LVU23
 130 001a 2368     		ldr	r3, [r4]
 131              		.loc 1 98 5 view .LVU24
 132 001c B3F1A04F 		cmp	r3, #1342177280
 133 0020 04D0     		beq	.L13
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 5


  99:Core/Src/stm32g4xx_hal_msp.c ****   {
 100:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 101:Core/Src/stm32g4xx_hal_msp.c **** 
 102:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 103:Core/Src/stm32g4xx_hal_msp.c **** 
 104:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 105:Core/Src/stm32g4xx_hal_msp.c ****   */
 106:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 107:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 108:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 109:Core/Src/stm32g4xx_hal_msp.c ****     {
 110:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 111:Core/Src/stm32g4xx_hal_msp.c ****     }
 112:Core/Src/stm32g4xx_hal_msp.c **** 
 113:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 114:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 115:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 116:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 117:Core/Src/stm32g4xx_hal_msp.c ****     }
 118:Core/Src/stm32g4xx_hal_msp.c **** 
 119:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 120:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 122:Core/Src/stm32g4xx_hal_msp.c ****     PA1     ------> ADC1_IN2
 123:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> ADC1_IN3
 124:Core/Src/stm32g4xx_hal_msp.c ****     */
 125:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 126:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 127:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 128:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129:Core/Src/stm32g4xx_hal_msp.c **** 
 130:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Core/Src/stm32g4xx_hal_msp.c **** 
 132:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Core/Src/stm32g4xx_hal_msp.c ****   }
 134:Core/Src/stm32g4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 134              		.loc 1 134 8 is_stmt 1 view .LVU25
 135              		.loc 1 134 10 is_stmt 0 view .LVU26
 136 0022 364A     		ldr	r2, .L19
 137 0024 9342     		cmp	r3, r2
 138 0026 35D0     		beq	.L14
 139              	.L5:
 135:Core/Src/stm32g4xx_hal_msp.c ****   {
 136:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 137:Core/Src/stm32g4xx_hal_msp.c **** 
 138:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 139:Core/Src/stm32g4xx_hal_msp.c **** 
 140:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 141:Core/Src/stm32g4xx_hal_msp.c ****   */
 142:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 143:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 144:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 145:Core/Src/stm32g4xx_hal_msp.c ****     {
 146:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 147:Core/Src/stm32g4xx_hal_msp.c ****     }
 148:Core/Src/stm32g4xx_hal_msp.c **** 
 149:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 6


 150:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 151:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 152:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 153:Core/Src/stm32g4xx_hal_msp.c ****     }
 154:Core/Src/stm32g4xx_hal_msp.c **** 
 155:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 156:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 157:Core/Src/stm32g4xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 158:Core/Src/stm32g4xx_hal_msp.c ****     PA7     ------> ADC2_IN4
 159:Core/Src/stm32g4xx_hal_msp.c ****     */
 160:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 161:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 162:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 163:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164:Core/Src/stm32g4xx_hal_msp.c **** 
 165:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 166:Core/Src/stm32g4xx_hal_msp.c **** 
 167:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 168:Core/Src/stm32g4xx_hal_msp.c ****   }
 169:Core/Src/stm32g4xx_hal_msp.c **** 
 170:Core/Src/stm32g4xx_hal_msp.c **** }
 140              		.loc 1 170 1 view .LVU27
 141 0028 1AB0     		add	sp, sp, #104
 142              	.LCFI5:
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 8
 145              		@ sp needed
 146 002a 10BD     		pop	{r4, pc}
 147              	.LVL4:
 148              	.L13:
 149              	.LCFI6:
 150              		.cfi_restore_state
 106:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 151              		.loc 1 106 5 is_stmt 1 view .LVU28
 106:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 152              		.loc 1 106 40 is_stmt 0 view .LVU29
 153 002c 4FF40043 		mov	r3, #32768
 154 0030 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 155              		.loc 1 107 5 is_stmt 1 view .LVU30
 107:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 156              		.loc 1 107 39 is_stmt 0 view .LVU31
 157 0032 4FF00053 		mov	r3, #536870912
 158 0036 1393     		str	r3, [sp, #76]
 108:Core/Src/stm32g4xx_hal_msp.c ****     {
 159              		.loc 1 108 5 is_stmt 1 view .LVU32
 108:Core/Src/stm32g4xx_hal_msp.c ****     {
 160              		.loc 1 108 9 is_stmt 0 view .LVU33
 161 0038 04A8     		add	r0, sp, #16
 162 003a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 163              	.LVL5:
 108:Core/Src/stm32g4xx_hal_msp.c ****     {
 164              		.loc 1 108 8 view .LVU34
 165 003e D8B9     		cbnz	r0, .L15
 166              	.L7:
 114:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 167              		.loc 1 114 5 is_stmt 1 view .LVU35
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 7


 114:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 168              		.loc 1 114 30 is_stmt 0 view .LVU36
 169 0040 2F4A     		ldr	r2, .L19+4
 170 0042 1368     		ldr	r3, [r2]
 171 0044 0133     		adds	r3, r3, #1
 172 0046 1360     		str	r3, [r2]
 115:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 173              		.loc 1 115 5 is_stmt 1 view .LVU37
 115:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 174              		.loc 1 115 7 is_stmt 0 view .LVU38
 175 0048 012B     		cmp	r3, #1
 176 004a 18D0     		beq	.L16
 177              	.L8:
 116:Core/Src/stm32g4xx_hal_msp.c ****     }
 178              		.loc 1 116 7 is_stmt 1 discriminator 1 view .LVU39
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 179              		.loc 1 119 5 discriminator 1 view .LVU40
 180              	.LBB4:
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 181              		.loc 1 119 5 discriminator 1 view .LVU41
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 182              		.loc 1 119 5 discriminator 1 view .LVU42
 183 004c 2D4B     		ldr	r3, .L19+8
 184 004e DA6C     		ldr	r2, [r3, #76]
 185 0050 42F00102 		orr	r2, r2, #1
 186 0054 DA64     		str	r2, [r3, #76]
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 187              		.loc 1 119 5 discriminator 1 view .LVU43
 188 0056 DB6C     		ldr	r3, [r3, #76]
 189 0058 03F00103 		and	r3, r3, #1
 190 005c 0193     		str	r3, [sp, #4]
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 191              		.loc 1 119 5 discriminator 1 view .LVU44
 192 005e 019B     		ldr	r3, [sp, #4]
 193              	.LBE4:
 119:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 194              		.loc 1 119 5 discriminator 1 view .LVU45
 125:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 195              		.loc 1 125 5 discriminator 1 view .LVU46
 125:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 196              		.loc 1 125 25 is_stmt 0 discriminator 1 view .LVU47
 197 0060 0723     		movs	r3, #7
 198 0062 1593     		str	r3, [sp, #84]
 126:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 126 5 is_stmt 1 discriminator 1 view .LVU48
 126:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 126 26 is_stmt 0 discriminator 1 view .LVU49
 201 0064 0323     		movs	r3, #3
 202 0066 1693     		str	r3, [sp, #88]
 127:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203              		.loc 1 127 5 is_stmt 1 discriminator 1 view .LVU50
 127:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 204              		.loc 1 127 26 is_stmt 0 discriminator 1 view .LVU51
 205 0068 0023     		movs	r3, #0
 206 006a 1793     		str	r3, [sp, #92]
 128:Core/Src/stm32g4xx_hal_msp.c **** 
 207              		.loc 1 128 5 is_stmt 1 discriminator 1 view .LVU52
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 8


 208 006c 15A9     		add	r1, sp, #84
 209 006e 4FF09040 		mov	r0, #1207959552
 210 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL6:
 212 0076 D7E7     		b	.L5
 213              	.L15:
 110:Core/Src/stm32g4xx_hal_msp.c ****     }
 214              		.loc 1 110 7 view .LVU53
 215 0078 FFF7FEFF 		bl	Error_Handler
 216              	.LVL7:
 217 007c E0E7     		b	.L7
 218              	.L16:
 116:Core/Src/stm32g4xx_hal_msp.c ****     }
 219              		.loc 1 116 7 view .LVU54
 220              	.LBB5:
 116:Core/Src/stm32g4xx_hal_msp.c ****     }
 221              		.loc 1 116 7 view .LVU55
 116:Core/Src/stm32g4xx_hal_msp.c ****     }
 222              		.loc 1 116 7 view .LVU56
 223 007e 214B     		ldr	r3, .L19+8
 224 0080 DA6C     		ldr	r2, [r3, #76]
 225 0082 42F40052 		orr	r2, r2, #8192
 226 0086 DA64     		str	r2, [r3, #76]
 116:Core/Src/stm32g4xx_hal_msp.c ****     }
 227              		.loc 1 116 7 view .LVU57
 228 0088 DB6C     		ldr	r3, [r3, #76]
 229 008a 03F40053 		and	r3, r3, #8192
 230 008e 0093     		str	r3, [sp]
 116:Core/Src/stm32g4xx_hal_msp.c ****     }
 231              		.loc 1 116 7 view .LVU58
 232 0090 009B     		ldr	r3, [sp]
 233 0092 DBE7     		b	.L8
 234              	.L14:
 235              	.LBE5:
 142:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 236              		.loc 1 142 5 view .LVU59
 142:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 237              		.loc 1 142 40 is_stmt 0 view .LVU60
 238 0094 4FF40043 		mov	r3, #32768
 239 0098 0493     		str	r3, [sp, #16]
 143:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 240              		.loc 1 143 5 is_stmt 1 view .LVU61
 143:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 241              		.loc 1 143 39 is_stmt 0 view .LVU62
 242 009a 4FF00053 		mov	r3, #536870912
 243 009e 1393     		str	r3, [sp, #76]
 144:Core/Src/stm32g4xx_hal_msp.c ****     {
 244              		.loc 1 144 5 is_stmt 1 view .LVU63
 144:Core/Src/stm32g4xx_hal_msp.c ****     {
 245              		.loc 1 144 9 is_stmt 0 view .LVU64
 246 00a0 04A8     		add	r0, sp, #16
 247 00a2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 248              	.LVL8:
 144:Core/Src/stm32g4xx_hal_msp.c ****     {
 249              		.loc 1 144 8 view .LVU65
 250 00a6 D8B9     		cbnz	r0, .L17
 251              	.L10:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 9


 150:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 252              		.loc 1 150 5 is_stmt 1 view .LVU66
 150:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 253              		.loc 1 150 30 is_stmt 0 view .LVU67
 254 00a8 154A     		ldr	r2, .L19+4
 255 00aa 1368     		ldr	r3, [r2]
 256 00ac 0133     		adds	r3, r3, #1
 257 00ae 1360     		str	r3, [r2]
 151:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 258              		.loc 1 151 5 is_stmt 1 view .LVU68
 151:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 259              		.loc 1 151 7 is_stmt 0 view .LVU69
 260 00b0 012B     		cmp	r3, #1
 261 00b2 18D0     		beq	.L18
 262              	.L11:
 152:Core/Src/stm32g4xx_hal_msp.c ****     }
 263              		.loc 1 152 7 is_stmt 1 discriminator 1 view .LVU70
 155:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 264              		.loc 1 155 5 discriminator 1 view .LVU71
 265              	.LBB6:
 155:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 266              		.loc 1 155 5 discriminator 1 view .LVU72
 155:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 267              		.loc 1 155 5 discriminator 1 view .LVU73
 268 00b4 134B     		ldr	r3, .L19+8
 269 00b6 DA6C     		ldr	r2, [r3, #76]
 270 00b8 42F00102 		orr	r2, r2, #1
 271 00bc DA64     		str	r2, [r3, #76]
 155:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 272              		.loc 1 155 5 discriminator 1 view .LVU74
 273 00be DB6C     		ldr	r3, [r3, #76]
 274 00c0 03F00103 		and	r3, r3, #1
 275 00c4 0393     		str	r3, [sp, #12]
 155:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 276              		.loc 1 155 5 discriminator 1 view .LVU75
 277 00c6 039B     		ldr	r3, [sp, #12]
 278              	.LBE6:
 155:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 279              		.loc 1 155 5 discriminator 1 view .LVU76
 160:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 280              		.loc 1 160 5 discriminator 1 view .LVU77
 160:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 281              		.loc 1 160 25 is_stmt 0 discriminator 1 view .LVU78
 282 00c8 C023     		movs	r3, #192
 283 00ca 1593     		str	r3, [sp, #84]
 161:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 284              		.loc 1 161 5 is_stmt 1 discriminator 1 view .LVU79
 161:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285              		.loc 1 161 26 is_stmt 0 discriminator 1 view .LVU80
 286 00cc 0323     		movs	r3, #3
 287 00ce 1693     		str	r3, [sp, #88]
 162:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 288              		.loc 1 162 5 is_stmt 1 discriminator 1 view .LVU81
 162:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 289              		.loc 1 162 26 is_stmt 0 discriminator 1 view .LVU82
 290 00d0 0023     		movs	r3, #0
 291 00d2 1793     		str	r3, [sp, #92]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 10


 163:Core/Src/stm32g4xx_hal_msp.c **** 
 292              		.loc 1 163 5 is_stmt 1 discriminator 1 view .LVU83
 293 00d4 15A9     		add	r1, sp, #84
 294 00d6 4FF09040 		mov	r0, #1207959552
 295 00da FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL9:
 297              		.loc 1 170 1 is_stmt 0 discriminator 1 view .LVU84
 298 00de A3E7     		b	.L5
 299              	.L17:
 146:Core/Src/stm32g4xx_hal_msp.c ****     }
 300              		.loc 1 146 7 is_stmt 1 view .LVU85
 301 00e0 FFF7FEFF 		bl	Error_Handler
 302              	.LVL10:
 303 00e4 E0E7     		b	.L10
 304              	.L18:
 152:Core/Src/stm32g4xx_hal_msp.c ****     }
 305              		.loc 1 152 7 view .LVU86
 306              	.LBB7:
 152:Core/Src/stm32g4xx_hal_msp.c ****     }
 307              		.loc 1 152 7 view .LVU87
 152:Core/Src/stm32g4xx_hal_msp.c ****     }
 308              		.loc 1 152 7 view .LVU88
 309 00e6 074B     		ldr	r3, .L19+8
 310 00e8 DA6C     		ldr	r2, [r3, #76]
 311 00ea 42F40052 		orr	r2, r2, #8192
 312 00ee DA64     		str	r2, [r3, #76]
 152:Core/Src/stm32g4xx_hal_msp.c ****     }
 313              		.loc 1 152 7 view .LVU89
 314 00f0 DB6C     		ldr	r3, [r3, #76]
 315 00f2 03F40053 		and	r3, r3, #8192
 316 00f6 0293     		str	r3, [sp, #8]
 152:Core/Src/stm32g4xx_hal_msp.c ****     }
 317              		.loc 1 152 7 view .LVU90
 318 00f8 029B     		ldr	r3, [sp, #8]
 319 00fa DBE7     		b	.L11
 320              	.L20:
 321              		.align	2
 322              	.L19:
 323 00fc 00010050 		.word	1342177536
 324 0100 00000000 		.word	.LANCHOR0
 325 0104 00100240 		.word	1073876992
 326              	.LBE7:
 327              		.cfi_endproc
 328              	.LFE330:
 330              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_ADC_MspDeInit
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	HAL_ADC_MspDeInit:
 339              	.LVL11:
 340              	.LFB331:
 171:Core/Src/stm32g4xx_hal_msp.c **** 
 172:Core/Src/stm32g4xx_hal_msp.c **** /**
 173:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 11


 174:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 175:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 176:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 177:Core/Src/stm32g4xx_hal_msp.c **** */
 178:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 179:Core/Src/stm32g4xx_hal_msp.c **** {
 341              		.loc 1 179 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		.loc 1 179 1 is_stmt 0 view .LVU92
 346 0000 08B5     		push	{r3, lr}
 347              	.LCFI7:
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
 350              		.cfi_offset 14, -4
 180:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 351              		.loc 1 180 3 is_stmt 1 view .LVU93
 352              		.loc 1 180 10 is_stmt 0 view .LVU94
 353 0002 0368     		ldr	r3, [r0]
 354              		.loc 1 180 5 view .LVU95
 355 0004 B3F1A04F 		cmp	r3, #1342177280
 356 0008 03D0     		beq	.L27
 181:Core/Src/stm32g4xx_hal_msp.c ****   {
 182:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 183:Core/Src/stm32g4xx_hal_msp.c **** 
 184:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 185:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 186:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 187:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 188:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 189:Core/Src/stm32g4xx_hal_msp.c ****     }
 190:Core/Src/stm32g4xx_hal_msp.c **** 
 191:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 192:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 193:Core/Src/stm32g4xx_hal_msp.c ****     PA1     ------> ADC1_IN2
 194:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> ADC1_IN3
 195:Core/Src/stm32g4xx_hal_msp.c ****     */
 196:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2);
 197:Core/Src/stm32g4xx_hal_msp.c **** 
 198:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 199:Core/Src/stm32g4xx_hal_msp.c **** 
 200:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 201:Core/Src/stm32g4xx_hal_msp.c ****   }
 202:Core/Src/stm32g4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 357              		.loc 1 202 8 is_stmt 1 view .LVU96
 358              		.loc 1 202 10 is_stmt 0 view .LVU97
 359 000a 124A     		ldr	r2, .L29
 360 000c 9342     		cmp	r3, r2
 361 000e 10D0     		beq	.L28
 362              	.LVL12:
 363              	.L21:
 203:Core/Src/stm32g4xx_hal_msp.c ****   {
 204:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 205:Core/Src/stm32g4xx_hal_msp.c **** 
 206:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 207:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 12


 208:Core/Src/stm32g4xx_hal_msp.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 209:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 210:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 211:Core/Src/stm32g4xx_hal_msp.c ****     }
 212:Core/Src/stm32g4xx_hal_msp.c **** 
 213:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 214:Core/Src/stm32g4xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 215:Core/Src/stm32g4xx_hal_msp.c ****     PA7     ------> ADC2_IN4
 216:Core/Src/stm32g4xx_hal_msp.c ****     */
 217:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 218:Core/Src/stm32g4xx_hal_msp.c **** 
 219:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 220:Core/Src/stm32g4xx_hal_msp.c **** 
 221:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 222:Core/Src/stm32g4xx_hal_msp.c ****   }
 223:Core/Src/stm32g4xx_hal_msp.c **** 
 224:Core/Src/stm32g4xx_hal_msp.c **** }
 364              		.loc 1 224 1 view .LVU98
 365 0010 08BD     		pop	{r3, pc}
 366              	.LVL13:
 367              	.L27:
 186:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 368              		.loc 1 186 5 is_stmt 1 view .LVU99
 186:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 369              		.loc 1 186 30 is_stmt 0 view .LVU100
 370 0012 114A     		ldr	r2, .L29+4
 371 0014 1368     		ldr	r3, [r2]
 372 0016 013B     		subs	r3, r3, #1
 373 0018 1360     		str	r3, [r2]
 187:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 374              		.loc 1 187 5 is_stmt 1 view .LVU101
 187:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 375              		.loc 1 187 7 is_stmt 0 view .LVU102
 376 001a 23B9     		cbnz	r3, .L23
 188:Core/Src/stm32g4xx_hal_msp.c ****     }
 377              		.loc 1 188 7 is_stmt 1 view .LVU103
 378 001c 0F4A     		ldr	r2, .L29+8
 379 001e D36C     		ldr	r3, [r2, #76]
 380 0020 23F40053 		bic	r3, r3, #8192
 381 0024 D364     		str	r3, [r2, #76]
 382              	.L23:
 196:Core/Src/stm32g4xx_hal_msp.c **** 
 383              		.loc 1 196 5 view .LVU104
 384 0026 0721     		movs	r1, #7
 385 0028 4FF09040 		mov	r0, #1207959552
 386              	.LVL14:
 196:Core/Src/stm32g4xx_hal_msp.c **** 
 387              		.loc 1 196 5 is_stmt 0 view .LVU105
 388 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 389              	.LVL15:
 390 0030 EEE7     		b	.L21
 391              	.LVL16:
 392              	.L28:
 208:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 393              		.loc 1 208 5 is_stmt 1 view .LVU106
 208:Core/Src/stm32g4xx_hal_msp.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 394              		.loc 1 208 30 is_stmt 0 view .LVU107
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 13


 395 0032 094A     		ldr	r2, .L29+4
 396 0034 1368     		ldr	r3, [r2]
 397 0036 013B     		subs	r3, r3, #1
 398 0038 1360     		str	r3, [r2]
 209:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 399              		.loc 1 209 5 is_stmt 1 view .LVU108
 209:Core/Src/stm32g4xx_hal_msp.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 400              		.loc 1 209 7 is_stmt 0 view .LVU109
 401 003a 23B9     		cbnz	r3, .L25
 210:Core/Src/stm32g4xx_hal_msp.c ****     }
 402              		.loc 1 210 7 is_stmt 1 view .LVU110
 403 003c 074A     		ldr	r2, .L29+8
 404 003e D36C     		ldr	r3, [r2, #76]
 405 0040 23F40053 		bic	r3, r3, #8192
 406 0044 D364     		str	r3, [r2, #76]
 407              	.L25:
 217:Core/Src/stm32g4xx_hal_msp.c **** 
 408              		.loc 1 217 5 view .LVU111
 409 0046 C021     		movs	r1, #192
 410 0048 4FF09040 		mov	r0, #1207959552
 411              	.LVL17:
 217:Core/Src/stm32g4xx_hal_msp.c **** 
 412              		.loc 1 217 5 is_stmt 0 view .LVU112
 413 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 414              	.LVL18:
 415              		.loc 1 224 1 view .LVU113
 416 0050 DEE7     		b	.L21
 417              	.L30:
 418 0052 00BF     		.align	2
 419              	.L29:
 420 0054 00010050 		.word	1342177536
 421 0058 00000000 		.word	.LANCHOR0
 422 005c 00100240 		.word	1073876992
 423              		.cfi_endproc
 424              	.LFE331:
 426              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 427              		.align	1
 428              		.global	HAL_SPI_MspInit
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 432              		.fpu fpv4-sp-d16
 434              	HAL_SPI_MspInit:
 435              	.LVL19:
 436              	.LFB332:
 225:Core/Src/stm32g4xx_hal_msp.c **** 
 226:Core/Src/stm32g4xx_hal_msp.c **** /**
 227:Core/Src/stm32g4xx_hal_msp.c **** * @brief SPI MSP Initialization
 228:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 229:Core/Src/stm32g4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 230:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 231:Core/Src/stm32g4xx_hal_msp.c **** */
 232:Core/Src/stm32g4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 233:Core/Src/stm32g4xx_hal_msp.c **** {
 437              		.loc 1 233 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 40
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 14


 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		.loc 1 233 1 is_stmt 0 view .LVU115
 442 0000 30B5     		push	{r4, r5, lr}
 443              	.LCFI8:
 444              		.cfi_def_cfa_offset 12
 445              		.cfi_offset 4, -12
 446              		.cfi_offset 5, -8
 447              		.cfi_offset 14, -4
 448 0002 8BB0     		sub	sp, sp, #44
 449              	.LCFI9:
 450              		.cfi_def_cfa_offset 56
 234:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 451              		.loc 1 234 3 is_stmt 1 view .LVU116
 452              		.loc 1 234 20 is_stmt 0 view .LVU117
 453 0004 0023     		movs	r3, #0
 454 0006 0593     		str	r3, [sp, #20]
 455 0008 0693     		str	r3, [sp, #24]
 456 000a 0793     		str	r3, [sp, #28]
 457 000c 0893     		str	r3, [sp, #32]
 458 000e 0993     		str	r3, [sp, #36]
 235:Core/Src/stm32g4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 459              		.loc 1 235 3 is_stmt 1 view .LVU118
 460              		.loc 1 235 10 is_stmt 0 view .LVU119
 461 0010 0368     		ldr	r3, [r0]
 462              		.loc 1 235 5 view .LVU120
 463 0012 2D4A     		ldr	r2, .L37
 464 0014 9342     		cmp	r3, r2
 465 0016 04D0     		beq	.L35
 236:Core/Src/stm32g4xx_hal_msp.c ****   {
 237:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 238:Core/Src/stm32g4xx_hal_msp.c **** 
 239:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 240:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 241:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 242:Core/Src/stm32g4xx_hal_msp.c **** 
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 244:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 245:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 246:Core/Src/stm32g4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 247:Core/Src/stm32g4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 248:Core/Src/stm32g4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 249:Core/Src/stm32g4xx_hal_msp.c ****     */
 250:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 251:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 253:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 255:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256:Core/Src/stm32g4xx_hal_msp.c **** 
 257:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 258:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 259:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 261:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 262:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 263:Core/Src/stm32g4xx_hal_msp.c **** 
 264:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 15


 265:Core/Src/stm32g4xx_hal_msp.c **** 
 266:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 267:Core/Src/stm32g4xx_hal_msp.c ****   }
 268:Core/Src/stm32g4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 466              		.loc 1 268 8 is_stmt 1 view .LVU121
 467              		.loc 1 268 10 is_stmt 0 view .LVU122
 468 0018 2C4A     		ldr	r2, .L37+4
 469 001a 9342     		cmp	r3, r2
 470 001c 34D0     		beq	.L36
 471              	.LVL20:
 472              	.L31:
 269:Core/Src/stm32g4xx_hal_msp.c ****   {
 270:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 271:Core/Src/stm32g4xx_hal_msp.c **** 
 272:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 273:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 274:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 275:Core/Src/stm32g4xx_hal_msp.c **** 
 276:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 277:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 278:Core/Src/stm32g4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 279:Core/Src/stm32g4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 280:Core/Src/stm32g4xx_hal_msp.c ****     */
 281:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 282:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 284:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 285:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 286:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 287:Core/Src/stm32g4xx_hal_msp.c **** 
 288:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 289:Core/Src/stm32g4xx_hal_msp.c **** 
 290:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 291:Core/Src/stm32g4xx_hal_msp.c ****   }
 292:Core/Src/stm32g4xx_hal_msp.c **** 
 293:Core/Src/stm32g4xx_hal_msp.c **** }
 473              		.loc 1 293 1 view .LVU123
 474 001e 0BB0     		add	sp, sp, #44
 475              	.LCFI10:
 476              		.cfi_remember_state
 477              		.cfi_def_cfa_offset 12
 478              		@ sp needed
 479 0020 30BD     		pop	{r4, r5, pc}
 480              	.LVL21:
 481              	.L35:
 482              	.LCFI11:
 483              		.cfi_restore_state
 241:Core/Src/stm32g4xx_hal_msp.c **** 
 484              		.loc 1 241 5 is_stmt 1 view .LVU124
 485              	.LBB8:
 241:Core/Src/stm32g4xx_hal_msp.c **** 
 486              		.loc 1 241 5 view .LVU125
 241:Core/Src/stm32g4xx_hal_msp.c **** 
 487              		.loc 1 241 5 view .LVU126
 488 0022 2B4B     		ldr	r3, .L37+8
 489 0024 1A6E     		ldr	r2, [r3, #96]
 490 0026 42F48052 		orr	r2, r2, #4096
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 16


 491 002a 1A66     		str	r2, [r3, #96]
 241:Core/Src/stm32g4xx_hal_msp.c **** 
 492              		.loc 1 241 5 view .LVU127
 493 002c 1A6E     		ldr	r2, [r3, #96]
 494 002e 02F48052 		and	r2, r2, #4096
 495 0032 0092     		str	r2, [sp]
 241:Core/Src/stm32g4xx_hal_msp.c **** 
 496              		.loc 1 241 5 view .LVU128
 497 0034 009A     		ldr	r2, [sp]
 498              	.LBE8:
 241:Core/Src/stm32g4xx_hal_msp.c **** 
 499              		.loc 1 241 5 view .LVU129
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 500              		.loc 1 243 5 view .LVU130
 501              	.LBB9:
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 502              		.loc 1 243 5 view .LVU131
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 503              		.loc 1 243 5 view .LVU132
 504 0036 DA6C     		ldr	r2, [r3, #76]
 505 0038 42F00102 		orr	r2, r2, #1
 506 003c DA64     		str	r2, [r3, #76]
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 507              		.loc 1 243 5 view .LVU133
 508 003e DA6C     		ldr	r2, [r3, #76]
 509 0040 02F00102 		and	r2, r2, #1
 510 0044 0192     		str	r2, [sp, #4]
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 511              		.loc 1 243 5 view .LVU134
 512 0046 019A     		ldr	r2, [sp, #4]
 513              	.LBE9:
 243:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 514              		.loc 1 243 5 view .LVU135
 244:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 515              		.loc 1 244 5 view .LVU136
 516              	.LBB10:
 244:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 517              		.loc 1 244 5 view .LVU137
 244:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 518              		.loc 1 244 5 view .LVU138
 519 0048 DA6C     		ldr	r2, [r3, #76]
 520 004a 42F00202 		orr	r2, r2, #2
 521 004e DA64     		str	r2, [r3, #76]
 244:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 522              		.loc 1 244 5 view .LVU139
 523 0050 DB6C     		ldr	r3, [r3, #76]
 524 0052 03F00203 		and	r3, r3, #2
 525 0056 0293     		str	r3, [sp, #8]
 244:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 526              		.loc 1 244 5 view .LVU140
 527 0058 029B     		ldr	r3, [sp, #8]
 528              	.LBE10:
 244:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 529              		.loc 1 244 5 view .LVU141
 250:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 530              		.loc 1 250 5 view .LVU142
 250:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 17


 531              		.loc 1 250 25 is_stmt 0 view .LVU143
 532 005a 2023     		movs	r3, #32
 533 005c 0593     		str	r3, [sp, #20]
 251:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 534              		.loc 1 251 5 is_stmt 1 view .LVU144
 251:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 535              		.loc 1 251 26 is_stmt 0 view .LVU145
 536 005e 0225     		movs	r5, #2
 537 0060 0695     		str	r5, [sp, #24]
 252:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 538              		.loc 1 252 5 is_stmt 1 view .LVU146
 253:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 539              		.loc 1 253 5 view .LVU147
 254:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 540              		.loc 1 254 5 view .LVU148
 254:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 541              		.loc 1 254 31 is_stmt 0 view .LVU149
 542 0062 0524     		movs	r4, #5
 543 0064 0994     		str	r4, [sp, #36]
 255:Core/Src/stm32g4xx_hal_msp.c **** 
 544              		.loc 1 255 5 is_stmt 1 view .LVU150
 545 0066 05A9     		add	r1, sp, #20
 546 0068 4FF09040 		mov	r0, #1207959552
 547              	.LVL22:
 255:Core/Src/stm32g4xx_hal_msp.c **** 
 548              		.loc 1 255 5 is_stmt 0 view .LVU151
 549 006c FFF7FEFF 		bl	HAL_GPIO_Init
 550              	.LVL23:
 257:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 551              		.loc 1 257 5 is_stmt 1 view .LVU152
 257:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 552              		.loc 1 257 25 is_stmt 0 view .LVU153
 553 0070 3023     		movs	r3, #48
 554 0072 0593     		str	r3, [sp, #20]
 258:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 555              		.loc 1 258 5 is_stmt 1 view .LVU154
 258:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 556              		.loc 1 258 26 is_stmt 0 view .LVU155
 557 0074 0695     		str	r5, [sp, #24]
 259:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 558              		.loc 1 259 5 is_stmt 1 view .LVU156
 259:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 559              		.loc 1 259 26 is_stmt 0 view .LVU157
 560 0076 0023     		movs	r3, #0
 561 0078 0793     		str	r3, [sp, #28]
 260:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 562              		.loc 1 260 5 is_stmt 1 view .LVU158
 260:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 563              		.loc 1 260 27 is_stmt 0 view .LVU159
 564 007a 0893     		str	r3, [sp, #32]
 261:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 565              		.loc 1 261 5 is_stmt 1 view .LVU160
 261:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 566              		.loc 1 261 31 is_stmt 0 view .LVU161
 567 007c 0994     		str	r4, [sp, #36]
 262:Core/Src/stm32g4xx_hal_msp.c **** 
 568              		.loc 1 262 5 is_stmt 1 view .LVU162
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 18


 569 007e 05A9     		add	r1, sp, #20
 570 0080 1448     		ldr	r0, .L37+12
 571 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 572              	.LVL24:
 573 0086 CAE7     		b	.L31
 574              	.LVL25:
 575              	.L36:
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 576              		.loc 1 274 5 view .LVU163
 577              	.LBB11:
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 578              		.loc 1 274 5 view .LVU164
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 579              		.loc 1 274 5 view .LVU165
 580 0088 114B     		ldr	r3, .L37+8
 581 008a 9A6D     		ldr	r2, [r3, #88]
 582 008c 42F48042 		orr	r2, r2, #16384
 583 0090 9A65     		str	r2, [r3, #88]
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 584              		.loc 1 274 5 view .LVU166
 585 0092 9A6D     		ldr	r2, [r3, #88]
 586 0094 02F48042 		and	r2, r2, #16384
 587 0098 0392     		str	r2, [sp, #12]
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 588              		.loc 1 274 5 view .LVU167
 589 009a 039A     		ldr	r2, [sp, #12]
 590              	.LBE11:
 274:Core/Src/stm32g4xx_hal_msp.c **** 
 591              		.loc 1 274 5 view .LVU168
 276:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 592              		.loc 1 276 5 view .LVU169
 593              	.LBB12:
 276:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 594              		.loc 1 276 5 view .LVU170
 276:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 595              		.loc 1 276 5 view .LVU171
 596 009c DA6C     		ldr	r2, [r3, #76]
 597 009e 42F00202 		orr	r2, r2, #2
 598 00a2 DA64     		str	r2, [r3, #76]
 276:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 599              		.loc 1 276 5 view .LVU172
 600 00a4 DB6C     		ldr	r3, [r3, #76]
 601 00a6 03F00203 		and	r3, r3, #2
 602 00aa 0493     		str	r3, [sp, #16]
 276:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 603              		.loc 1 276 5 view .LVU173
 604 00ac 049B     		ldr	r3, [sp, #16]
 605              	.LBE12:
 276:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 606              		.loc 1 276 5 view .LVU174
 281:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 607              		.loc 1 281 5 view .LVU175
 281:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608              		.loc 1 281 25 is_stmt 0 view .LVU176
 609 00ae 4FF4C043 		mov	r3, #24576
 610 00b2 0593     		str	r3, [sp, #20]
 282:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 19


 611              		.loc 1 282 5 is_stmt 1 view .LVU177
 282:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 612              		.loc 1 282 26 is_stmt 0 view .LVU178
 613 00b4 0223     		movs	r3, #2
 614 00b6 0693     		str	r3, [sp, #24]
 283:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 615              		.loc 1 283 5 is_stmt 1 view .LVU179
 284:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 616              		.loc 1 284 5 view .LVU180
 285:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 617              		.loc 1 285 5 view .LVU181
 285:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 618              		.loc 1 285 31 is_stmt 0 view .LVU182
 619 00b8 0523     		movs	r3, #5
 620 00ba 0993     		str	r3, [sp, #36]
 286:Core/Src/stm32g4xx_hal_msp.c **** 
 621              		.loc 1 286 5 is_stmt 1 view .LVU183
 622 00bc 05A9     		add	r1, sp, #20
 623 00be 0548     		ldr	r0, .L37+12
 624              	.LVL26:
 286:Core/Src/stm32g4xx_hal_msp.c **** 
 625              		.loc 1 286 5 is_stmt 0 view .LVU184
 626 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 627              	.LVL27:
 628              		.loc 1 293 1 view .LVU185
 629 00c4 ABE7     		b	.L31
 630              	.L38:
 631 00c6 00BF     		.align	2
 632              	.L37:
 633 00c8 00300140 		.word	1073819648
 634 00cc 00380040 		.word	1073756160
 635 00d0 00100240 		.word	1073876992
 636 00d4 00040048 		.word	1207960576
 637              		.cfi_endproc
 638              	.LFE332:
 640              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 641              		.align	1
 642              		.global	HAL_SPI_MspDeInit
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 646              		.fpu fpv4-sp-d16
 648              	HAL_SPI_MspDeInit:
 649              	.LVL28:
 650              	.LFB333:
 294:Core/Src/stm32g4xx_hal_msp.c **** 
 295:Core/Src/stm32g4xx_hal_msp.c **** /**
 296:Core/Src/stm32g4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 297:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 298:Core/Src/stm32g4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 299:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 300:Core/Src/stm32g4xx_hal_msp.c **** */
 301:Core/Src/stm32g4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 302:Core/Src/stm32g4xx_hal_msp.c **** {
 651              		.loc 1 302 1 is_stmt 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 20


 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655              		.loc 1 302 1 is_stmt 0 view .LVU187
 656 0000 08B5     		push	{r3, lr}
 657              	.LCFI12:
 658              		.cfi_def_cfa_offset 8
 659              		.cfi_offset 3, -8
 660              		.cfi_offset 14, -4
 303:Core/Src/stm32g4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 661              		.loc 1 303 3 is_stmt 1 view .LVU188
 662              		.loc 1 303 10 is_stmt 0 view .LVU189
 663 0002 0368     		ldr	r3, [r0]
 664              		.loc 1 303 5 view .LVU190
 665 0004 114A     		ldr	r2, .L45
 666 0006 9342     		cmp	r3, r2
 667 0008 03D0     		beq	.L43
 304:Core/Src/stm32g4xx_hal_msp.c ****   {
 305:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 306:Core/Src/stm32g4xx_hal_msp.c **** 
 307:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 308:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 309:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 310:Core/Src/stm32g4xx_hal_msp.c **** 
 311:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 312:Core/Src/stm32g4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 313:Core/Src/stm32g4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 314:Core/Src/stm32g4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 315:Core/Src/stm32g4xx_hal_msp.c ****     */
 316:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5);
 317:Core/Src/stm32g4xx_hal_msp.c **** 
 318:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_5);
 319:Core/Src/stm32g4xx_hal_msp.c **** 
 320:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 321:Core/Src/stm32g4xx_hal_msp.c **** 
 322:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 323:Core/Src/stm32g4xx_hal_msp.c ****   }
 324:Core/Src/stm32g4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 668              		.loc 1 324 8 is_stmt 1 view .LVU191
 669              		.loc 1 324 10 is_stmt 0 view .LVU192
 670 000a 114A     		ldr	r2, .L45+4
 671 000c 9342     		cmp	r3, r2
 672 000e 10D0     		beq	.L44
 673              	.LVL29:
 674              	.L39:
 325:Core/Src/stm32g4xx_hal_msp.c ****   {
 326:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 327:Core/Src/stm32g4xx_hal_msp.c **** 
 328:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 329:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 330:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 331:Core/Src/stm32g4xx_hal_msp.c **** 
 332:Core/Src/stm32g4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 333:Core/Src/stm32g4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 334:Core/Src/stm32g4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 335:Core/Src/stm32g4xx_hal_msp.c ****     */
 336:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14);
 337:Core/Src/stm32g4xx_hal_msp.c **** 
 338:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 21


 339:Core/Src/stm32g4xx_hal_msp.c **** 
 340:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 341:Core/Src/stm32g4xx_hal_msp.c ****   }
 342:Core/Src/stm32g4xx_hal_msp.c **** 
 343:Core/Src/stm32g4xx_hal_msp.c **** }
 675              		.loc 1 343 1 view .LVU193
 676 0010 08BD     		pop	{r3, pc}
 677              	.LVL30:
 678              	.L43:
 309:Core/Src/stm32g4xx_hal_msp.c **** 
 679              		.loc 1 309 5 is_stmt 1 view .LVU194
 680 0012 02F56042 		add	r2, r2, #57344
 681 0016 136E     		ldr	r3, [r2, #96]
 682 0018 23F48053 		bic	r3, r3, #4096
 683 001c 1366     		str	r3, [r2, #96]
 316:Core/Src/stm32g4xx_hal_msp.c **** 
 684              		.loc 1 316 5 view .LVU195
 685 001e 2021     		movs	r1, #32
 686 0020 4FF09040 		mov	r0, #1207959552
 687              	.LVL31:
 316:Core/Src/stm32g4xx_hal_msp.c **** 
 688              		.loc 1 316 5 is_stmt 0 view .LVU196
 689 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 690              	.LVL32:
 318:Core/Src/stm32g4xx_hal_msp.c **** 
 691              		.loc 1 318 5 is_stmt 1 view .LVU197
 692 0028 3021     		movs	r1, #48
 693 002a 0A48     		ldr	r0, .L45+8
 694 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 695              	.LVL33:
 696 0030 EEE7     		b	.L39
 697              	.LVL34:
 698              	.L44:
 330:Core/Src/stm32g4xx_hal_msp.c **** 
 699              		.loc 1 330 5 view .LVU198
 700 0032 02F5EC32 		add	r2, r2, #120832
 701 0036 936D     		ldr	r3, [r2, #88]
 702 0038 23F48043 		bic	r3, r3, #16384
 703 003c 9365     		str	r3, [r2, #88]
 336:Core/Src/stm32g4xx_hal_msp.c **** 
 704              		.loc 1 336 5 view .LVU199
 705 003e 4FF4C041 		mov	r1, #24576
 706 0042 0448     		ldr	r0, .L45+8
 707              	.LVL35:
 336:Core/Src/stm32g4xx_hal_msp.c **** 
 708              		.loc 1 336 5 is_stmt 0 view .LVU200
 709 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 710              	.LVL36:
 711              		.loc 1 343 1 view .LVU201
 712 0048 E2E7     		b	.L39
 713              	.L46:
 714 004a 00BF     		.align	2
 715              	.L45:
 716 004c 00300140 		.word	1073819648
 717 0050 00380040 		.word	1073756160
 718 0054 00040048 		.word	1207960576
 719              		.cfi_endproc
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 22


 720              	.LFE333:
 722              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 723              		.align	1
 724              		.global	HAL_TIM_Base_MspInit
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 728              		.fpu fpv4-sp-d16
 730              	HAL_TIM_Base_MspInit:
 731              	.LVL37:
 732              	.LFB334:
 344:Core/Src/stm32g4xx_hal_msp.c **** 
 345:Core/Src/stm32g4xx_hal_msp.c **** /**
 346:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 347:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 348:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 349:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 350:Core/Src/stm32g4xx_hal_msp.c **** */
 351:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 352:Core/Src/stm32g4xx_hal_msp.c **** {
 733              		.loc 1 352 1 is_stmt 1 view -0
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 8
 736              		@ frame_needed = 0, uses_anonymous_args = 0
 737              		@ link register save eliminated.
 353:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 738              		.loc 1 353 3 view .LVU203
 739              		.loc 1 353 15 is_stmt 0 view .LVU204
 740 0000 0268     		ldr	r2, [r0]
 741              		.loc 1 353 5 view .LVU205
 742 0002 094B     		ldr	r3, .L54
 743 0004 9A42     		cmp	r2, r3
 744 0006 00D0     		beq	.L53
 745 0008 7047     		bx	lr
 746              	.L53:
 352:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 747              		.loc 1 352 1 view .LVU206
 748 000a 82B0     		sub	sp, sp, #8
 749              	.LCFI13:
 750              		.cfi_def_cfa_offset 8
 354:Core/Src/stm32g4xx_hal_msp.c ****   {
 355:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 356:Core/Src/stm32g4xx_hal_msp.c **** 
 357:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 358:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 359:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 751              		.loc 1 359 5 is_stmt 1 view .LVU207
 752              	.LBB13:
 753              		.loc 1 359 5 view .LVU208
 754              		.loc 1 359 5 view .LVU209
 755 000c 03F56443 		add	r3, r3, #58368
 756 0010 1A6E     		ldr	r2, [r3, #96]
 757 0012 42F40062 		orr	r2, r2, #2048
 758 0016 1A66     		str	r2, [r3, #96]
 759              		.loc 1 359 5 view .LVU210
 760 0018 1B6E     		ldr	r3, [r3, #96]
 761 001a 03F40063 		and	r3, r3, #2048
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 23


 762 001e 0193     		str	r3, [sp, #4]
 763              		.loc 1 359 5 view .LVU211
 764 0020 019B     		ldr	r3, [sp, #4]
 765              	.LBE13:
 766              		.loc 1 359 5 view .LVU212
 360:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 361:Core/Src/stm32g4xx_hal_msp.c **** 
 362:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 363:Core/Src/stm32g4xx_hal_msp.c ****   }
 364:Core/Src/stm32g4xx_hal_msp.c **** 
 365:Core/Src/stm32g4xx_hal_msp.c **** }
 767              		.loc 1 365 1 is_stmt 0 view .LVU213
 768 0022 02B0     		add	sp, sp, #8
 769              	.LCFI14:
 770              		.cfi_def_cfa_offset 0
 771              		@ sp needed
 772 0024 7047     		bx	lr
 773              	.L55:
 774 0026 00BF     		.align	2
 775              	.L54:
 776 0028 002C0140 		.word	1073818624
 777              		.cfi_endproc
 778              	.LFE334:
 780              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 781              		.align	1
 782              		.global	HAL_TIM_IC_MspInit
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 786              		.fpu fpv4-sp-d16
 788              	HAL_TIM_IC_MspInit:
 789              	.LVL38:
 790              	.LFB335:
 366:Core/Src/stm32g4xx_hal_msp.c **** 
 367:Core/Src/stm32g4xx_hal_msp.c **** /**
 368:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_IC MSP Initialization
 369:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 370:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_ic: TIM_IC handle pointer
 371:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 372:Core/Src/stm32g4xx_hal_msp.c **** */
 373:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
 374:Core/Src/stm32g4xx_hal_msp.c **** {
 791              		.loc 1 374 1 is_stmt 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 32
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795              		.loc 1 374 1 is_stmt 0 view .LVU215
 796 0000 30B5     		push	{r4, r5, lr}
 797              	.LCFI15:
 798              		.cfi_def_cfa_offset 12
 799              		.cfi_offset 4, -12
 800              		.cfi_offset 5, -8
 801              		.cfi_offset 14, -4
 802 0002 89B0     		sub	sp, sp, #36
 803              	.LCFI16:
 804              		.cfi_def_cfa_offset 48
 375:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 24


 805              		.loc 1 375 3 is_stmt 1 view .LVU216
 806              		.loc 1 375 20 is_stmt 0 view .LVU217
 807 0004 0023     		movs	r3, #0
 808 0006 0393     		str	r3, [sp, #12]
 809 0008 0493     		str	r3, [sp, #16]
 810 000a 0593     		str	r3, [sp, #20]
 811 000c 0693     		str	r3, [sp, #24]
 812 000e 0793     		str	r3, [sp, #28]
 376:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_ic->Instance==TIM2)
 813              		.loc 1 376 3 is_stmt 1 view .LVU218
 814              		.loc 1 376 13 is_stmt 0 view .LVU219
 815 0010 0368     		ldr	r3, [r0]
 816              		.loc 1 376 5 view .LVU220
 817 0012 B3F1804F 		cmp	r3, #1073741824
 818 0016 01D0     		beq	.L59
 819              	.LVL39:
 820              	.L56:
 377:Core/Src/stm32g4xx_hal_msp.c ****   {
 378:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 379:Core/Src/stm32g4xx_hal_msp.c **** 
 380:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 381:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 382:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 383:Core/Src/stm32g4xx_hal_msp.c **** 
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 385:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 386:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 387:Core/Src/stm32g4xx_hal_msp.c ****     PA3     ------> TIM2_CH4
 388:Core/Src/stm32g4xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 389:Core/Src/stm32g4xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 390:Core/Src/stm32g4xx_hal_msp.c ****     */
 391:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_15;
 392:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 393:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 395:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 396:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 397:Core/Src/stm32g4xx_hal_msp.c **** 
 398:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 399:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 400:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 401:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 403:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 404:Core/Src/stm32g4xx_hal_msp.c **** 
 405:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 406:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 407:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 408:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 409:Core/Src/stm32g4xx_hal_msp.c **** 
 410:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 411:Core/Src/stm32g4xx_hal_msp.c ****   }
 412:Core/Src/stm32g4xx_hal_msp.c **** 
 413:Core/Src/stm32g4xx_hal_msp.c **** }
 821              		.loc 1 413 1 view .LVU221
 822 0018 09B0     		add	sp, sp, #36
 823              	.LCFI17:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 25


 824              		.cfi_remember_state
 825              		.cfi_def_cfa_offset 12
 826              		@ sp needed
 827 001a 30BD     		pop	{r4, r5, pc}
 828              	.LVL40:
 829              	.L59:
 830              	.LCFI18:
 831              		.cfi_restore_state
 382:Core/Src/stm32g4xx_hal_msp.c **** 
 832              		.loc 1 382 5 is_stmt 1 view .LVU222
 833              	.LBB14:
 382:Core/Src/stm32g4xx_hal_msp.c **** 
 834              		.loc 1 382 5 view .LVU223
 382:Core/Src/stm32g4xx_hal_msp.c **** 
 835              		.loc 1 382 5 view .LVU224
 836 001c 03F50433 		add	r3, r3, #135168
 837 0020 9A6D     		ldr	r2, [r3, #88]
 838 0022 42F00102 		orr	r2, r2, #1
 839 0026 9A65     		str	r2, [r3, #88]
 382:Core/Src/stm32g4xx_hal_msp.c **** 
 840              		.loc 1 382 5 view .LVU225
 841 0028 9A6D     		ldr	r2, [r3, #88]
 842 002a 02F00102 		and	r2, r2, #1
 843 002e 0092     		str	r2, [sp]
 382:Core/Src/stm32g4xx_hal_msp.c **** 
 844              		.loc 1 382 5 view .LVU226
 845 0030 009A     		ldr	r2, [sp]
 846              	.LBE14:
 382:Core/Src/stm32g4xx_hal_msp.c **** 
 847              		.loc 1 382 5 view .LVU227
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 848              		.loc 1 384 5 view .LVU228
 849              	.LBB15:
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 850              		.loc 1 384 5 view .LVU229
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 851              		.loc 1 384 5 view .LVU230
 852 0032 DA6C     		ldr	r2, [r3, #76]
 853 0034 42F00102 		orr	r2, r2, #1
 854 0038 DA64     		str	r2, [r3, #76]
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 855              		.loc 1 384 5 view .LVU231
 856 003a DA6C     		ldr	r2, [r3, #76]
 857 003c 02F00102 		and	r2, r2, #1
 858 0040 0192     		str	r2, [sp, #4]
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 859              		.loc 1 384 5 view .LVU232
 860 0042 019A     		ldr	r2, [sp, #4]
 861              	.LBE15:
 384:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 862              		.loc 1 384 5 view .LVU233
 385:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 863              		.loc 1 385 5 view .LVU234
 864              	.LBB16:
 385:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 865              		.loc 1 385 5 view .LVU235
 385:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 26


 866              		.loc 1 385 5 view .LVU236
 867 0044 DA6C     		ldr	r2, [r3, #76]
 868 0046 42F00202 		orr	r2, r2, #2
 869 004a DA64     		str	r2, [r3, #76]
 385:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 870              		.loc 1 385 5 view .LVU237
 871 004c DB6C     		ldr	r3, [r3, #76]
 872 004e 03F00203 		and	r3, r3, #2
 873 0052 0293     		str	r3, [sp, #8]
 385:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 874              		.loc 1 385 5 view .LVU238
 875 0054 029B     		ldr	r3, [sp, #8]
 876              	.LBE16:
 385:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 877              		.loc 1 385 5 view .LVU239
 391:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 878              		.loc 1 391 5 view .LVU240
 391:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 879              		.loc 1 391 25 is_stmt 0 view .LVU241
 880 0056 48F20803 		movw	r3, #32776
 881 005a 0393     		str	r3, [sp, #12]
 392:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 882              		.loc 1 392 5 is_stmt 1 view .LVU242
 392:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 883              		.loc 1 392 26 is_stmt 0 view .LVU243
 884 005c 0224     		movs	r4, #2
 885 005e 0494     		str	r4, [sp, #16]
 393:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 886              		.loc 1 393 5 is_stmt 1 view .LVU244
 394:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 887              		.loc 1 394 5 view .LVU245
 395:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 888              		.loc 1 395 5 view .LVU246
 395:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 889              		.loc 1 395 31 is_stmt 0 view .LVU247
 890 0060 0125     		movs	r5, #1
 891 0062 0795     		str	r5, [sp, #28]
 396:Core/Src/stm32g4xx_hal_msp.c **** 
 892              		.loc 1 396 5 is_stmt 1 view .LVU248
 893 0064 03A9     		add	r1, sp, #12
 894 0066 4FF09040 		mov	r0, #1207959552
 895              	.LVL41:
 396:Core/Src/stm32g4xx_hal_msp.c **** 
 896              		.loc 1 396 5 is_stmt 0 view .LVU249
 897 006a FFF7FEFF 		bl	HAL_GPIO_Init
 898              	.LVL42:
 398:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 899              		.loc 1 398 5 is_stmt 1 view .LVU250
 398:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 900              		.loc 1 398 25 is_stmt 0 view .LVU251
 901 006e 0823     		movs	r3, #8
 902 0070 0393     		str	r3, [sp, #12]
 399:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 903              		.loc 1 399 5 is_stmt 1 view .LVU252
 399:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 904              		.loc 1 399 26 is_stmt 0 view .LVU253
 905 0072 0494     		str	r4, [sp, #16]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 27


 400:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 906              		.loc 1 400 5 is_stmt 1 view .LVU254
 400:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 907              		.loc 1 400 26 is_stmt 0 view .LVU255
 908 0074 0024     		movs	r4, #0
 909 0076 0594     		str	r4, [sp, #20]
 401:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 910              		.loc 1 401 5 is_stmt 1 view .LVU256
 401:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 911              		.loc 1 401 27 is_stmt 0 view .LVU257
 912 0078 0694     		str	r4, [sp, #24]
 402:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 913              		.loc 1 402 5 is_stmt 1 view .LVU258
 402:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 914              		.loc 1 402 31 is_stmt 0 view .LVU259
 915 007a 0795     		str	r5, [sp, #28]
 403:Core/Src/stm32g4xx_hal_msp.c **** 
 916              		.loc 1 403 5 is_stmt 1 view .LVU260
 917 007c 03A9     		add	r1, sp, #12
 918 007e 0648     		ldr	r0, .L60
 919 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 920              	.LVL43:
 406:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 921              		.loc 1 406 5 view .LVU261
 922 0084 2246     		mov	r2, r4
 923 0086 2146     		mov	r1, r4
 924 0088 1C20     		movs	r0, #28
 925 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 926              	.LVL44:
 407:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 927              		.loc 1 407 5 view .LVU262
 928 008e 1C20     		movs	r0, #28
 929 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 930              	.LVL45:
 931              		.loc 1 413 1 is_stmt 0 view .LVU263
 932 0094 C0E7     		b	.L56
 933              	.L61:
 934 0096 00BF     		.align	2
 935              	.L60:
 936 0098 00040048 		.word	1207960576
 937              		.cfi_endproc
 938              	.LFE335:
 940              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 941              		.align	1
 942              		.global	HAL_TIM_PWM_MspInit
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 946              		.fpu fpv4-sp-d16
 948              	HAL_TIM_PWM_MspInit:
 949              	.LVL46:
 950              	.LFB336:
 414:Core/Src/stm32g4xx_hal_msp.c **** 
 415:Core/Src/stm32g4xx_hal_msp.c **** /**
 416:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 417:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 418:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 28


 419:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 420:Core/Src/stm32g4xx_hal_msp.c **** */
 421:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 422:Core/Src/stm32g4xx_hal_msp.c **** {
 951              		.loc 1 422 1 is_stmt 1 view -0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 8
 954              		@ frame_needed = 0, uses_anonymous_args = 0
 955              		@ link register save eliminated.
 423:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM8)
 956              		.loc 1 423 3 view .LVU265
 957              		.loc 1 423 14 is_stmt 0 view .LVU266
 958 0000 0268     		ldr	r2, [r0]
 959              		.loc 1 423 5 view .LVU267
 960 0002 094B     		ldr	r3, .L69
 961 0004 9A42     		cmp	r2, r3
 962 0006 00D0     		beq	.L68
 963 0008 7047     		bx	lr
 964              	.L68:
 422:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM8)
 965              		.loc 1 422 1 view .LVU268
 966 000a 82B0     		sub	sp, sp, #8
 967              	.LCFI19:
 968              		.cfi_def_cfa_offset 8
 424:Core/Src/stm32g4xx_hal_msp.c ****   {
 425:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 426:Core/Src/stm32g4xx_hal_msp.c **** 
 427:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 428:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 429:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 969              		.loc 1 429 5 is_stmt 1 view .LVU269
 970              	.LBB17:
 971              		.loc 1 429 5 view .LVU270
 972              		.loc 1 429 5 view .LVU271
 973 000c 03F55C43 		add	r3, r3, #56320
 974 0010 1A6E     		ldr	r2, [r3, #96]
 975 0012 42F40052 		orr	r2, r2, #8192
 976 0016 1A66     		str	r2, [r3, #96]
 977              		.loc 1 429 5 view .LVU272
 978 0018 1B6E     		ldr	r3, [r3, #96]
 979 001a 03F40053 		and	r3, r3, #8192
 980 001e 0193     		str	r3, [sp, #4]
 981              		.loc 1 429 5 view .LVU273
 982 0020 019B     		ldr	r3, [sp, #4]
 983              	.LBE17:
 984              		.loc 1 429 5 view .LVU274
 430:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 431:Core/Src/stm32g4xx_hal_msp.c **** 
 432:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 433:Core/Src/stm32g4xx_hal_msp.c ****   }
 434:Core/Src/stm32g4xx_hal_msp.c **** 
 435:Core/Src/stm32g4xx_hal_msp.c **** }
 985              		.loc 1 435 1 is_stmt 0 view .LVU275
 986 0022 02B0     		add	sp, sp, #8
 987              	.LCFI20:
 988              		.cfi_def_cfa_offset 0
 989              		@ sp needed
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 29


 990 0024 7047     		bx	lr
 991              	.L70:
 992 0026 00BF     		.align	2
 993              	.L69:
 994 0028 00340140 		.word	1073820672
 995              		.cfi_endproc
 996              	.LFE336:
 998              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 999              		.align	1
 1000              		.global	HAL_TIM_MspPostInit
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1004              		.fpu fpv4-sp-d16
 1006              	HAL_TIM_MspPostInit:
 1007              	.LVL47:
 1008              	.LFB337:
 436:Core/Src/stm32g4xx_hal_msp.c **** 
 437:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 438:Core/Src/stm32g4xx_hal_msp.c **** {
 1009              		.loc 1 438 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 32
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		.loc 1 438 1 is_stmt 0 view .LVU277
 1014 0000 10B5     		push	{r4, lr}
 1015              	.LCFI21:
 1016              		.cfi_def_cfa_offset 8
 1017              		.cfi_offset 4, -8
 1018              		.cfi_offset 14, -4
 1019 0002 88B0     		sub	sp, sp, #32
 1020              	.LCFI22:
 1021              		.cfi_def_cfa_offset 40
 439:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1022              		.loc 1 439 3 is_stmt 1 view .LVU278
 1023              		.loc 1 439 20 is_stmt 0 view .LVU279
 1024 0004 0023     		movs	r3, #0
 1025 0006 0393     		str	r3, [sp, #12]
 1026 0008 0493     		str	r3, [sp, #16]
 1027 000a 0593     		str	r3, [sp, #20]
 1028 000c 0693     		str	r3, [sp, #24]
 1029 000e 0793     		str	r3, [sp, #28]
 440:Core/Src/stm32g4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 1030              		.loc 1 440 3 is_stmt 1 view .LVU280
 1031              		.loc 1 440 10 is_stmt 0 view .LVU281
 1032 0010 0368     		ldr	r3, [r0]
 1033              		.loc 1 440 5 view .LVU282
 1034 0012 254A     		ldr	r2, .L77
 1035 0014 9342     		cmp	r3, r2
 1036 0016 04D0     		beq	.L75
 441:Core/Src/stm32g4xx_hal_msp.c ****   {
 442:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 443:Core/Src/stm32g4xx_hal_msp.c **** 
 444:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 445:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 446:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 447:Core/Src/stm32g4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 30


 448:Core/Src/stm32g4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 449:Core/Src/stm32g4xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 450:Core/Src/stm32g4xx_hal_msp.c ****     */
 451:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 452:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 453:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 454:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 455:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 456:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 457:Core/Src/stm32g4xx_hal_msp.c **** 
 458:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 459:Core/Src/stm32g4xx_hal_msp.c **** 
 460:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 461:Core/Src/stm32g4xx_hal_msp.c ****   }
 462:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim->Instance==TIM8)
 1037              		.loc 1 462 8 is_stmt 1 view .LVU283
 1038              		.loc 1 462 10 is_stmt 0 view .LVU284
 1039 0018 244A     		ldr	r2, .L77+4
 1040 001a 9342     		cmp	r3, r2
 1041 001c 18D0     		beq	.L76
 1042              	.LVL48:
 1043              	.L71:
 463:Core/Src/stm32g4xx_hal_msp.c ****   {
 464:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 465:Core/Src/stm32g4xx_hal_msp.c **** 
 466:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 467:Core/Src/stm32g4xx_hal_msp.c **** 
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 469:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 470:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 471:Core/Src/stm32g4xx_hal_msp.c ****     PC6     ------> TIM8_CH1
 472:Core/Src/stm32g4xx_hal_msp.c ****     PB8-BOOT0     ------> TIM8_CH2
 473:Core/Src/stm32g4xx_hal_msp.c ****     PB9     ------> TIM8_CH3
 474:Core/Src/stm32g4xx_hal_msp.c ****     */
 475:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 476:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 477:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 478:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 479:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 480:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 481:Core/Src/stm32g4xx_hal_msp.c **** 
 482:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 483:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 484:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 485:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 486:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 487:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 488:Core/Src/stm32g4xx_hal_msp.c **** 
 489:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 490:Core/Src/stm32g4xx_hal_msp.c **** 
 491:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 492:Core/Src/stm32g4xx_hal_msp.c ****   }
 493:Core/Src/stm32g4xx_hal_msp.c **** 
 494:Core/Src/stm32g4xx_hal_msp.c **** }
 1044              		.loc 1 494 1 view .LVU285
 1045 001e 08B0     		add	sp, sp, #32
 1046              	.LCFI23:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 31


 1047              		.cfi_remember_state
 1048              		.cfi_def_cfa_offset 8
 1049              		@ sp needed
 1050 0020 10BD     		pop	{r4, pc}
 1051              	.LVL49:
 1052              	.L75:
 1053              	.LCFI24:
 1054              		.cfi_restore_state
 445:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1055              		.loc 1 445 5 is_stmt 1 view .LVU286
 1056              	.LBB18:
 445:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1057              		.loc 1 445 5 view .LVU287
 445:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1058              		.loc 1 445 5 view .LVU288
 1059 0022 234B     		ldr	r3, .L77+8
 1060 0024 DA6C     		ldr	r2, [r3, #76]
 1061 0026 42F00102 		orr	r2, r2, #1
 1062 002a DA64     		str	r2, [r3, #76]
 445:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1063              		.loc 1 445 5 view .LVU289
 1064 002c DB6C     		ldr	r3, [r3, #76]
 1065 002e 03F00103 		and	r3, r3, #1
 1066 0032 0093     		str	r3, [sp]
 445:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1067              		.loc 1 445 5 view .LVU290
 1068 0034 009B     		ldr	r3, [sp]
 1069              	.LBE18:
 445:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1070              		.loc 1 445 5 view .LVU291
 451:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1071              		.loc 1 451 5 view .LVU292
 451:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1072              		.loc 1 451 25 is_stmt 0 view .LVU293
 1073 0036 4FF4E063 		mov	r3, #1792
 1074 003a 0393     		str	r3, [sp, #12]
 452:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1075              		.loc 1 452 5 is_stmt 1 view .LVU294
 452:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1076              		.loc 1 452 26 is_stmt 0 view .LVU295
 1077 003c 0223     		movs	r3, #2
 1078 003e 0493     		str	r3, [sp, #16]
 453:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1079              		.loc 1 453 5 is_stmt 1 view .LVU296
 454:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 1080              		.loc 1 454 5 view .LVU297
 455:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1081              		.loc 1 455 5 view .LVU298
 455:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1082              		.loc 1 455 31 is_stmt 0 view .LVU299
 1083 0040 0623     		movs	r3, #6
 1084 0042 0793     		str	r3, [sp, #28]
 456:Core/Src/stm32g4xx_hal_msp.c **** 
 1085              		.loc 1 456 5 is_stmt 1 view .LVU300
 1086 0044 03A9     		add	r1, sp, #12
 1087 0046 4FF09040 		mov	r0, #1207959552
 1088              	.LVL50:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 32


 456:Core/Src/stm32g4xx_hal_msp.c **** 
 1089              		.loc 1 456 5 is_stmt 0 view .LVU301
 1090 004a FFF7FEFF 		bl	HAL_GPIO_Init
 1091              	.LVL51:
 1092 004e E6E7     		b	.L71
 1093              	.LVL52:
 1094              	.L76:
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1095              		.loc 1 468 5 is_stmt 1 view .LVU302
 1096              	.LBB19:
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1097              		.loc 1 468 5 view .LVU303
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1098              		.loc 1 468 5 view .LVU304
 1099 0050 174B     		ldr	r3, .L77+8
 1100 0052 DA6C     		ldr	r2, [r3, #76]
 1101 0054 42F00402 		orr	r2, r2, #4
 1102 0058 DA64     		str	r2, [r3, #76]
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1103              		.loc 1 468 5 view .LVU305
 1104 005a DA6C     		ldr	r2, [r3, #76]
 1105 005c 02F00402 		and	r2, r2, #4
 1106 0060 0192     		str	r2, [sp, #4]
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1107              		.loc 1 468 5 view .LVU306
 1108 0062 019A     		ldr	r2, [sp, #4]
 1109              	.LBE19:
 468:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1110              		.loc 1 468 5 view .LVU307
 469:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1111              		.loc 1 469 5 view .LVU308
 1112              	.LBB20:
 469:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1113              		.loc 1 469 5 view .LVU309
 469:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1114              		.loc 1 469 5 view .LVU310
 1115 0064 DA6C     		ldr	r2, [r3, #76]
 1116 0066 42F00202 		orr	r2, r2, #2
 1117 006a DA64     		str	r2, [r3, #76]
 469:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1118              		.loc 1 469 5 view .LVU311
 1119 006c DB6C     		ldr	r3, [r3, #76]
 1120 006e 03F00203 		and	r3, r3, #2
 1121 0072 0293     		str	r3, [sp, #8]
 469:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1122              		.loc 1 469 5 view .LVU312
 1123 0074 029B     		ldr	r3, [sp, #8]
 1124              	.LBE20:
 469:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1125              		.loc 1 469 5 view .LVU313
 475:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1126              		.loc 1 475 5 view .LVU314
 475:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1127              		.loc 1 475 25 is_stmt 0 view .LVU315
 1128 0076 4023     		movs	r3, #64
 1129 0078 0393     		str	r3, [sp, #12]
 476:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 33


 1130              		.loc 1 476 5 is_stmt 1 view .LVU316
 476:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1131              		.loc 1 476 26 is_stmt 0 view .LVU317
 1132 007a 0224     		movs	r4, #2
 1133 007c 0494     		str	r4, [sp, #16]
 477:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1134              		.loc 1 477 5 is_stmt 1 view .LVU318
 478:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 1135              		.loc 1 478 5 view .LVU319
 479:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1136              		.loc 1 479 5 view .LVU320
 479:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1137              		.loc 1 479 31 is_stmt 0 view .LVU321
 1138 007e 0423     		movs	r3, #4
 1139 0080 0793     		str	r3, [sp, #28]
 480:Core/Src/stm32g4xx_hal_msp.c **** 
 1140              		.loc 1 480 5 is_stmt 1 view .LVU322
 1141 0082 03A9     		add	r1, sp, #12
 1142 0084 0B48     		ldr	r0, .L77+12
 1143              	.LVL53:
 480:Core/Src/stm32g4xx_hal_msp.c **** 
 1144              		.loc 1 480 5 is_stmt 0 view .LVU323
 1145 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 1146              	.LVL54:
 482:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1147              		.loc 1 482 5 is_stmt 1 view .LVU324
 482:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1148              		.loc 1 482 25 is_stmt 0 view .LVU325
 1149 008a 4FF44073 		mov	r3, #768
 1150 008e 0393     		str	r3, [sp, #12]
 483:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1151              		.loc 1 483 5 is_stmt 1 view .LVU326
 483:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1152              		.loc 1 483 26 is_stmt 0 view .LVU327
 1153 0090 0494     		str	r4, [sp, #16]
 484:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1154              		.loc 1 484 5 is_stmt 1 view .LVU328
 484:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1155              		.loc 1 484 26 is_stmt 0 view .LVU329
 1156 0092 0023     		movs	r3, #0
 1157 0094 0593     		str	r3, [sp, #20]
 485:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 1158              		.loc 1 485 5 is_stmt 1 view .LVU330
 485:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 1159              		.loc 1 485 27 is_stmt 0 view .LVU331
 1160 0096 0693     		str	r3, [sp, #24]
 486:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1161              		.loc 1 486 5 is_stmt 1 view .LVU332
 486:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1162              		.loc 1 486 31 is_stmt 0 view .LVU333
 1163 0098 0A23     		movs	r3, #10
 1164 009a 0793     		str	r3, [sp, #28]
 487:Core/Src/stm32g4xx_hal_msp.c **** 
 1165              		.loc 1 487 5 is_stmt 1 view .LVU334
 1166 009c 03A9     		add	r1, sp, #12
 1167 009e 0648     		ldr	r0, .L77+16
 1168 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 34


 1169              	.LVL55:
 1170              		.loc 1 494 1 is_stmt 0 view .LVU335
 1171 00a4 BBE7     		b	.L71
 1172              	.L78:
 1173 00a6 00BF     		.align	2
 1174              	.L77:
 1175 00a8 002C0140 		.word	1073818624
 1176 00ac 00340140 		.word	1073820672
 1177 00b0 00100240 		.word	1073876992
 1178 00b4 00080048 		.word	1207961600
 1179 00b8 00040048 		.word	1207960576
 1180              		.cfi_endproc
 1181              	.LFE337:
 1183              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1184              		.align	1
 1185              		.global	HAL_TIM_Base_MspDeInit
 1186              		.syntax unified
 1187              		.thumb
 1188              		.thumb_func
 1189              		.fpu fpv4-sp-d16
 1191              	HAL_TIM_Base_MspDeInit:
 1192              	.LVL56:
 1193              	.LFB338:
 495:Core/Src/stm32g4xx_hal_msp.c **** /**
 496:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 497:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 498:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 499:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 500:Core/Src/stm32g4xx_hal_msp.c **** */
 501:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 502:Core/Src/stm32g4xx_hal_msp.c **** {
 1194              		.loc 1 502 1 is_stmt 1 view -0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 503:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1199              		.loc 1 503 3 view .LVU337
 1200              		.loc 1 503 15 is_stmt 0 view .LVU338
 1201 0000 0268     		ldr	r2, [r0]
 1202              		.loc 1 503 5 view .LVU339
 1203 0002 054B     		ldr	r3, .L82
 1204 0004 9A42     		cmp	r2, r3
 1205 0006 00D0     		beq	.L81
 1206              	.L79:
 504:Core/Src/stm32g4xx_hal_msp.c ****   {
 505:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 506:Core/Src/stm32g4xx_hal_msp.c **** 
 507:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 508:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 509:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 510:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 511:Core/Src/stm32g4xx_hal_msp.c **** 
 512:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 513:Core/Src/stm32g4xx_hal_msp.c ****   }
 514:Core/Src/stm32g4xx_hal_msp.c **** 
 515:Core/Src/stm32g4xx_hal_msp.c **** }
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 35


 1207              		.loc 1 515 1 view .LVU340
 1208 0008 7047     		bx	lr
 1209              	.L81:
 509:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1210              		.loc 1 509 5 is_stmt 1 view .LVU341
 1211 000a 044A     		ldr	r2, .L82+4
 1212 000c 136E     		ldr	r3, [r2, #96]
 1213 000e 23F40063 		bic	r3, r3, #2048
 1214 0012 1366     		str	r3, [r2, #96]
 1215              		.loc 1 515 1 is_stmt 0 view .LVU342
 1216 0014 F8E7     		b	.L79
 1217              	.L83:
 1218 0016 00BF     		.align	2
 1219              	.L82:
 1220 0018 002C0140 		.word	1073818624
 1221 001c 00100240 		.word	1073876992
 1222              		.cfi_endproc
 1223              	.LFE338:
 1225              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 1226              		.align	1
 1227              		.global	HAL_TIM_IC_MspDeInit
 1228              		.syntax unified
 1229              		.thumb
 1230              		.thumb_func
 1231              		.fpu fpv4-sp-d16
 1233              	HAL_TIM_IC_MspDeInit:
 1234              	.LVL57:
 1235              	.LFB339:
 516:Core/Src/stm32g4xx_hal_msp.c **** 
 517:Core/Src/stm32g4xx_hal_msp.c **** /**
 518:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_IC MSP De-Initialization
 519:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 520:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_ic: TIM_IC handle pointer
 521:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 522:Core/Src/stm32g4xx_hal_msp.c **** */
 523:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* htim_ic)
 524:Core/Src/stm32g4xx_hal_msp.c **** {
 1236              		.loc 1 524 1 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		.loc 1 524 1 is_stmt 0 view .LVU344
 1241 0000 08B5     		push	{r3, lr}
 1242              	.LCFI25:
 1243              		.cfi_def_cfa_offset 8
 1244              		.cfi_offset 3, -8
 1245              		.cfi_offset 14, -4
 525:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_ic->Instance==TIM2)
 1246              		.loc 1 525 3 is_stmt 1 view .LVU345
 1247              		.loc 1 525 13 is_stmt 0 view .LVU346
 1248 0002 0368     		ldr	r3, [r0]
 1249              		.loc 1 525 5 view .LVU347
 1250 0004 B3F1804F 		cmp	r3, #1073741824
 1251 0008 00D0     		beq	.L87
 1252              	.LVL58:
 1253              	.L84:
 526:Core/Src/stm32g4xx_hal_msp.c ****   {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 36


 527:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 528:Core/Src/stm32g4xx_hal_msp.c **** 
 529:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 530:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 531:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 532:Core/Src/stm32g4xx_hal_msp.c **** 
 533:Core/Src/stm32g4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 534:Core/Src/stm32g4xx_hal_msp.c ****     PA3     ------> TIM2_CH4
 535:Core/Src/stm32g4xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 536:Core/Src/stm32g4xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 537:Core/Src/stm32g4xx_hal_msp.c ****     */
 538:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_15);
 539:Core/Src/stm32g4xx_hal_msp.c **** 
 540:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 541:Core/Src/stm32g4xx_hal_msp.c **** 
 542:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 543:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 544:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 545:Core/Src/stm32g4xx_hal_msp.c **** 
 546:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 547:Core/Src/stm32g4xx_hal_msp.c ****   }
 548:Core/Src/stm32g4xx_hal_msp.c **** 
 549:Core/Src/stm32g4xx_hal_msp.c **** }
 1254              		.loc 1 549 1 view .LVU348
 1255 000a 08BD     		pop	{r3, pc}
 1256              	.LVL59:
 1257              	.L87:
 531:Core/Src/stm32g4xx_hal_msp.c **** 
 1258              		.loc 1 531 5 is_stmt 1 view .LVU349
 1259 000c 094A     		ldr	r2, .L88
 1260 000e 936D     		ldr	r3, [r2, #88]
 1261 0010 23F00103 		bic	r3, r3, #1
 1262 0014 9365     		str	r3, [r2, #88]
 538:Core/Src/stm32g4xx_hal_msp.c **** 
 1263              		.loc 1 538 5 view .LVU350
 1264 0016 48F20801 		movw	r1, #32776
 1265 001a 4FF09040 		mov	r0, #1207959552
 1266              	.LVL60:
 538:Core/Src/stm32g4xx_hal_msp.c **** 
 1267              		.loc 1 538 5 is_stmt 0 view .LVU351
 1268 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1269              	.LVL61:
 540:Core/Src/stm32g4xx_hal_msp.c **** 
 1270              		.loc 1 540 5 is_stmt 1 view .LVU352
 1271 0022 0821     		movs	r1, #8
 1272 0024 0448     		ldr	r0, .L88+4
 1273 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1274              	.LVL62:
 543:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1275              		.loc 1 543 5 view .LVU353
 1276 002a 1C20     		movs	r0, #28
 1277 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1278              	.LVL63:
 1279              		.loc 1 549 1 is_stmt 0 view .LVU354
 1280 0030 EBE7     		b	.L84
 1281              	.L89:
 1282 0032 00BF     		.align	2
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 37


 1283              	.L88:
 1284 0034 00100240 		.word	1073876992
 1285 0038 00040048 		.word	1207960576
 1286              		.cfi_endproc
 1287              	.LFE339:
 1289              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1290              		.align	1
 1291              		.global	HAL_TIM_PWM_MspDeInit
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1295              		.fpu fpv4-sp-d16
 1297              	HAL_TIM_PWM_MspDeInit:
 1298              	.LVL64:
 1299              	.LFB340:
 550:Core/Src/stm32g4xx_hal_msp.c **** 
 551:Core/Src/stm32g4xx_hal_msp.c **** /**
 552:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 553:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 554:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 555:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 556:Core/Src/stm32g4xx_hal_msp.c **** */
 557:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 558:Core/Src/stm32g4xx_hal_msp.c **** {
 1300              		.loc 1 558 1 is_stmt 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 0
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 1304              		@ link register save eliminated.
 559:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM8)
 1305              		.loc 1 559 3 view .LVU356
 1306              		.loc 1 559 14 is_stmt 0 view .LVU357
 1307 0000 0268     		ldr	r2, [r0]
 1308              		.loc 1 559 5 view .LVU358
 1309 0002 054B     		ldr	r3, .L93
 1310 0004 9A42     		cmp	r2, r3
 1311 0006 00D0     		beq	.L92
 1312              	.L90:
 560:Core/Src/stm32g4xx_hal_msp.c ****   {
 561:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 562:Core/Src/stm32g4xx_hal_msp.c **** 
 563:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 564:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 565:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 566:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 567:Core/Src/stm32g4xx_hal_msp.c **** 
 568:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 569:Core/Src/stm32g4xx_hal_msp.c ****   }
 570:Core/Src/stm32g4xx_hal_msp.c **** 
 571:Core/Src/stm32g4xx_hal_msp.c **** }
 1313              		.loc 1 571 1 view .LVU359
 1314 0008 7047     		bx	lr
 1315              	.L92:
 565:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1316              		.loc 1 565 5 is_stmt 1 view .LVU360
 1317 000a 044A     		ldr	r2, .L93+4
 1318 000c 136E     		ldr	r3, [r2, #96]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 38


 1319 000e 23F40053 		bic	r3, r3, #8192
 1320 0012 1366     		str	r3, [r2, #96]
 1321              		.loc 1 571 1 is_stmt 0 view .LVU361
 1322 0014 F8E7     		b	.L90
 1323              	.L94:
 1324 0016 00BF     		.align	2
 1325              	.L93:
 1326 0018 00340140 		.word	1073820672
 1327 001c 00100240 		.word	1073876992
 1328              		.cfi_endproc
 1329              	.LFE340:
 1331              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1332              		.align	1
 1333              		.global	HAL_UART_MspInit
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1337              		.fpu fpv4-sp-d16
 1339              	HAL_UART_MspInit:
 1340              	.LVL65:
 1341              	.LFB341:
 572:Core/Src/stm32g4xx_hal_msp.c **** 
 573:Core/Src/stm32g4xx_hal_msp.c **** /**
 574:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP Initialization
 575:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 576:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 577:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 578:Core/Src/stm32g4xx_hal_msp.c **** */
 579:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 580:Core/Src/stm32g4xx_hal_msp.c **** {
 1342              		.loc 1 580 1 is_stmt 1 view -0
 1343              		.cfi_startproc
 1344              		@ args = 0, pretend = 0, frame = 96
 1345              		@ frame_needed = 0, uses_anonymous_args = 0
 1346              		.loc 1 580 1 is_stmt 0 view .LVU363
 1347 0000 10B5     		push	{r4, lr}
 1348              	.LCFI26:
 1349              		.cfi_def_cfa_offset 8
 1350              		.cfi_offset 4, -8
 1351              		.cfi_offset 14, -4
 1352 0002 98B0     		sub	sp, sp, #96
 1353              	.LCFI27:
 1354              		.cfi_def_cfa_offset 104
 1355 0004 0446     		mov	r4, r0
 581:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1356              		.loc 1 581 3 is_stmt 1 view .LVU364
 1357              		.loc 1 581 20 is_stmt 0 view .LVU365
 1358 0006 0021     		movs	r1, #0
 1359 0008 1391     		str	r1, [sp, #76]
 1360 000a 1491     		str	r1, [sp, #80]
 1361 000c 1591     		str	r1, [sp, #84]
 1362 000e 1691     		str	r1, [sp, #88]
 1363 0010 1791     		str	r1, [sp, #92]
 582:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1364              		.loc 1 582 3 is_stmt 1 view .LVU366
 1365              		.loc 1 582 28 is_stmt 0 view .LVU367
 1366 0012 4422     		movs	r2, #68
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 39


 1367 0014 02A8     		add	r0, sp, #8
 1368              	.LVL66:
 1369              		.loc 1 582 28 view .LVU368
 1370 0016 FFF7FEFF 		bl	memset
 1371              	.LVL67:
 583:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART3)
 1372              		.loc 1 583 3 is_stmt 1 view .LVU369
 1373              		.loc 1 583 11 is_stmt 0 view .LVU370
 1374 001a 2268     		ldr	r2, [r4]
 1375              		.loc 1 583 5 view .LVU371
 1376 001c 1B4B     		ldr	r3, .L101
 1377 001e 9A42     		cmp	r2, r3
 1378 0020 01D0     		beq	.L99
 1379              	.LVL68:
 1380              	.L95:
 584:Core/Src/stm32g4xx_hal_msp.c ****   {
 585:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 586:Core/Src/stm32g4xx_hal_msp.c **** 
 587:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 588:Core/Src/stm32g4xx_hal_msp.c **** 
 589:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 590:Core/Src/stm32g4xx_hal_msp.c ****   */
 591:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 592:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 593:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 594:Core/Src/stm32g4xx_hal_msp.c ****     {
 595:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 596:Core/Src/stm32g4xx_hal_msp.c ****     }
 597:Core/Src/stm32g4xx_hal_msp.c **** 
 598:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 599:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 600:Core/Src/stm32g4xx_hal_msp.c **** 
 601:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 602:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 603:Core/Src/stm32g4xx_hal_msp.c ****     PB10     ------> USART3_TX
 604:Core/Src/stm32g4xx_hal_msp.c ****     PB11     ------> USART3_RX
 605:Core/Src/stm32g4xx_hal_msp.c ****     */
 606:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 607:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 609:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 610:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 611:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 612:Core/Src/stm32g4xx_hal_msp.c **** 
 613:Core/Src/stm32g4xx_hal_msp.c ****     /* USART3 interrupt Init */
 614:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 615:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 616:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 617:Core/Src/stm32g4xx_hal_msp.c **** 
 618:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 619:Core/Src/stm32g4xx_hal_msp.c ****   }
 620:Core/Src/stm32g4xx_hal_msp.c **** 
 621:Core/Src/stm32g4xx_hal_msp.c **** }
 1381              		.loc 1 621 1 view .LVU372
 1382 0022 18B0     		add	sp, sp, #96
 1383              	.LCFI28:
 1384              		.cfi_remember_state
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 40


 1385              		.cfi_def_cfa_offset 8
 1386              		@ sp needed
 1387 0024 10BD     		pop	{r4, pc}
 1388              	.LVL69:
 1389              	.L99:
 1390              	.LCFI29:
 1391              		.cfi_restore_state
 591:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 1392              		.loc 1 591 5 is_stmt 1 view .LVU373
 591:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 1393              		.loc 1 591 40 is_stmt 0 view .LVU374
 1394 0026 0423     		movs	r3, #4
 1395 0028 0293     		str	r3, [sp, #8]
 592:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1396              		.loc 1 592 5 is_stmt 1 view .LVU375
 593:Core/Src/stm32g4xx_hal_msp.c ****     {
 1397              		.loc 1 593 5 view .LVU376
 593:Core/Src/stm32g4xx_hal_msp.c ****     {
 1398              		.loc 1 593 9 is_stmt 0 view .LVU377
 1399 002a 02A8     		add	r0, sp, #8
 1400 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1401              	.LVL70:
 593:Core/Src/stm32g4xx_hal_msp.c ****     {
 1402              		.loc 1 593 8 view .LVU378
 1403 0030 48BB     		cbnz	r0, .L100
 1404              	.L97:
 599:Core/Src/stm32g4xx_hal_msp.c **** 
 1405              		.loc 1 599 5 is_stmt 1 view .LVU379
 1406              	.LBB21:
 599:Core/Src/stm32g4xx_hal_msp.c **** 
 1407              		.loc 1 599 5 view .LVU380
 599:Core/Src/stm32g4xx_hal_msp.c **** 
 1408              		.loc 1 599 5 view .LVU381
 1409 0032 174B     		ldr	r3, .L101+4
 1410 0034 9A6D     		ldr	r2, [r3, #88]
 1411 0036 42F48022 		orr	r2, r2, #262144
 1412 003a 9A65     		str	r2, [r3, #88]
 599:Core/Src/stm32g4xx_hal_msp.c **** 
 1413              		.loc 1 599 5 view .LVU382
 1414 003c 9A6D     		ldr	r2, [r3, #88]
 1415 003e 02F48022 		and	r2, r2, #262144
 1416 0042 0092     		str	r2, [sp]
 599:Core/Src/stm32g4xx_hal_msp.c **** 
 1417              		.loc 1 599 5 view .LVU383
 1418 0044 009A     		ldr	r2, [sp]
 1419              	.LBE21:
 599:Core/Src/stm32g4xx_hal_msp.c **** 
 1420              		.loc 1 599 5 view .LVU384
 601:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1421              		.loc 1 601 5 view .LVU385
 1422              	.LBB22:
 601:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1423              		.loc 1 601 5 view .LVU386
 601:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1424              		.loc 1 601 5 view .LVU387
 1425 0046 DA6C     		ldr	r2, [r3, #76]
 1426 0048 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 41


 1427 004c DA64     		str	r2, [r3, #76]
 601:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1428              		.loc 1 601 5 view .LVU388
 1429 004e DB6C     		ldr	r3, [r3, #76]
 1430 0050 03F00203 		and	r3, r3, #2
 1431 0054 0193     		str	r3, [sp, #4]
 601:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1432              		.loc 1 601 5 view .LVU389
 1433 0056 019B     		ldr	r3, [sp, #4]
 1434              	.LBE22:
 601:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1435              		.loc 1 601 5 view .LVU390
 606:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1436              		.loc 1 606 5 view .LVU391
 606:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1437              		.loc 1 606 25 is_stmt 0 view .LVU392
 1438 0058 4FF44063 		mov	r3, #3072
 1439 005c 1393     		str	r3, [sp, #76]
 607:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1440              		.loc 1 607 5 is_stmt 1 view .LVU393
 607:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1441              		.loc 1 607 26 is_stmt 0 view .LVU394
 1442 005e 0223     		movs	r3, #2
 1443 0060 1493     		str	r3, [sp, #80]
 608:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1444              		.loc 1 608 5 is_stmt 1 view .LVU395
 608:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1445              		.loc 1 608 26 is_stmt 0 view .LVU396
 1446 0062 0024     		movs	r4, #0
 1447              	.LVL71:
 608:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1448              		.loc 1 608 26 view .LVU397
 1449 0064 1594     		str	r4, [sp, #84]
 609:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1450              		.loc 1 609 5 is_stmt 1 view .LVU398
 609:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1451              		.loc 1 609 27 is_stmt 0 view .LVU399
 1452 0066 1694     		str	r4, [sp, #88]
 610:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1453              		.loc 1 610 5 is_stmt 1 view .LVU400
 610:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1454              		.loc 1 610 31 is_stmt 0 view .LVU401
 1455 0068 0723     		movs	r3, #7
 1456 006a 1793     		str	r3, [sp, #92]
 611:Core/Src/stm32g4xx_hal_msp.c **** 
 1457              		.loc 1 611 5 is_stmt 1 view .LVU402
 1458 006c 13A9     		add	r1, sp, #76
 1459 006e 0948     		ldr	r0, .L101+8
 1460 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1461              	.LVL72:
 614:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1462              		.loc 1 614 5 view .LVU403
 1463 0074 2246     		mov	r2, r4
 1464 0076 2146     		mov	r1, r4
 1465 0078 2720     		movs	r0, #39
 1466 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1467              	.LVL73:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 42


 615:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 1468              		.loc 1 615 5 view .LVU404
 1469 007e 2720     		movs	r0, #39
 1470 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1471              	.LVL74:
 1472              		.loc 1 621 1 is_stmt 0 view .LVU405
 1473 0084 CDE7     		b	.L95
 1474              	.LVL75:
 1475              	.L100:
 595:Core/Src/stm32g4xx_hal_msp.c ****     }
 1476              		.loc 1 595 7 is_stmt 1 view .LVU406
 1477 0086 FFF7FEFF 		bl	Error_Handler
 1478              	.LVL76:
 1479 008a D2E7     		b	.L97
 1480              	.L102:
 1481              		.align	2
 1482              	.L101:
 1483 008c 00480040 		.word	1073760256
 1484 0090 00100240 		.word	1073876992
 1485 0094 00040048 		.word	1207960576
 1486              		.cfi_endproc
 1487              	.LFE341:
 1489              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1490              		.align	1
 1491              		.global	HAL_UART_MspDeInit
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1495              		.fpu fpv4-sp-d16
 1497              	HAL_UART_MspDeInit:
 1498              	.LVL77:
 1499              	.LFB342:
 622:Core/Src/stm32g4xx_hal_msp.c **** 
 623:Core/Src/stm32g4xx_hal_msp.c **** /**
 624:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 625:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 626:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 627:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 628:Core/Src/stm32g4xx_hal_msp.c **** */
 629:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 630:Core/Src/stm32g4xx_hal_msp.c **** {
 1500              		.loc 1 630 1 view -0
 1501              		.cfi_startproc
 1502              		@ args = 0, pretend = 0, frame = 0
 1503              		@ frame_needed = 0, uses_anonymous_args = 0
 1504              		.loc 1 630 1 is_stmt 0 view .LVU408
 1505 0000 08B5     		push	{r3, lr}
 1506              	.LCFI30:
 1507              		.cfi_def_cfa_offset 8
 1508              		.cfi_offset 3, -8
 1509              		.cfi_offset 14, -4
 631:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==USART3)
 1510              		.loc 1 631 3 is_stmt 1 view .LVU409
 1511              		.loc 1 631 11 is_stmt 0 view .LVU410
 1512 0002 0268     		ldr	r2, [r0]
 1513              		.loc 1 631 5 view .LVU411
 1514 0004 084B     		ldr	r3, .L107
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 43


 1515 0006 9A42     		cmp	r2, r3
 1516 0008 00D0     		beq	.L106
 1517              	.LVL78:
 1518              	.L103:
 632:Core/Src/stm32g4xx_hal_msp.c ****   {
 633:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 634:Core/Src/stm32g4xx_hal_msp.c **** 
 635:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 636:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 637:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 638:Core/Src/stm32g4xx_hal_msp.c **** 
 639:Core/Src/stm32g4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 640:Core/Src/stm32g4xx_hal_msp.c ****     PB10     ------> USART3_TX
 641:Core/Src/stm32g4xx_hal_msp.c ****     PB11     ------> USART3_RX
 642:Core/Src/stm32g4xx_hal_msp.c ****     */
 643:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 644:Core/Src/stm32g4xx_hal_msp.c **** 
 645:Core/Src/stm32g4xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 646:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 647:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 648:Core/Src/stm32g4xx_hal_msp.c **** 
 649:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 650:Core/Src/stm32g4xx_hal_msp.c ****   }
 651:Core/Src/stm32g4xx_hal_msp.c **** 
 652:Core/Src/stm32g4xx_hal_msp.c **** }
 1519              		.loc 1 652 1 view .LVU412
 1520 000a 08BD     		pop	{r3, pc}
 1521              	.LVL79:
 1522              	.L106:
 637:Core/Src/stm32g4xx_hal_msp.c **** 
 1523              		.loc 1 637 5 is_stmt 1 view .LVU413
 1524 000c 074A     		ldr	r2, .L107+4
 1525 000e 936D     		ldr	r3, [r2, #88]
 1526 0010 23F48023 		bic	r3, r3, #262144
 1527 0014 9365     		str	r3, [r2, #88]
 643:Core/Src/stm32g4xx_hal_msp.c **** 
 1528              		.loc 1 643 5 view .LVU414
 1529 0016 4FF44061 		mov	r1, #3072
 1530 001a 0548     		ldr	r0, .L107+8
 1531              	.LVL80:
 643:Core/Src/stm32g4xx_hal_msp.c **** 
 1532              		.loc 1 643 5 is_stmt 0 view .LVU415
 1533 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1534              	.LVL81:
 646:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1535              		.loc 1 646 5 is_stmt 1 view .LVU416
 1536 0020 2720     		movs	r0, #39
 1537 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1538              	.LVL82:
 1539              		.loc 1 652 1 is_stmt 0 view .LVU417
 1540 0026 F0E7     		b	.L103
 1541              	.L108:
 1542              		.align	2
 1543              	.L107:
 1544 0028 00480040 		.word	1073760256
 1545 002c 00100240 		.word	1073876992
 1546 0030 00040048 		.word	1207960576
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 44


 1547              		.cfi_endproc
 1548              	.LFE342:
 1550              		.section	.bss.HAL_RCC_ADC12_CLK_ENABLED,"aw",%nobits
 1551              		.align	2
 1552              		.set	.LANCHOR0,. + 0
 1555              	HAL_RCC_ADC12_CLK_ENABLED:
 1556 0000 00000000 		.space	4
 1557              		.text
 1558              	.Letext0:
 1559              		.file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1560              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1561              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 1562              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1563              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1564              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 1565              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1566              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1567              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 1568              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 1569              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1570              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 1571              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 1572              		.file 15 "Core/Inc/main.h"
 1573              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 1574              		.file 17 "<built-in>"
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g4xx_hal_msp.c
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:83     .text.HAL_MspInit:00000034 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:88     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:95     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:323    .text.HAL_ADC_MspInit:000000fc $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:331    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:338    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:420    .text.HAL_ADC_MspDeInit:00000054 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:427    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:434    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:633    .text.HAL_SPI_MspInit:000000c8 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:641    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:648    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:716    .text.HAL_SPI_MspDeInit:0000004c $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:723    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:730    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:776    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:781    .text.HAL_TIM_IC_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:788    .text.HAL_TIM_IC_MspInit:00000000 HAL_TIM_IC_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:936    .text.HAL_TIM_IC_MspInit:00000098 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:941    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:948    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:994    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:999    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1006   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1175   .text.HAL_TIM_MspPostInit:000000a8 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1184   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1191   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1220   .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1226   .text.HAL_TIM_IC_MspDeInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1233   .text.HAL_TIM_IC_MspDeInit:00000000 HAL_TIM_IC_MspDeInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1284   .text.HAL_TIM_IC_MspDeInit:00000034 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1290   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1297   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1326   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1332   .text.HAL_UART_MspInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1339   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1483   .text.HAL_UART_MspInit:0000008c $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1490   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1497   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1544   .text.HAL_UART_MspDeInit:00000028 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1551   .bss.HAL_RCC_ADC12_CLK_ENABLED:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s:1555   .bss.HAL_RCC_ADC12_CLK_ENABLED:00000000 HAL_RCC_ADC12_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_PWREx_DisableUCPDDeadBattery
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccJnrZvZ.s 			page 46


