

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 04:57:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp2_u2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    19.866|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2037|  2037|  2037|  2037|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |  2035|  2035|        14|          6|          1|   338|    yes   |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.61>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln8, %2 ]" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %2 ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c_0_0 = phi i5 [ 0, %0 ], [ %add_ln23, %2 ]" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 20 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 21 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "%icmp_ln8 = icmp eq i9 %indvar_flatten, -174" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln8 = add i9 %indvar_flatten, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Col_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0_0, -6" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 25 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 26 'select' 'select_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.21ns)   --->   "%select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 27 'select' 'select_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln32_1, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %tmp to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 29 'zext' 'zext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_25 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln32_1, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 30 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i7 %tmp_25 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 31 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 32 'sub' 'sub_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln23_2 = add i5 %r_0, 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 33 'add' 'add_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln32_2 = select i1 %icmp_ln11, i5 %add_ln23_2, i5 %r" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 34 'select' 'select_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln32_3 = select i1 %icmp_ln11, i5 3, i5 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 35 'select' 'select_ln32_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln32 = add i5 %select_ln32_3, %r_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 36 'add' 'add_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21048)" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 37 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i5 %select_ln32 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 38 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%add_ln1117 = add i11 %zext_ln1117_11, %sub_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 39 'add' 'add_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i11 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 40 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 41 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 42 'load' 'input_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln23 = or i5 %select_ln32, 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 43 'or' 'or_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i5 %or_ln23 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 44 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.63ns)   --->   "%add_ln1117_4 = add i11 %zext_ln1117_15, %sub_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 45 'add' 'add_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i11 %add_ln1117_4 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 46 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 47 'getelementptr' 'input_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%input_V_load_1 = load i14* %input_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 48 'load' 'input_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>

State 3 <SV = 2> <Delay = 12.6>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln32_2, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 49 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i10 %tmp_26 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 50 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln32_2, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 51 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i7 %tmp_27 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 52 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%sub_ln1117_1 = sub i11 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 53 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.63ns)   --->   "%add_ln1117_2 = add i11 %zext_ln1117_11, %sub_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 54 'add' 'add_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i11 %add_ln1117_2 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 55 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%input_V_addr_3 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 56 'getelementptr' 'input_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 57 'load' 'input_V_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%input_V_load_1 = load i14* %input_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 58 'load' 'input_V_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load_1 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 59 'sext' 'sext_ln1118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %input_V_load_1 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 60 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %input_V_load_1, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %shl_ln to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 62 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.16ns)   --->   "%sub_ln1118 = sub i20 %sext_ln1118_4, %sext_ln1118_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 63 'sub' 'sub_ln1118' <Predicate = (!icmp_ln8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i20 %sub_ln1118 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 64 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %input_V_load, i32 4, i32 13)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 65 'partselect' 'tmp_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_32, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 66 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %shl_ln3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 67 'sext' 'sext_ln728' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_5 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 68 'zext' 'zext_ln703' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.43ns)   --->   "%add_ln1192 = add nsw i29 %sext_ln728, %zext_ln703" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'add' 'add_ln1192' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %select_ln32, 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i5 %add_ln23 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln1117_7 = add i11 %zext_ln1117_18, %sub_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'add' 'add_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i11 %add_ln1117_7 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 73 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%input_V_addr_2 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'getelementptr' 'input_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%input_V_load_2 = load i14* %input_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 75 'load' 'input_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 76 'partselect' 'tmp_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%input_V_load_3 = load i14* %input_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 77 'load' 'input_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i14 %input_V_load to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 78 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i14 %input_V_load to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 79 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i14 %input_V_load to i15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 80 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i22 %sext_ln1118_35, 97" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 81 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_7 = mul i22 %sext_ln1118, 95" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 82 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_6, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 83 'partselect' 'tmp_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_44, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 84 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i22 %shl_ln728_8, %mul_ln1118_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 85 'add' 'add_ln1192_8' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_45 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_8, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 86 'partselect' 'tmp_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 87 'bitconcatenate' 'shl_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i20 %shl_ln1118_5 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'bitconcatenate' 'shl_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i18 %shl_ln1118_6 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.19ns)   --->   "%sub_ln1118_4 = sub i21 %sext_ln1118_44, %sext_ln1118_45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'sub' 'sub_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_4, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.81ns)   --->   "%sub_ln1118_8 = sub i15 0, %sext_ln1118_36" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'sub' 'sub_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %sub_ln1118_8, i32 8, i32 14)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i20 %sext_ln1118_2, -25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i20 %mul_ln1118_17 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 96 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_63 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln708_3, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 97 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i15 %tmp_63 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln728_11 = zext i22 %sext_ln728_3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'zext' 'zext_ln728_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln703_17 = zext i28 %sext_ln1118_60 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'zext' 'zext_ln703_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.43ns)   --->   "%add_ln1192_24 = add nsw i29 %zext_ln728_11, %zext_ln703_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 101 'add' 'add_ln1192_24' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_64 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_24, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 102 'partselect' 'tmp_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %input_V_load, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 103 'bitconcatenate' 'shl_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i17 %shl_ln1118_16 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 104 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 105 'bitconcatenate' 'shl_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i15 %shl_ln1118_17 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 106 'sext' 'sext_ln1118_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.10ns)   --->   "%sub_ln1118_9 = sub i18 %sext_ln1118_66, %sext_ln1118_67" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 107 'sub' 'sub_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %sub_ln1118_9, i32 8, i32 17)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i14 %input_V_load_1 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'sext' 'sext_ln1118_132' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln728 = mul i21 %sext_ln1118_132, 101" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'mul' 'mul_ln728' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_71 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln708_5, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i18 %tmp_71 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'sext' 'sext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i21 %mul_ln728, %sext_ln1192" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'add' 'add_ln1192_32' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_140 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_32, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 114 'partselect' 'tmp_140' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (5.60ns)   --->   "%mul_ln1118_27 = mul i19 %sext_ln1118_34, 11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 115 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 5.60> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i19.i32.i32(i19 %mul_ln1118_27, i32 8, i32 18)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 116 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i14 %input_V_load_1 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 117 'sext' 'sext_ln1118_133' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln728_1 = mul i21 %sext_ln1118_133, 79" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 118 'mul' 'mul_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_79 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %trunc_ln708_7, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 119 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i19 %tmp_79 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 120 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i21 %mul_ln728_1, %sext_ln1192_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 121 'add' 'add_ln1192_40' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_146 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_40, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 122 'partselect' 'tmp_146' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i22 %sext_ln1118, 97" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 123 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_95 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_38, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 124 'partselect' 'tmp_95' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.9>
ST_4 : Operation 125 [1/1] (1.63ns)   --->   "%add_ln1117_5 = add i11 %zext_ln1117_15, %sub_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 125 'add' 'add_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i11 %add_ln1117_5 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 126 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%input_V_addr_4 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 127 'getelementptr' 'input_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %input_V_load_1 to i15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 128 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %input_V_load_1 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 129 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.63ns)   --->   "%add_ln1117_8 = add i11 %zext_ln1117_18, %sub_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 130 'add' 'add_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i11 %add_ln1117_8 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 131 'zext' 'zext_ln1117_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%input_V_addr_5 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 132 'getelementptr' 'input_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 133 [1/2] (3.25ns)   --->   "%input_V_load_2 = load i14* %input_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 133 'load' 'input_V_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %input_V_load_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 134 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %input_V_load_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 135 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %input_V_load_2 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 136 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118 = mul i22 %sext_ln1118_6, -91" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 137 'mul' 'mul_ln1118' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_33, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 138 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i22 %mul_ln1118, %shl_ln728_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 139 'add' 'add_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/2] (3.25ns)   --->   "%input_V_load_3 = load i14* %input_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 140 'load' 'input_V_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i14 %input_V_load_3 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 141 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %input_V_load_3 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 142 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i14 %input_V_load_3 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 143 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_11, -45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 144 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i21 %mul_ln1118_1 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 145 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 146 'partselect' 'tmp_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_34, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 147 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %shl_ln728_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 148 'zext' 'zext_ln728' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i28 %sext_ln1118_12 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 149 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.43ns)   --->   "%add_ln1192_2 = add nsw i29 %zext_ln728, %zext_ln703_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 150 'add' 'add_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%input_V_load_4 = load i14* %input_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 151 'load' 'input_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_35 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 152 'partselect' 'tmp_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (3.25ns)   --->   "%input_V_load_5 = load i14* %input_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 153 'load' 'input_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 154 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i23 %sext_ln1118_7, 147" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 154 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_45, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 155 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i22 %shl_ln728_9 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 156 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i23 %mul_ln1118_8 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 157 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (2.28ns)   --->   "%add_ln1192_9 = add i24 %zext_ln1192_1, %zext_ln703_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 158 'add' 'add_ln1192_9' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i21 %sext_ln1118_11, 45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 159 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i21 %mul_ln1118_9 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 160 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_46 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_9, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 161 'partselect' 'tmp_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_46, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 162 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i22 %shl_ln728_s to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 163 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i28 %sext_ln1118_37 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 164 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.43ns)   --->   "%add_ln1192_10 = add nsw i29 %zext_ln703_8, %zext_ln728_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 165 'add' 'add_ln1192_10' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_10, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 166 'partselect' 'tmp_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_1, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 167 'bitconcatenate' 'shl_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i18 %shl_ln1118_7 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 168 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i18 %shl_ln1118_7 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 169 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_5 = sub i19 0, %sext_ln1118_47" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 170 'sub' 'sub_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %input_V_load_1, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 171 'bitconcatenate' 'shl_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i16 %shl_ln1118_8 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 172 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_6 = sub i19 %sub_ln1118_5, %sext_ln1118_48" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 173 'sub' 'sub_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i19 %sub_ln1118_6 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 174 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_55 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %trunc_ln708_1, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 175 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i21 %tmp_55 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 176 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i22 %sext_ln728_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 177 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln703_12 = zext i28 %sext_ln1118_49 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 178 'zext' 'zext_ln703_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.43ns)   --->   "%add_ln1192_16 = add nsw i29 %zext_ln728_7, %zext_ln703_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 179 'add' 'add_ln1192_16' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i23 %sext_ln1118_7, 138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 180 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_56 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_16, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 181 'partselect' 'tmp_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_56, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 182 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln703_13 = zext i22 %shl_ln728_15 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 183 'zext' 'zext_ln703_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i23 %mul_ln1118_13 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 184 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.28ns)   --->   "%add_ln1192_17 = add i24 %zext_ln703_13, %zext_ln1192_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 185 'add' 'add_ln1192_17' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_14 = mul i22 %sext_ln1118_10, 90" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 186 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_57 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_17, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 187 'partselect' 'tmp_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_57, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 188 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i22 %mul_ln1118_14, %shl_ln728_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 189 'add' 'add_ln1192_18' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_58 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_18, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 190 'partselect' 'tmp_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_18 = mul i22 %sext_ln1118_6, -123" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 191 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_64, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 192 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i22 %mul_ln1118_18, %shl_ln728_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 193 'add' 'add_ln1192_25' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %input_V_load_3, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 194 'bitconcatenate' 'shl_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i21 %shl_ln1118_13 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 195 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %input_V_load_3, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 196 'bitconcatenate' 'shl_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i19 %shl_ln1118_14 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 197 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_3 = add i22 %sext_ln1118_62, %sext_ln1118_61" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 198 'add' 'add_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_65 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_25, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 199 'partselect' 'tmp_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_65, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 200 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_26 = add i22 %add_ln1118_3, %shl_ln728_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 201 'add' 'add_ln1192_26' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_66 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_26, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 202 'partselect' 'tmp_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1118_18 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_2, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 203 'bitconcatenate' 'shl_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i20 %shl_ln1118_18 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 204 'sext' 'sext_ln1118_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1118_19 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_2, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 205 'bitconcatenate' 'shl_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i18 %shl_ln1118_19 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 206 'sext' 'sext_ln1118_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i18 %shl_ln1118_19 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 207 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i18 %shl_ln1118_19 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 208 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (2.19ns)   --->   "%add_ln1118_5 = add i21 %sext_ln1118_69, %sext_ln1118_68" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 209 'add' 'add_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i21 %add_ln1118_5 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 210 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_141 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_140, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 211 'bitconcatenate' 'tmp_141' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i21 %tmp_141 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 212 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln728_14 = zext i22 %sext_ln728_4 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 213 'zext' 'zext_ln728_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln703_23 = zext i28 %sext_ln1118_72 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 214 'zext' 'zext_ln703_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (2.43ns)   --->   "%add_ln1192_33 = add nsw i29 %zext_ln728_14, %zext_ln703_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 215 'add' 'add_ln1192_33' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i23 %sext_ln1118_9, -185" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 216 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_33, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 217 'partselect' 'tmp_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_73, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 218 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln703_24 = zext i22 %shl_ln728_29 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 219 'zext' 'zext_ln703_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i23 %mul_ln1118_23 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 220 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (2.28ns)   --->   "%add_ln1192_34 = add i24 %zext_ln703_24, %zext_ln1192_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 221 'add' 'add_ln1192_34' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_74 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_34, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 222 'partselect' 'tmp_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1118_22 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %input_V_load_2, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 223 'bitconcatenate' 'shl_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i21 %shl_ln1118_22 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 224 'sext' 'sext_ln1118_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_12 = sub i22 %sext_ln1118_77, %sext_ln1118_71" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 225 'sub' 'sub_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_147 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_146, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 226 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i21 %tmp_147 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 227 'sext' 'sext_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_41 = add i22 %sub_ln1118_12, %sext_ln728_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 228 'add' 'add_ln1192_41' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i23 %sext_ln1118_9, -162" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 229 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_81 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_41, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 230 'partselect' 'tmp_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_81, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 231 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln703_29 = zext i22 %shl_ln728_35 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 232 'zext' 'zext_ln703_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1192_10 = zext i23 %mul_ln1118_28 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 233 'zext' 'zext_ln1192_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (2.28ns)   --->   "%add_ln1192_42 = add i24 %zext_ln703_29, %zext_ln1192_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 234 'add' 'add_ln1192_42' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_82 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_42, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 235 'partselect' 'tmp_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1118_25 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %input_V_load_2, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 236 'bitconcatenate' 'shl_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i19 %shl_ln1118_25 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 237 'sext' 'sext_ln1118_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (2.16ns)   --->   "%sub_ln1118_15 = sub i20 %sext_ln1118_81, %sext_ln1118_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 238 'sub' 'sub_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i20 %sub_ln1118_15 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 239 'sext' 'sext_ln1118_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_87 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %input_V_load_1, i32 4, i32 13)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 240 'partselect' 'tmp_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_87, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 241 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i18 %shl_ln728_41 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 242 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln703_33 = zext i28 %sext_ln1118_82 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 243 'zext' 'zext_ln703_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (2.43ns)   --->   "%add_ln1192_48 = add nsw i29 %zext_ln703_33, %sext_ln728_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 244 'add' 'add_ln1192_48' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_88 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_48, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 245 'partselect' 'tmp_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_39 = mul i22 %sext_ln1118_6, 95" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 246 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_95, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 247 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i22 %shl_ln728_49, %mul_ln1118_39" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 248 'add' 'add_ln1192_56' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_96 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_56, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 249 'partselect' 'tmp_96' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln1118_30 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_1, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 250 'bitconcatenate' 'shl_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i20 %shl_ln1118_30 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 251 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (2.19ns)   --->   "%sub_ln1118_19 = sub i21 %sext_ln1118_105, %sext_ln1118_46" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 252 'sub' 'sub_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_19, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 253 'partselect' 'trunc_ln708_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_20 = sub i19 0, %sext_ln1118_70" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 254 'sub' 'sub_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln1118_31 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %input_V_load_2, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 255 'bitconcatenate' 'shl_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i16 %shl_ln1118_31 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 256 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_21 = sub i19 %sub_ln1118_20, %sext_ln1118_106" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 257 'sub' 'sub_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i19 %sub_ln1118_21 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 258 'sext' 'sext_ln1118_107' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_103 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %trunc_ln708_12, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 259 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i21 %tmp_103 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 260 'sext' 'sext_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln728_26 = zext i22 %sext_ln728_6 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 261 'zext' 'zext_ln728_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln703_44 = zext i28 %sext_ln1118_107 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 262 'zext' 'zext_ln703_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (2.43ns)   --->   "%add_ln1192_64 = add nsw i29 %zext_ln728_26, %zext_ln703_44" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 263 'add' 'add_ln1192_64' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_104 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_64, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 264 'partselect' 'tmp_104' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (1.81ns)   --->   "%sub_ln1118_23 = sub i15 0, %sext_ln1118_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 265 'sub' 'sub_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %sub_ln1118_23, i32 8, i32 14)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 266 'partselect' 'trunc_ln708_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i20 %sext_ln1118_8, -25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 267 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i20 %mul_ln1118_49 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 268 'sext' 'sext_ln1118_114' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_111 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln708_14, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 269 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i15 %tmp_111 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 270 'sext' 'sext_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln728_30 = zext i22 %sext_ln728_7 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 271 'zext' 'zext_ln728_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln703_49 = zext i28 %sext_ln1118_114 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 272 'zext' 'zext_ln703_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (2.43ns)   --->   "%add_ln1192_72 = add nsw i29 %zext_ln728_30, %zext_ln703_49" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 273 'add' 'add_ln1192_72' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_112 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_72, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 274 'partselect' 'tmp_112' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln1118_37 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %input_V_load_1, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 275 'bitconcatenate' 'shl_ln1118_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i17 %shl_ln1118_37 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 276 'sext' 'sext_ln1118_119' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1118_38 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load_1, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 277 'bitconcatenate' 'shl_ln1118_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i15 %shl_ln1118_38 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 278 'sext' 'sext_ln1118_120' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (2.10ns)   --->   "%sub_ln1118_24 = sub i18 %sext_ln1118_119, %sext_ln1118_120" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 279 'sub' 'sub_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %sub_ln1118_24, i32 8, i32 17)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 280 'partselect' 'trunc_ln708_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (5.60ns)   --->   "%mul_ln1118_59 = mul i19 %sext_ln1118_3, 11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 281 'mul' 'mul_ln1118_59' <Predicate = (!icmp_ln8)> <Delay = 5.60> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i11 @_ssdm_op_PartSelect.i11.i19.i32.i32(i19 %mul_ln1118_59, i32 8, i32 18)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 282 'partselect' 'trunc_ln708_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.5>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln32, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 283 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i10 %tmp_28 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 284 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln32, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 285 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i7 %tmp_29 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 286 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (1.73ns)   --->   "%sub_ln1117_2 = sub i11 %zext_ln1117_8, %zext_ln1117_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 287 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (1.63ns)   --->   "%add_ln1117_3 = add i11 %zext_ln1117_11, %sub_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 288 'add' 'add_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i11 %add_ln1117_3 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 289 'sext' 'sext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%input_V_addr_6 = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 290 'getelementptr' 'input_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (1.63ns)   --->   "%add_ln1117_6 = add i11 %zext_ln1117_15, %sub_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 291 'add' 'add_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i11 %add_ln1117_6 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 292 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%input_V_addr_7 = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 293 'getelementptr' 'input_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 294 [1/2] (3.25ns)   --->   "%input_V_load_4 = load i14* %input_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 294 'load' 'input_V_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i14 %input_V_load_4 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 295 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %input_V_load_4 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 296 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %input_V_load_4 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 297 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_15, 52" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 298 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i21 %mul_ln1118_2 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 299 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_35, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 300 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i22 %shl_ln728_3 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 301 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i28 %sext_ln1118_17 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 302 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (2.43ns)   --->   "%add_ln1192_3 = add nsw i29 %zext_ln728_1, %zext_ln703_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 303 'add' 'add_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/2] (3.25ns)   --->   "%input_V_load_5 = load i14* %input_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 304 'load' 'input_V_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %input_V_load_5 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 305 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i14 %input_V_load_5 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 306 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %input_V_load_5 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 307 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i20 %sext_ln1118_19, 23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 308 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i20 %mul_ln1118_3 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 309 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 310 'partselect' 'tmp_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_36, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 311 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i22 %shl_ln728_4 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 312 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i28 %sext_ln1118_24 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 313 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (2.43ns)   --->   "%add_ln1192_4 = add nsw i29 %zext_ln728_2, %zext_ln703_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 314 'add' 'add_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [2/2] (3.25ns)   --->   "%input_V_load_6 = load i14* %input_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 315 'load' 'input_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 316 'partselect' 'tmp_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 317 [2/2] (3.25ns)   --->   "%input_V_load_7 = load i14* %input_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 317 'load' 'input_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %input_V_load_4, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 318 'bitconcatenate' 'shl_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i17 %shl_ln1118_3 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 319 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i17 %shl_ln1118_3 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 320 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_1 = sub i18 0, %sext_ln1118_39" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 321 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load_4, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 322 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i15 %shl_ln1118_4 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 323 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i15 %shl_ln1118_4 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 324 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%sub_ln1118_2 = sub i18 %sub_ln1118_1, %sext_ln1118_41" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 325 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i18 %sub_ln1118_2 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 326 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_47, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 327 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i22 %shl_ln728_10 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 328 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i28 %sext_ln1118_42 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 329 'zext' 'zext_ln703_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (2.43ns)   --->   "%add_ln1192_11 = add nsw i29 %zext_ln703_9, %zext_ln728_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 330 'add' 'add_ln1192_11' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_48 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_11, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 331 'partselect' 'tmp_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %input_V_load_4, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 332 'bitconcatenate' 'shl_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i19 %shl_ln1118_9 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 333 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (2.16ns)   --->   "%sub_ln1118_7 = sub i20 %sext_ln1118_51, %sext_ln1118_38" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 334 'sub' 'sub_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i20 %sub_ln1118_7 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 335 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_58, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 336 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i22 %shl_ln728_17 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 337 'zext' 'zext_ln728_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln703_14 = zext i28 %sext_ln1118_52 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 338 'zext' 'zext_ln703_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (2.43ns)   --->   "%add_ln1192_19 = add nsw i29 %zext_ln728_8, %zext_ln703_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 339 'add' 'add_ln1192_19' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_15 = mul i22 %sext_ln1118_21, 107" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 340 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_59 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_19, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 341 'partselect' 'tmp_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_59, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 342 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i22 %mul_ln1118_15, %shl_ln728_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 343 'add' 'add_ln1192_20' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_60 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_20, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 344 'partselect' 'tmp_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_4, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 345 'bitconcatenate' 'shl_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i18 %shl_ln1118_15 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 346 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (2.13ns)   --->   "%add_ln1118_4 = add i19 %sext_ln1118_63, %sext_ln1118_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 347 'add' 'add_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i19 %add_ln1118_4 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 348 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_66, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 349 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln728_12 = zext i22 %shl_ln728_24 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 350 'zext' 'zext_ln728_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln703_18 = zext i28 %sext_ln1118_64 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 351 'zext' 'zext_ln703_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (2.43ns)   --->   "%add_ln1192_27 = add nsw i29 %zext_ln728_12, %zext_ln703_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 352 'add' 'add_ln1192_27' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i23 %sext_ln1118_20, -188" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 353 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_67 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_27, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 354 'partselect' 'tmp_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_67, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 355 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln703_19 = zext i22 %shl_ln728_25 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 356 'zext' 'zext_ln703_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i23 %mul_ln1118_19 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 357 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (2.28ns)   --->   "%add_ln1192_28 = add i24 %zext_ln703_19, %zext_ln1192_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 358 'add' 'add_ln1192_28' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_68 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_28, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 359 'partselect' 'tmp_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (2.13ns)   --->   "%sub_ln1118_10 = sub i19 %sext_ln1118_63, %sext_ln1118_40" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 360 'sub' 'sub_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i19 %sub_ln1118_10 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 361 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_74, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 362 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln728_15 = zext i22 %shl_ln728_30 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 363 'zext' 'zext_ln728_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln703_25 = zext i28 %sext_ln1118_73 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 364 'zext' 'zext_ln703_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (2.43ns)   --->   "%add_ln1192_35 = add nsw i29 %zext_ln728_15, %zext_ln703_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 365 'add' 'add_ln1192_35' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i20 %sext_ln1118_19, 21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 366 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i20 %mul_ln1118_24 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 367 'sext' 'sext_ln1118_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_75 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_35, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 368 'partselect' 'tmp_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_75, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 369 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln728_16 = zext i22 %shl_ln728_31 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 370 'zext' 'zext_ln728_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln703_26 = zext i28 %sext_ln1118_74 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 371 'zext' 'zext_ln703_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (2.43ns)   --->   "%add_ln1192_36 = add nsw i29 %zext_ln728_16, %zext_ln703_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 372 'add' 'add_ln1192_36' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_76 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_36, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 373 'partselect' 'tmp_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i21 %sext_ln1118_15, -45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 374 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 375 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i21 %sext_ln1118_15, 45" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 375 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i14 %input_V_load_2 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 376 'sext' 'sext_ln1118_134' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln728_2 = mul i21 %sext_ln1118_134, 101" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 377 'mul' 'mul_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_119 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln708_16, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 378 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i18 %tmp_119 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 379 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i21 %mul_ln728_2, %sext_ln1192_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 380 'add' 'add_ln1192_80' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_168 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_80, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 381 'partselect' 'tmp_168' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul i23 %sext_ln1118_13, -185" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 382 'mul' 'mul_ln1118_55' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i14 %input_V_load_2 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 383 'sext' 'sext_ln1118_135' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln728_3 = mul i21 %sext_ln1118_135, 79" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 384 'mul' 'mul_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_127 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %trunc_ln708_18, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 385 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i19 %tmp_127 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 386 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i21 %mul_ln728_3, %sext_ln1192_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 387 'add' 'add_ln1192_88' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_174 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_88, i32 8, i32 20)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 388 'partselect' 'tmp_174' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i23 %sext_ln1118_13, -162" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 389 'mul' 'mul_ln1118_60' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 14.9>
ST_6 : Operation 390 [1/1] (1.63ns)   --->   "%add_ln1117_9 = add i11 %zext_ln1117_18, %sub_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 390 'add' 'add_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i11 %add_ln1117_9 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 391 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%input_V_addr_8 = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 392 'getelementptr' 'input_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %input_V_load_4 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 393 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i14 %input_V_load_5 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 394 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %input_V_load_5 to i15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 395 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 396 [1/2] (3.25ns)   --->   "%input_V_load_6 = load i14* %input_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 396 'load' 'input_V_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i14 %input_V_load_6 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 397 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_6, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 398 'bitconcatenate' 'shl_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i20 %shl_ln1118_1 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 399 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %input_V_load_6, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 400 'bitconcatenate' 'shl_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i17 %shl_ln1118_2 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 401 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (2.19ns)   --->   "%add_ln1118 = add i21 %sext_ln1118_27, %sext_ln1118_26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 402 'add' 'add_ln1118' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i21 %add_ln1118 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 403 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_37, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 404 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i22 %shl_ln728_5 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 405 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i28 %sext_ln1118_28 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 406 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (2.43ns)   --->   "%add_ln1192_5 = add nsw i29 %zext_ln728_3, %zext_ln703_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 407 'add' 'add_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 408 [1/2] (3.25ns)   --->   "%input_V_load_7 = load i14* %input_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 408 'load' 'input_V_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i14 %input_V_load_7 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 409 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i14 %input_V_load_7 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 410 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i23 %sext_ln1118_29, 148" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 411 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_38 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 412 'partselect' 'tmp_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_38, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 413 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i22 %shl_ln728_6 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 414 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i23 %mul_ln1118_4 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 415 'zext' 'zext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (2.28ns)   --->   "%add_ln1192_6 = add i24 %zext_ln703_6, %zext_ln1192" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 416 'add' 'add_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [2/2] (3.25ns)   --->   "%input_V_load_8 = load i14* %input_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 417 'load' 'input_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_39 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 418 'partselect' 'tmp_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (1.81ns)   --->   "%sub_ln1118_3 = sub i15 0, %sext_ln1118_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 419 'sub' 'sub_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i15 %sub_ln1118_3 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 420 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_48, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 421 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i22 %shl_ln728_11 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 422 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i28 %sext_ln1118_43 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 423 'zext' 'zext_ln703_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (2.43ns)   --->   "%add_ln1192_12 = add nsw i29 %zext_ln703_10, %zext_ln728_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 424 'add' 'add_ln1192_12' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i23 %sext_ln1118_25, -138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 425 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_49 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_12, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 426 'partselect' 'tmp_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_49, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 427 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln703_11 = zext i22 %shl_ln728_12 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 428 'zext' 'zext_ln703_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i23 %mul_ln1118_10 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 429 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (2.28ns)   --->   "%add_ln1192_13 = add i24 %zext_ln1192_2, %zext_ln703_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 430 'add' 'add_ln1192_13' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_11 = mul i22 %sext_ln1118_30, -109" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 431 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_50 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_13, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 432 'partselect' 'tmp_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_50, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 433 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i22 %shl_ln728_13, %mul_ln1118_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 434 'add' 'add_ln1192_14' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_51 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_14, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 435 'partselect' 'tmp_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_6, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 436 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i18 %shl_ln1118_s to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 437 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %input_V_load_6, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 438 'bitconcatenate' 'shl_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i16 %shl_ln1118_10 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 439 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (2.13ns)   --->   "%add_ln1118_1 = add i19 %sext_ln1118_54, %sext_ln1118_53" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 440 'add' 'add_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i19 %add_ln1118_1 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 441 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_60, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 442 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i22 %shl_ln728_19 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 443 'zext' 'zext_ln728_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln703_15 = zext i28 %sext_ln1118_55 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 444 'zext' 'zext_ln703_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (2.43ns)   --->   "%add_ln1192_21 = add nsw i29 %zext_ln728_9, %zext_ln703_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 445 'add' 'add_ln1192_21' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_61 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_21, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 446 'partselect' 'tmp_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i23 %sext_ln1118_25, 138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 447 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_68, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 448 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln703_20 = zext i22 %shl_ln728_26 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 449 'zext' 'zext_ln703_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i23 %mul_ln1118_20 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 450 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (2.28ns)   --->   "%add_ln1192_29 = add i24 %zext_ln703_20, %zext_ln1192_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 451 'add' 'add_ln1192_29' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i23 %sext_ln1118_29, 146" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 452 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_69 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_29, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 453 'partselect' 'tmp_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_69, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 454 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln703_21 = zext i22 %shl_ln728_27 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 455 'zext' 'zext_ln703_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i23 %mul_ln1118_21 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 456 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (2.28ns)   --->   "%add_ln1192_30 = add i24 %zext_ln703_21, %zext_ln1192_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 457 'add' 'add_ln1192_30' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_70 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_30, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 458 'partselect' 'tmp_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln1118_20 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %input_V_load_6, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 459 'bitconcatenate' 'shl_ln1118_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i21 %shl_ln1118_20 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 460 'sext' 'sext_ln1118_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln1118_21 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load_6, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 461 'bitconcatenate' 'shl_ln1118_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i15 %shl_ln1118_21 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 462 'sext' 'sext_ln1118_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_11 = sub i22 %sext_ln1118_76, %sext_ln1118_75" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 463 'sub' 'sub_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_76, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 464 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_37 = add i22 %sub_ln1118_11, %shl_ln728_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 465 'add' 'add_ln1192_37' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 466 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i23 %sext_ln1118_29, -171" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 466 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_77 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_37, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 467 'partselect' 'tmp_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_77, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 468 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln703_27 = zext i22 %shl_ln728_33 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 469 'zext' 'zext_ln703_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i23 %mul_ln1118_25 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 470 'zext' 'zext_ln1192_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (2.28ns)   --->   "%add_ln1192_38 = add i24 %zext_ln703_27, %zext_ln1192_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 471 'add' 'add_ln1192_38' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_78 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_38, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 472 'partselect' 'tmp_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_29 = mul i22 %sext_ln1118_14, -74" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 473 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_82, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 474 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i22 %mul_ln1118_29, %shl_ln728_36" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 475 'add' 'add_ln1192_43' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 476 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_30 = mul i22 %sext_ln1118_21, 110" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 476 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_83 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_43, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 477 'partselect' 'tmp_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_83, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 478 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i22 %mul_ln1118_30, %shl_ln728_37" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 479 'add' 'add_ln1192_44' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 480 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i23 %sext_ln1118_25, -150" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 480 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_84 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_44, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 481 'partselect' 'tmp_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_84, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 482 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln703_30 = zext i22 %shl_ln728_38 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 483 'zext' 'zext_ln703_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln1192_11 = zext i23 %mul_ln1118_31 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 484 'zext' 'zext_ln1192_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (2.28ns)   --->   "%add_ln1192_45 = add i24 %zext_ln703_30, %zext_ln1192_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 485 'add' 'add_ln1192_45' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_85 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_45, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 486 'partselect' 'tmp_85' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 %select_ln32, 3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 487 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i5 %add_ln23_3 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 488 'zext' 'zext_ln1117_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (1.63ns)   --->   "%add_ln1117_10 = add i11 %sub_ln1117, %zext_ln1117_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 489 'add' 'add_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln1117_22 = zext i11 %add_ln1117_10 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 490 'zext' 'zext_ln1117_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%input_V_addr_9 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 491 'getelementptr' 'input_V_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (1.63ns)   --->   "%add_ln1117_11 = add i11 %sub_ln1117_1, %zext_ln1117_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 492 'add' 'add_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (1.63ns)   --->   "%add_ln1117_12 = add i11 %sub_ln1117_2, %zext_ln1117_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 493 'add' 'add_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [2/2] (3.25ns)   --->   "%input_V_load_9 = load i14* %input_V_addr_9, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 494 'load' 'input_V_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 495 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul i21 %sext_ln1118_18, 52" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 495 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 496 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul i23 %sext_ln1118_29, -138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 496 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 17.3>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i14 %input_V_load_5 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 497 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 498 [1/2] (3.25ns)   --->   "%input_V_load_8 = load i14* %input_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 498 'load' 'input_V_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i14 %input_V_load_8 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 499 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i14 %input_V_load_8 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 500 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i19 %shl_ln1118_9 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 501 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_7, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 502 'bitconcatenate' 'shl_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i18 %shl_ln1118_11 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 503 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load_7, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 504 'bitconcatenate' 'shl_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i15 %shl_ln1118_12 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 505 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (2.13ns)   --->   "%add_ln1118_2 = add i19 %sext_ln1118_57, %sext_ln1118_56" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 506 'add' 'add_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i19 %add_ln1118_2 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 507 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_61, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 508 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln728_10 = zext i22 %shl_ln728_20 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 509 'zext' 'zext_ln728_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln703_16 = zext i28 %sext_ln1118_59 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 510 'zext' 'zext_ln703_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 511 [1/1] (2.43ns)   --->   "%add_ln1192_22 = add nsw i29 %zext_ln728_10, %zext_ln703_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 511 'add' 'add_ln1192_22' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_62 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_22, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 512 'partselect' 'tmp_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i20 %sext_ln1118_33, -26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 513 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i20 %mul_ln1118_22 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 514 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_70, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 515 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln728_13 = zext i22 %shl_ln728_28 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 516 'zext' 'zext_ln728_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln703_22 = zext i28 %sext_ln1118_65 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 517 'zext' 'zext_ln703_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (2.43ns)   --->   "%add_ln1192_31 = add nsw i29 %zext_ln728_13, %zext_ln703_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 518 'add' 'add_ln1192_31' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_31, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 519 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul i23 %sext_ln1118_31, -207" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 520 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_78, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 521 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln703_28 = zext i22 %shl_ln728_34 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 522 'zext' 'zext_ln703_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1192_9 = zext i23 %mul_ln1118_26 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 523 'zext' 'zext_ln1192_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (2.28ns)   --->   "%add_ln1192_39 = add i24 %zext_ln703_28, %zext_ln1192_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 524 'add' 'add_ln1192_39' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_39, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 525 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_13 = sub i19 0, %sext_ln1118_56" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 526 'sub' 'sub_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln1118_23 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %input_V_load_7, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 527 'bitconcatenate' 'shl_ln1118_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i16 %shl_ln1118_23 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 528 'sext' 'sext_ln1118_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_14 = sub i19 %sub_ln1118_13, %sext_ln1118_78" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 529 'sub' 'sub_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i19 %sub_ln1118_14 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 530 'sext' 'sext_ln1118_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_85, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 531 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln728_17 = zext i22 %shl_ln728_39 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 532 'zext' 'zext_ln728_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln703_31 = zext i28 %sext_ln1118_79 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 533 'zext' 'zext_ln703_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (2.43ns)   --->   "%add_ln1192_46 = add nsw i29 %zext_ln728_17, %zext_ln703_31" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 534 'add' 'add_ln1192_46' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_86 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_46, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 535 'partselect' 'tmp_86' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln1117_23 = zext i11 %add_ln1117_11 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 536 'zext' 'zext_ln1117_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%input_V_addr_10 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 537 'getelementptr' 'input_V_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i11 %add_ln1117_12 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 538 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%input_V_addr_11 = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 539 'getelementptr' 'input_V_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 540 [1/2] (3.25ns)   --->   "%input_V_load_9 = load i14* %input_V_addr_9, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 540 'load' 'input_V_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i14 %input_V_load_9 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 541 'sext' 'sext_ln1118_83' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i14 %input_V_load_9 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 542 'sext' 'sext_ln1118_84' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_32 = mul i22 %sext_ln1118_84, -91" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 543 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_88, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 544 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i22 %shl_ln728_42, %mul_ln1118_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 545 'add' 'add_ln1192_49' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i21 %mul_ln1118_33 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 546 'sext' 'sext_ln1118_85' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_89 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_49, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 547 'partselect' 'tmp_89' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_89, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 548 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln728_19 = zext i22 %shl_ln728_43 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 549 'zext' 'zext_ln728_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln703_34 = zext i28 %sext_ln1118_85 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 550 'zext' 'zext_ln703_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (2.43ns)   --->   "%add_ln1192_50 = add nsw i29 %zext_ln703_34, %zext_ln728_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 551 'add' 'add_ln1192_50' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i21 %mul_ln1118_34 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 552 'sext' 'sext_ln1118_86' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_90 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_50, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 553 'partselect' 'tmp_90' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_90, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 554 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln728_20 = zext i22 %shl_ln728_44 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 555 'zext' 'zext_ln728_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln703_35 = zext i28 %sext_ln1118_86 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 556 'zext' 'zext_ln703_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 557 [1/1] (2.43ns)   --->   "%add_ln1192_51 = add nsw i29 %zext_ln703_35, %zext_ln728_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 557 'add' 'add_ln1192_51' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [2/2] (3.25ns)   --->   "%input_V_load_10 = load i14* %input_V_addr_10, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 558 'load' 'input_V_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_91 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_51, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 559 'partselect' 'tmp_91' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 560 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i23 %sext_ln1118_31, 148" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 560 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 561 [2/2] (3.25ns)   --->   "%input_V_load_11 = load i14* %input_V_addr_11, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 561 'load' 'input_V_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_7 : Operation 562 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i23 %sext_ln1118_83, 147" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 562 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_96, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 563 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln703_39 = zext i22 %shl_ln728_50 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 564 'zext' 'zext_ln703_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1192_13 = zext i23 %mul_ln1118_40 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 565 'zext' 'zext_ln1192_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 566 [1/1] (2.28ns)   --->   "%add_ln1192_57 = add i24 %zext_ln1192_13, %zext_ln703_39" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 566 'add' 'add_ln1192_57' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i21 %mul_ln1118_41 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 567 'sext' 'sext_ln1118_98' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_97 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_57, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 568 'partselect' 'tmp_97' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_97, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 569 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln728_23 = zext i22 %shl_ln728_51 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 570 'zext' 'zext_ln728_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln703_40 = zext i28 %sext_ln1118_98 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 571 'zext' 'zext_ln703_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (2.43ns)   --->   "%add_ln1192_58 = add nsw i29 %zext_ln703_40, %zext_ln728_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 572 'add' 'add_ln1192_58' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln1118_28 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %input_V_load_5, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 573 'bitconcatenate' 'shl_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i17 %shl_ln1118_28 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 574 'sext' 'sext_ln1118_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i17 %shl_ln1118_28 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 575 'sext' 'sext_ln1118_100' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_16 = sub i18 0, %sext_ln1118_100" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 576 'sub' 'sub_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln1118_29 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load_5, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 577 'bitconcatenate' 'shl_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i15 %shl_ln1118_29 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 578 'sext' 'sext_ln1118_101' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i15 %shl_ln1118_29 to i18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 579 'sext' 'sext_ln1118_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%sub_ln1118_17 = sub i18 %sub_ln1118_16, %sext_ln1118_102" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 580 'sub' 'sub_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i18 %sub_ln1118_17 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 581 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_98 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_58, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 582 'partselect' 'tmp_98' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_98, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 583 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln728_24 = zext i22 %shl_ln728_52 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 584 'zext' 'zext_ln728_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln703_41 = zext i28 %sext_ln1118_103 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 585 'zext' 'zext_ln703_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (2.43ns)   --->   "%add_ln1192_59 = add nsw i29 %zext_ln703_41, %zext_ln728_24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 586 'add' 'add_ln1192_59' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_99 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_59, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 587 'partselect' 'tmp_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 588 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul i23 %sext_ln1118_83, 138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 588 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_104, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 589 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln703_45 = zext i22 %shl_ln728_57 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 590 'zext' 'zext_ln703_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1192_15 = zext i23 %mul_ln1118_45 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 591 'zext' 'zext_ln1192_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 592 [1/1] (2.28ns)   --->   "%add_ln1192_65 = add i24 %zext_ln703_45, %zext_ln1192_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 592 'add' 'add_ln1192_65' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_46 = mul i22 %sext_ln1118_14, 90" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 593 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_105 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_65, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 594 'partselect' 'tmp_105' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_105, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 595 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i22 %mul_ln1118_46, %shl_ln728_58" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 596 'add' 'add_ln1192_66' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln1118_32 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %input_V_load_5, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 597 'bitconcatenate' 'shl_ln1118_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i19 %shl_ln1118_32 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 598 'sext' 'sext_ln1118_108' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 599 [1/1] (2.16ns)   --->   "%sub_ln1118_22 = sub i20 %sext_ln1118_108, %sext_ln1118_99" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 599 'sub' 'sub_ln1118_22' <Predicate = (!icmp_ln8)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i20 %sub_ln1118_22 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 600 'sext' 'sext_ln1118_109' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_106 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_66, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 601 'partselect' 'tmp_106' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_106, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 602 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln728_27 = zext i22 %shl_ln728_59 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 603 'zext' 'zext_ln728_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln703_46 = zext i28 %sext_ln1118_109 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 604 'zext' 'zext_ln703_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 605 [1/1] (2.43ns)   --->   "%add_ln1192_67 = add nsw i29 %zext_ln728_27, %zext_ln703_46" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 605 'add' 'add_ln1192_67' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_107 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_67, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 606 'partselect' 'tmp_107' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 607 [1/1] (2.13ns)   --->   "%add_ln1118_7 = add i19 %sext_ln1118_78, %sext_ln1118_56" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 607 'add' 'add_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1118_50 = mul i22 %sext_ln1118_84, -123" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 608 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_112, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 609 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i22 %mul_ln1118_50, %shl_ln728_64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 610 'add' 'add_ln1192_73' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln1118_35 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %input_V_load_4, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 611 'bitconcatenate' 'shl_ln1118_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i21 %shl_ln1118_35 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 612 'sext' 'sext_ln1118_115' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_9 = add i22 %sext_ln1118_50, %sext_ln1118_115" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 613 'add' 'add_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_113 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_73, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 614 'partselect' 'tmp_113' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln728_65 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_113, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 615 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 616 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_74 = add i22 %add_ln1118_9, %shl_ln728_65" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 616 'add' 'add_ln1192_74' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln1118_36 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_5, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 617 'bitconcatenate' 'shl_ln1118_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i18 %shl_ln1118_36 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 618 'sext' 'sext_ln1118_116' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 619 [1/1] (2.13ns)   --->   "%add_ln1118_10 = add i19 %sext_ln1118_116, %sext_ln1118_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 619 'add' 'add_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i19 %add_ln1118_10 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 620 'sext' 'sext_ln1118_117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_114 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_74, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 621 'partselect' 'tmp_114' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln728_66 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_114, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 622 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln728_31 = zext i22 %shl_ln728_66 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 623 'zext' 'zext_ln728_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln703_50 = zext i28 %sext_ln1118_117 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 624 'zext' 'zext_ln703_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 625 [1/1] (2.43ns)   --->   "%add_ln1192_75 = add nsw i29 %zext_ln728_31, %zext_ln703_50" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 625 'add' 'add_ln1192_75' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_115 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_75, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 626 'partselect' 'tmp_115' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 627 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i23 %sext_ln1118_29, 138" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 627 'mul' 'mul_ln1118_52' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 628 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul i23 %sext_ln1118_31, 146" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 628 'mul' 'mul_ln1118_53' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 629 [1/1] (0.00ns)   --->   "%shl_ln1118_39 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_9, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 629 'bitconcatenate' 'shl_ln1118_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i20 %shl_ln1118_39 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 630 'sext' 'sext_ln1118_121' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln1118_40 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_9, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 631 'bitconcatenate' 'shl_ln1118_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i18 %shl_ln1118_40 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 632 'sext' 'sext_ln1118_122' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i18 %shl_ln1118_40 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 633 'sext' 'sext_ln1118_123' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 634 [1/1] (2.19ns)   --->   "%add_ln1118_11 = add i21 %sext_ln1118_122, %sext_ln1118_121" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 634 'add' 'add_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i21 %add_ln1118_11 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 635 'sext' 'sext_ln1118_124' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_169 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_168, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 636 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i21 %tmp_169 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 637 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln728_33 = zext i22 %sext_ln728_8 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 638 'zext' 'zext_ln728_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln703_55 = zext i28 %sext_ln1118_124 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 639 'zext' 'zext_ln703_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (2.43ns)   --->   "%add_ln1192_81 = add nsw i29 %zext_ln728_33, %zext_ln703_55" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 640 'add' 'add_ln1192_81' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_121 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_81, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 641 'partselect' 'tmp_121' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln728_71 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_121, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 642 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln703_56 = zext i22 %shl_ln728_71 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 643 'zext' 'zext_ln703_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln1192_19 = zext i23 %mul_ln1118_55 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 644 'zext' 'zext_ln1192_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 645 [1/1] (2.28ns)   --->   "%add_ln1192_82 = add i24 %zext_ln703_56, %zext_ln1192_19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 645 'add' 'add_ln1192_82' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/1] (2.13ns)   --->   "%sub_ln1118_25 = sub i19 %sext_ln1118_116, %sext_ln1118_101" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 646 'sub' 'sub_ln1118_25' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i19 %sub_ln1118_25 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 647 'sext' 'sext_ln1118_125' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_122 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_82, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 648 'partselect' 'tmp_122' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln728_72 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_122, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 649 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln728_34 = zext i22 %shl_ln728_72 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 650 'zext' 'zext_ln728_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln703_57 = zext i28 %sext_ln1118_125 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 651 'zext' 'zext_ln703_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 652 [1/1] (2.43ns)   --->   "%add_ln1192_83 = add nsw i29 %zext_ln728_34, %zext_ln703_57" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 652 'add' 'add_ln1192_83' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_123 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_83, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 653 'partselect' 'tmp_123' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 654 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i23 %sext_ln1118_31, -171" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 654 'mul' 'mul_ln1118_57' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln1118_42 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %input_V_load_9, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 655 'bitconcatenate' 'shl_ln1118_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i21 %shl_ln1118_42 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 656 'sext' 'sext_ln1118_128' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_27 = sub i22 %sext_ln1118_128, %sext_ln1118_123" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 657 'sub' 'sub_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_175 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_174, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 658 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i21 %tmp_175 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 659 'sext' 'sext_ln728_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 660 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_89 = add i22 %sub_ln1118_27, %sext_ln728_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 660 'add' 'add_ln1192_89' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_129 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_89, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 661 'partselect' 'tmp_129' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln728_77 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_129, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 662 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln703_61 = zext i22 %shl_ln728_77 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 663 'zext' 'zext_ln703_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln1192_22 = zext i23 %mul_ln1118_60 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 664 'zext' 'zext_ln1192_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 665 [1/1] (2.28ns)   --->   "%add_ln1192_90 = add i24 %zext_ln703_61, %zext_ln1192_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 665 'add' 'add_ln1192_90' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_130 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_90, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 666 'partselect' 'tmp_130' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 19.8>
ST_8 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %select_ln32_1 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 667 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 668 [1/1] (3.78ns)   --->   "%mul_ln203 = mul i10 %zext_ln203, 26" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 668 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i14 %input_V_load_8 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 669 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_5 = mul i22 %sext_ln1118_32, 88" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 670 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_39, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 671 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i22 %mul_ln1118_5, %shl_ln728_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 672 'add' 'add_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 673 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %trunc_ln708_8, -3" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 674 'add' 'add_ln703' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %add_ln703, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 675 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge.0.0, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 676 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 677 'bitselect' 'tmp_40' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (1.81ns)   --->   "%sub_ln889 = sub i14 3, %trunc_ln708_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 678 'sub' 'sub_ln889' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.70ns)   --->   "%select_ln888 = select i1 %tmp_40, i14 %sub_ln889, i14 %add_ln703" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 679 'select' 'select_ln888' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %select_ln888, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 680 'partselect' 'p_Result_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%p_Result_s_75 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 681 'bitconcatenate' 'p_Result_s_75' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_s_75, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 682 'cttz' 'l' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 683 'sub' 'sub_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 684 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 685 [1/1] (2.55ns)   --->   "%add_ln894 = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 685 'add' 'add_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_41 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 686 'partselect' 'tmp_41' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 687 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_41, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 687 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 688 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 689 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 689 'sub' 'sub_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 690 'zext' 'zext_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 691 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%and_ln897_12 = and i14 %select_ln888, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 692 'and' 'and_ln897_12' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %and_ln897_12, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 693 'icmp' 'icmp_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 694 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 695 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_12 = mul i22 %sext_ln1118_32, -121" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 695 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_51, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 696 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 697 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i22 %shl_ln728_14, %mul_ln1118_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 697 'add' 'add_ln1192_15' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_15, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 698 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 699 [1/1] (1.81ns)   --->   "%add_ln703_1 = add i14 %trunc_ln708_s, -2" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 699 'add' 'add_ln703_1' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 700 [1/1] (2.20ns)   --->   "%icmp_ln885_1 = icmp eq i14 %add_ln703_1, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 700 'icmp' 'icmp_ln885_1' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_1, label %.critedge.0.1, label %_ifconv1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 701 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 702 'bitselect' 'tmp_52' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 703 [1/1] (1.81ns)   --->   "%sub_ln889_1 = sub i14 2, %trunc_ln708_s" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 703 'sub' 'sub_ln889_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 704 [1/1] (0.70ns)   --->   "%select_ln888_1 = select i1 %tmp_52, i14 %sub_ln889_1, i14 %add_ln703_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 704 'select' 'select_ln888_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 705 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i14 @llvm.part.select.i14(i14 %select_ln888_1, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 705 'partselect' 'p_Result_0_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 706 [1/1] (0.00ns)   --->   "%p_Result_62_0_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_0_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 706 'bitconcatenate' 'p_Result_62_0_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 707 [1/1] (3.39ns)   --->   "%l_0_1 = call i32 @llvm.cttz.i32(i32 %p_Result_62_0_1, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 707 'cttz' 'l_0_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 708 [1/1] (2.55ns)   --->   "%sub_ln894_1 = sub nsw i32 14, %l_0_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 708 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln894_1 = trunc i32 %sub_ln894_1 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 709 'trunc' 'trunc_ln894_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 710 [1/1] (2.55ns)   --->   "%add_ln894_1 = add nsw i32 -53, %sub_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 710 'add' 'add_ln894_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_53 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_1, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 711 'partselect' 'tmp_53' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 712 [1/1] (2.47ns)   --->   "%icmp_ln897_3 = icmp sgt i31 %tmp_53, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 712 'icmp' 'icmp_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 713 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 714 [1/1] (1.73ns)   --->   "%sub_ln897_1 = sub i4 4, %trunc_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 714 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_4)   --->   "%zext_ln897_1 = zext i4 %sub_ln897_1 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 715 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_4)   --->   "%lshr_ln897_1 = lshr i14 -1, %zext_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 716 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_4)   --->   "%and_ln897_13 = and i14 %select_ln888_1, %lshr_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 717 'and' 'and_ln897_13' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 718 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_4 = icmp ne i14 %and_ln897_13, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 718 'icmp' 'icmp_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_0_1 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 719 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_8 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i15 %shl_ln1118_12 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 720 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 721 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_16 = mul i22 %sext_ln1118_32, 73" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 721 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_62, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 722 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 723 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i22 %mul_ln1118_16, %shl_ln728_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 723 'add' 'add_ln1192_23' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_23, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 724 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 725 [1/1] (1.81ns)   --->   "%add_ln703_2 = add i14 %trunc_ln708_2, -1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 725 'add' 'add_ln703_2' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 726 [1/1] (2.20ns)   --->   "%icmp_ln885_2 = icmp eq i14 %add_ln703_2, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 726 'icmp' 'icmp_ln885_2' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 727 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_2, label %.critedge.0.2, label %_ifconv2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 727 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_2, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 728 'bitselect' 'tmp_80' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 729 [1/1] (1.81ns)   --->   "%sub_ln889_2 = sub i14 1, %trunc_ln708_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 729 'sub' 'sub_ln889_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (0.70ns)   --->   "%select_ln888_2 = select i1 %tmp_80, i14 %sub_ln889_2, i14 %add_ln703_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 730 'select' 'select_ln888_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 731 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i14 @llvm.part.select.i14(i14 %select_ln888_2, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 731 'partselect' 'p_Result_0_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 732 [1/1] (0.00ns)   --->   "%p_Result_62_0_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_0_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 732 'bitconcatenate' 'p_Result_62_0_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 733 [1/1] (3.39ns)   --->   "%l_0_2 = call i32 @llvm.cttz.i32(i32 %p_Result_62_0_2, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 733 'cttz' 'l_0_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 734 [1/1] (2.55ns)   --->   "%sub_ln894_2 = sub nsw i32 14, %l_0_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 734 'sub' 'sub_ln894_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln894_2 = trunc i32 %sub_ln894_2 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 735 'trunc' 'trunc_ln894_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i32 %sub_ln894_2 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 736 'trunc' 'trunc_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (1.73ns)   --->   "%sub_ln897_2 = sub i4 4, %trunc_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 737 'sub' 'sub_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_6)   --->   "%zext_ln897_2 = zext i4 %sub_ln897_2 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 738 'zext' 'zext_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_6)   --->   "%lshr_ln897_2 = lshr i14 -1, %zext_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 739 'lshr' 'lshr_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_6)   --->   "%and_ln897_14 = and i14 %select_ln888_2, %lshr_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 740 'and' 'and_ln897_14' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 741 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_6 = icmp ne i14 %and_ln897_14, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 741 'icmp' 'icmp_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln893_2 = trunc i32 %l_0_2 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 742 'trunc' 'trunc_ln893_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_8 : Operation 743 [1/1] (1.81ns)   --->   "%add_ln703_3 = add i14 %trunc_ln708_4, -1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 743 'add' 'add_ln703_3' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 744 [1/1] (2.20ns)   --->   "%icmp_ln885_3 = icmp eq i14 %add_ln703_3, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 744 'icmp' 'icmp_ln885_3' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 745 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_3, label %.critedge.0.3, label %_ifconv3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 745 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_3, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 746 'bitselect' 'tmp_136' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 747 [1/1] (1.81ns)   --->   "%sub_ln889_3 = sub i14 1, %trunc_ln708_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 747 'sub' 'sub_ln889_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 748 [1/1] (0.70ns)   --->   "%select_ln888_3 = select i1 %tmp_136, i14 %sub_ln889_3, i14 %add_ln703_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 748 'select' 'select_ln888_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 749 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i14 @llvm.part.select.i14(i14 %select_ln888_3, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 749 'partselect' 'p_Result_0_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 750 [1/1] (0.00ns)   --->   "%p_Result_62_0_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_0_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 750 'bitconcatenate' 'p_Result_62_0_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 751 [1/1] (3.39ns)   --->   "%l_0_3 = call i32 @llvm.cttz.i32(i32 %p_Result_62_0_3, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 751 'cttz' 'l_0_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 752 [1/1] (2.55ns)   --->   "%sub_ln894_3 = sub nsw i32 14, %l_0_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 752 'sub' 'sub_ln894_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln894_3 = trunc i32 %sub_ln894_3 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 753 'trunc' 'trunc_ln894_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 754 [1/1] (2.55ns)   --->   "%add_ln894_3 = add nsw i32 -53, %sub_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 754 'add' 'add_ln894_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_137 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_3, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 755 'partselect' 'tmp_137' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (2.47ns)   --->   "%icmp_ln897_7 = icmp sgt i31 %tmp_137, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 756 'icmp' 'icmp_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln897_3 = trunc i32 %sub_ln894_3 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 757 'trunc' 'trunc_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (1.73ns)   --->   "%sub_ln897_3 = sub i4 4, %trunc_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 758 'sub' 'sub_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_8)   --->   "%zext_ln897_3 = zext i4 %sub_ln897_3 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 759 'zext' 'zext_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_8)   --->   "%lshr_ln897_3 = lshr i14 -1, %zext_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 760 'lshr' 'lshr_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_8)   --->   "%and_ln897_15 = and i14 %select_ln888_3, %lshr_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 761 'and' 'and_ln897_15' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 762 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_8 = icmp ne i14 %and_ln897_15, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 762 'icmp' 'icmp_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_3)   --->   "%and_ln897_3 = and i1 %icmp_ln897_7, %icmp_ln897_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 763 'and' 'and_ln897_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_3)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_3, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 764 'bitselect' 'tmp_138' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_3)   --->   "%xor_ln899_3 = xor i1 %tmp_138, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 765 'xor' 'xor_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 766 [1/1] (1.81ns)   --->   "%add_ln899_3 = add i14 -53, %trunc_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 766 'add' 'add_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_3)   --->   "%p_Result_57_0_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_3, i14 %add_ln899_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 767 'bitselect' 'p_Result_57_0_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_3)   --->   "%and_ln899_3 = and i1 %p_Result_57_0_3, %xor_ln899_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 768 'and' 'and_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_3)   --->   "%or_ln899_4 = or i1 %and_ln899_3, %and_ln897_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 769 'or' 'or_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 770 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_0_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 770 'bitconcatenate' 'or_ln899_0_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.97>
ST_8 : Operation 771 [1/1] (2.47ns)   --->   "%icmp_ln908_3 = icmp sgt i32 %add_ln894_3, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 771 'icmp' 'icmp_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln893_3 = trunc i32 %l_0_3 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 772 'trunc' 'trunc_ln893_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_8 : Operation 773 [1/1] (1.81ns)   --->   "%add_ln703_4 = add i14 %trunc_ln708_6, 47" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 773 'add' 'add_ln703_4' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 774 [1/1] (2.20ns)   --->   "%icmp_ln885_4 = icmp eq i14 %add_ln703_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 774 'icmp' 'icmp_ln885_4' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 775 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_4, label %.critedge.0.4, label %_ifconv4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 775 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_4, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 776 'bitselect' 'tmp_142' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 777 [1/1] (1.81ns)   --->   "%sub_ln889_4 = sub i14 -47, %trunc_ln708_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 777 'sub' 'sub_ln889_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 778 [1/1] (0.70ns)   --->   "%select_ln888_4 = select i1 %tmp_142, i14 %sub_ln889_4, i14 %add_ln703_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 778 'select' 'select_ln888_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 779 [1/1] (0.00ns)   --->   "%p_Result_0_4 = call i14 @llvm.part.select.i14(i14 %select_ln888_4, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 779 'partselect' 'p_Result_0_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 780 [1/1] (0.00ns)   --->   "%p_Result_62_0_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_0_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 780 'bitconcatenate' 'p_Result_62_0_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 781 [1/1] (3.39ns)   --->   "%l_0_4 = call i32 @llvm.cttz.i32(i32 %p_Result_62_0_4, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 781 'cttz' 'l_0_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 782 [1/1] (2.55ns)   --->   "%sub_ln894_4 = sub nsw i32 14, %l_0_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 782 'sub' 'sub_ln894_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln894_4 = trunc i32 %sub_ln894_4 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 783 'trunc' 'trunc_ln894_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 784 [1/1] (2.55ns)   --->   "%add_ln894_4 = add nsw i32 -53, %sub_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 784 'add' 'add_ln894_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_143 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_4, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 785 'partselect' 'tmp_143' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 786 [1/1] (2.47ns)   --->   "%icmp_ln897_9 = icmp sgt i31 %tmp_143, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 786 'icmp' 'icmp_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln897_4 = trunc i32 %sub_ln894_4 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 787 'trunc' 'trunc_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 788 [1/1] (1.73ns)   --->   "%sub_ln897_4 = sub i4 4, %trunc_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 788 'sub' 'sub_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_10)   --->   "%zext_ln897_4 = zext i4 %sub_ln897_4 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 789 'zext' 'zext_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_10)   --->   "%lshr_ln897_4 = lshr i14 -1, %zext_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 790 'lshr' 'lshr_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_10)   --->   "%and_ln897_16 = and i14 %select_ln888_4, %lshr_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 791 'and' 'and_ln897_16' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 792 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_10 = icmp ne i14 %and_ln897_16, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 792 'icmp' 'icmp_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_4)   --->   "%and_ln897_4 = and i1 %icmp_ln897_9, %icmp_ln897_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 793 'and' 'and_ln897_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_4)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_4, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 794 'bitselect' 'tmp_144' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_4)   --->   "%xor_ln899_4 = xor i1 %tmp_144, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 795 'xor' 'xor_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 796 [1/1] (1.81ns)   --->   "%add_ln899_4 = add i14 -53, %trunc_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 796 'add' 'add_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_4)   --->   "%p_Result_57_0_4 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_4, i14 %add_ln899_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 797 'bitselect' 'p_Result_57_0_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_4)   --->   "%and_ln899_4 = and i1 %p_Result_57_0_4, %xor_ln899_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 798 'and' 'and_ln899_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_4)   --->   "%or_ln899_5 = or i1 %and_ln899_4, %and_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 799 'or' 'or_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 800 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_0_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 800 'bitconcatenate' 'or_ln899_0_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.97>
ST_8 : Operation 801 [1/1] (2.47ns)   --->   "%icmp_ln908_4 = icmp sgt i32 %add_ln894_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 801 'icmp' 'icmp_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln893_4 = trunc i32 %l_0_4 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 802 'trunc' 'trunc_ln893_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln1118_24 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_8, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 803 'bitconcatenate' 'shl_ln1118_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i20 %shl_ln1118_24 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 804 'sext' 'sext_ln1118_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_86, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 805 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln728_18 = zext i22 %shl_ln728_40 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 806 'zext' 'zext_ln728_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln703_32 = zext i28 %sext_ln1118_80 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 807 'zext' 'zext_ln703_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 808 [1/1] (2.43ns)   --->   "%add_ln1192_47 = add nsw i29 %zext_ln728_18, %zext_ln703_32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 808 'add' 'add_ln1192_47' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_47, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 809 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 810 [1/1] (1.81ns)   --->   "%add_ln703_5 = add i14 %trunc_ln708_9, -7" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 810 'add' 'add_ln703_5' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 811 [1/1] (2.20ns)   --->   "%icmp_ln885_5 = icmp eq i14 %add_ln703_5, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 811 'icmp' 'icmp_ln885_5' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 812 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_5, label %.critedge.0.5, label %_ifconv5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 812 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_5, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 813 'bitselect' 'tmp_148' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 814 [1/1] (1.81ns)   --->   "%sub_ln889_5 = sub i14 7, %trunc_ln708_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 814 'sub' 'sub_ln889_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 815 [1/1] (0.70ns)   --->   "%select_ln888_5 = select i1 %tmp_148, i14 %sub_ln889_5, i14 %add_ln703_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 815 'select' 'select_ln888_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 816 [1/1] (0.00ns)   --->   "%p_Result_0_5 = call i14 @llvm.part.select.i14(i14 %select_ln888_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 816 'partselect' 'p_Result_0_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 817 [1/1] (0.00ns)   --->   "%p_Result_62_0_5 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_0_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 817 'bitconcatenate' 'p_Result_62_0_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 818 [1/1] (3.39ns)   --->   "%l_0_5 = call i32 @llvm.cttz.i32(i32 %p_Result_62_0_5, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 818 'cttz' 'l_0_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 819 [1/1] (2.55ns)   --->   "%sub_ln894_5 = sub nsw i32 14, %l_0_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 819 'sub' 'sub_ln894_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln894_5 = trunc i32 %sub_ln894_5 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 820 'trunc' 'trunc_ln894_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 821 [1/1] (2.55ns)   --->   "%add_ln894_5 = add nsw i32 -53, %sub_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 821 'add' 'add_ln894_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_149 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_5, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 822 'partselect' 'tmp_149' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 823 [1/1] (2.47ns)   --->   "%icmp_ln897_11 = icmp sgt i31 %tmp_149, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 823 'icmp' 'icmp_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln897_5 = trunc i32 %sub_ln894_5 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 824 'trunc' 'trunc_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 825 [1/1] (1.73ns)   --->   "%sub_ln897_5 = sub i4 4, %trunc_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 825 'sub' 'sub_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_12)   --->   "%zext_ln897_5 = zext i4 %sub_ln897_5 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 826 'zext' 'zext_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_12)   --->   "%lshr_ln897_5 = lshr i14 -1, %zext_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 827 'lshr' 'lshr_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_12)   --->   "%and_ln897_17 = and i14 %select_ln888_5, %lshr_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 828 'and' 'and_ln897_17' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 829 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_12 = icmp ne i14 %and_ln897_17, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 829 'icmp' 'icmp_ln897_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_5)   --->   "%and_ln897_5 = and i1 %icmp_ln897_11, %icmp_ln897_12" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 830 'and' 'and_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_5)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_5, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 831 'bitselect' 'tmp_150' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_5)   --->   "%xor_ln899_5 = xor i1 %tmp_150, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 832 'xor' 'xor_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 833 [1/1] (1.81ns)   --->   "%add_ln899_5 = add i14 -53, %trunc_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 833 'add' 'add_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_5)   --->   "%p_Result_57_0_5 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_5, i14 %add_ln899_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 834 'bitselect' 'p_Result_57_0_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_5)   --->   "%and_ln899_5 = and i1 %p_Result_57_0_5, %xor_ln899_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 835 'and' 'and_ln899_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_5)   --->   "%or_ln899_6 = or i1 %and_ln899_5, %and_ln897_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 836 'or' 'or_ln899_6' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 837 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_0_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_6)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 837 'bitconcatenate' 'or_ln899_0_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.97>
ST_8 : Operation 838 [1/1] (2.47ns)   --->   "%icmp_ln908_5 = icmp sgt i32 %add_ln894_5, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 838 'icmp' 'icmp_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln893_5 = trunc i32 %l_0_5 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 839 'trunc' 'trunc_ln893_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_8 : Operation 840 [1/2] (3.25ns)   --->   "%input_V_load_10 = load i14* %input_V_addr_10, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 840 'load' 'input_V_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_8 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i14 %input_V_load_10 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 841 'sext' 'sext_ln1118_87' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i14 %input_V_load_10 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 842 'sext' 'sext_ln1118_88' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i14 %input_V_load_10 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 843 'sext' 'sext_ln1118_89' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i14 %input_V_load_10 to i15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 844 'sext' 'sext_ln1118_90' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 845 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i20 %sext_ln1118_89, 23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 845 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i20 %mul_ln1118_35 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 846 'sext' 'sext_ln1118_91' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_91, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 847 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln728_21 = zext i22 %shl_ln728_45 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 848 'zext' 'zext_ln728_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln703_36 = zext i28 %sext_ln1118_91 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 849 'zext' 'zext_ln703_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 850 [1/1] (2.43ns)   --->   "%add_ln1192_52 = add nsw i29 %zext_ln703_36, %zext_ln728_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 850 'add' 'add_ln1192_52' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln1118_26 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_7, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 851 'bitconcatenate' 'shl_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i20 %shl_ln1118_26 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 852 'sext' 'sext_ln1118_92' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln1118_27 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %input_V_load_7, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 853 'bitconcatenate' 'shl_ln1118_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i17 %shl_ln1118_27 to i21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 854 'sext' 'sext_ln1118_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 855 [1/1] (2.19ns)   --->   "%add_ln1118_6 = add i21 %sext_ln1118_92, %sext_ln1118_93" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 855 'add' 'add_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i21 %add_ln1118_6 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 856 'sext' 'sext_ln1118_94' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_92 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_52, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 857 'partselect' 'tmp_92' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_92, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 858 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln728_22 = zext i22 %shl_ln728_46 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 859 'zext' 'zext_ln728_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln703_37 = zext i28 %sext_ln1118_94 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 860 'zext' 'zext_ln703_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 861 [1/1] (2.43ns)   --->   "%add_ln1192_53 = add nsw i29 %zext_ln703_37, %zext_ln728_22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 861 'add' 'add_ln1192_53' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_93 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_53, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 862 'partselect' 'tmp_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_93, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 863 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln703_38 = zext i22 %shl_ln728_47 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 864 'zext' 'zext_ln703_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln1192_12 = zext i23 %mul_ln1118_36 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 865 'zext' 'zext_ln1192_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 866 [1/1] (2.28ns)   --->   "%add_ln1192_54 = add i24 %zext_ln1192_12, %zext_ln703_38" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 866 'add' 'add_ln1192_54' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 867 [1/2] (3.25ns)   --->   "%input_V_load_11 = load i14* %input_V_addr_11, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 867 'load' 'input_V_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_8 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i14 %input_V_load_11 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 868 'sext' 'sext_ln1118_95' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i14 %input_V_load_11 to i20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 869 'sext' 'sext_ln1118_97' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_94 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_54, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 870 'partselect' 'tmp_94' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 871 [1/1] (1.81ns)   --->   "%sub_ln1118_18 = sub i15 0, %sext_ln1118_90" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 871 'sub' 'sub_ln1118_18' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i15 %sub_ln1118_18 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 872 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 873 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_99, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 873 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln728_25 = zext i22 %shl_ln728_53 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 874 'zext' 'zext_ln728_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln703_42 = zext i28 %sext_ln1118_104 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 875 'zext' 'zext_ln703_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 876 [1/1] (2.43ns)   --->   "%add_ln1192_60 = add nsw i29 %zext_ln703_42, %zext_ln728_25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 876 'add' 'add_ln1192_60' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_100 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_60, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 877 'partselect' 'tmp_100' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_100, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 878 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln703_43 = zext i22 %shl_ln728_54 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 879 'zext' 'zext_ln703_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln1192_14 = zext i23 %mul_ln1118_42 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 880 'zext' 'zext_ln1192_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 881 [1/1] (2.28ns)   --->   "%add_ln1192_61 = add i24 %zext_ln1192_14, %zext_ln703_43" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 881 'add' 'add_ln1192_61' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 882 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_43 = mul i22 %sext_ln1118_32, -109" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 882 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_101 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_61, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 883 'partselect' 'tmp_101' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 884 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_101, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 884 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 885 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i22 %shl_ln728_55, %mul_ln1118_43" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 885 'add' 'add_ln1192_62' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_102 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_62, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 886 'partselect' 'tmp_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 887 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_47 = mul i22 %sext_ln1118_88, 107" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 887 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_107, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 888 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 889 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i22 %mul_ln1118_47, %shl_ln728_60" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 889 'add' 'add_ln1192_68' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i19 %add_ln1118_7 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 890 'sext' 'sext_ln1118_110' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_108 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_68, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 891 'partselect' 'tmp_108' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_108, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 892 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln728_28 = zext i22 %shl_ln728_61 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 893 'zext' 'zext_ln728_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln703_47 = zext i28 %sext_ln1118_110 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 894 'zext' 'zext_ln703_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 895 [1/1] (2.43ns)   --->   "%add_ln1192_69 = add nsw i29 %zext_ln728_28, %zext_ln703_47" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 895 'add' 'add_ln1192_69' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_109 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_69, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 896 'partselect' 'tmp_109' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 897 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i23 %sext_ln1118_87, -188" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 897 'mul' 'mul_ln1118_51' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln728_67 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_115, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 898 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln703_51 = zext i22 %shl_ln728_67 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 899 'zext' 'zext_ln703_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln1192_16 = zext i23 %mul_ln1118_51 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 900 'zext' 'zext_ln1192_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 901 [1/1] (2.28ns)   --->   "%add_ln1192_76 = add i24 %zext_ln703_51, %zext_ln1192_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 901 'add' 'add_ln1192_76' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_116 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_76, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 902 'partselect' 'tmp_116' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln728_68 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_116, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 903 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln703_52 = zext i22 %shl_ln728_68 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 904 'zext' 'zext_ln703_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln1192_17 = zext i23 %mul_ln1118_52 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 905 'zext' 'zext_ln1192_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 906 [1/1] (2.28ns)   --->   "%add_ln1192_77 = add i24 %zext_ln703_52, %zext_ln1192_17" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 906 'add' 'add_ln1192_77' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_117 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_77, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 907 'partselect' 'tmp_117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 908 [1/1] (0.00ns)   --->   "%shl_ln728_69 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_117, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 908 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln703_53 = zext i22 %shl_ln728_69 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 909 'zext' 'zext_ln703_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1192_18 = zext i23 %mul_ln1118_53 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 910 'zext' 'zext_ln1192_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 911 [1/1] (2.28ns)   --->   "%add_ln1192_78 = add i24 %zext_ln703_53, %zext_ln1192_18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 911 'add' 'add_ln1192_78' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 912 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i20 %sext_ln1118_97, -26" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 912 'mul' 'mul_ln1118_54' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_118 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_78, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 913 'partselect' 'tmp_118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i20 %sext_ln1118_89, 21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 914 'mul' 'mul_ln1118_56' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i20 %mul_ln1118_56 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 915 'sext' 'sext_ln1118_126' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln728_73 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_123, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 916 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln728_35 = zext i22 %shl_ln728_73 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 917 'zext' 'zext_ln728_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln703_58 = zext i28 %sext_ln1118_126 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 918 'zext' 'zext_ln703_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 919 [1/1] (2.43ns)   --->   "%add_ln1192_84 = add nsw i29 %zext_ln728_35, %zext_ln703_58" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 919 'add' 'add_ln1192_84' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 920 [1/1] (0.00ns)   --->   "%shl_ln1118_41 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %input_V_load_7, i7 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 920 'bitconcatenate' 'shl_ln1118_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i21 %shl_ln1118_41 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 921 'sext' 'sext_ln1118_127' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_26 = sub i22 %sext_ln1118_58, %sext_ln1118_127" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 922 'sub' 'sub_ln1118_26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_124 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_84, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 923 'partselect' 'tmp_124' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln728_74 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_124, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 924 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 925 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln1192_85 = add i22 %sub_ln1118_26, %shl_ln728_74" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 925 'add' 'add_ln1192_85' <Predicate = (!icmp_ln8)> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_125 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_85, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 926 'partselect' 'tmp_125' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 927 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_58 = mul i23 %sext_ln1118_95, -207" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 927 'mul' 'mul_ln1118_58' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 928 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i23 %sext_ln1118_29, -150" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 928 'mul' 'mul_ln1118_63' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 17.1>
ST_9 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln897 = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 929 'and' 'and_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 930 'bitselect' 'tmp_42' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_42, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 931 'xor' 'xor_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 932 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 932 'add' 'add_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 933 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_12, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 934 'and' 'and_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %and_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 935 'or' 'or_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 936 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 936 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97>
ST_9 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln907 = zext i14 %select_ln888 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 937 'zext' 'zext_ln907' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908 = zext i14 %select_ln888 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 938 'zext' 'zext_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 939 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %add_ln894, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 939 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 940 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 940 'add' 'add_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%lshr_ln908 = lshr i32 %zext_ln908, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 941 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_3 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 942 'zext' 'zext_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 943 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 943 'sub' 'sub_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 944 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%shl_ln908 = shl i64 %zext_ln907, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 945 'shl' 'shl_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%select_ln908 = select i1 %icmp_ln908, i64 %zext_ln908_3, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 946 'select' 'select_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 947 'zext' 'zext_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 948 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911 = add i64 %zext_ln911, %select_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 948 'add' 'add_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 949 [1/1] (0.00ns)   --->   "%lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 949 'partselect' 'lshr_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %lshr_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 950 'zext' 'zext_ln912' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 951 'bitselect' 'tmp_43' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 952 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_43, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 952 'select' 'select_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 953 'sub' 'sub_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 954 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 954 'add' 'add_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_40, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 955 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 956 [1/1] (0.00ns)   --->   "%p_Result_13 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912, i12 %tmp_6, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 956 'partset' 'p_Result_13' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 957 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_13 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 957 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 958 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 959 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 959 'icmp' 'icmp_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 960 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 960 'icmp' 'icmp_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 961 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 961 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_1)   --->   "%and_ln897_1 = and i1 %icmp_ln897_3, %icmp_ln897_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 962 'and' 'and_ln897_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_1)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 963 'bitselect' 'tmp_54' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_1)   --->   "%xor_ln899_1 = xor i1 %tmp_54, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 964 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 965 [1/1] (1.81ns)   --->   "%add_ln899_1 = add i14 -53, %trunc_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 965 'add' 'add_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_1)   --->   "%p_Result_57_0_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_1, i14 %add_ln899_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 966 'bitselect' 'p_Result_57_0_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_1)   --->   "%and_ln899_1 = and i1 %p_Result_57_0_1, %xor_ln899_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 967 'and' 'and_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_1)   --->   "%or_ln899_2 = or i1 %and_ln899_1, %and_ln897_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 968 'or' 'or_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 969 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_0_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 969 'bitconcatenate' 'or_ln899_0_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.97>
ST_9 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln907_1 = zext i14 %select_ln888_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 970 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln908_5 = zext i14 %select_ln888_1 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 971 'zext' 'zext_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 972 [1/1] (2.47ns)   --->   "%icmp_ln908_1 = icmp sgt i32 %add_ln894_1, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 972 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 973 [1/1] (2.55ns)   --->   "%add_ln908_1 = add nsw i32 -54, %sub_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 973 'add' 'add_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%lshr_ln908_1 = lshr i32 %zext_ln908_5, %add_ln908_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 974 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln908_7 = zext i32 %lshr_ln908_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 975 'zext' 'zext_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 976 [1/1] (2.55ns)   --->   "%sub_ln908_1 = sub i32 54, %sub_ln894_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 976 'sub' 'sub_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln908_4 = zext i32 %sub_ln908_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 977 'zext' 'zext_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%shl_ln908_1 = shl i64 %zext_ln907_1, %zext_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 978 'shl' 'shl_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%select_ln908_1 = select i1 %icmp_ln908_1, i64 %zext_ln908_7, i64 %shl_ln908_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 979 'select' 'select_ln908_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_1)   --->   "%zext_ln911_1 = zext i32 %or_ln899_0_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 980 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 981 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_1 = add i64 %zext_ln911_1, %select_ln908_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 981 'add' 'add_ln911_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 982 [1/1] (0.00ns)   --->   "%lshr_ln912_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 982 'partselect' 'lshr_ln912_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %lshr_ln912_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 983 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_1, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 984 'bitselect' 'tmp_72' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 985 [1/1] (0.69ns)   --->   "%select_ln915_1 = select i1 %tmp_72, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 985 'select' 'select_ln915_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 6, %trunc_ln893_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 986 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 987 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, %select_ln915_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 987 'add' 'add_ln915_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_52, i11 %add_ln915_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 988 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 989 [1/1] (0.00ns)   --->   "%p_Result_64_0_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_1, i12 %tmp_8, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 989 'partset' 'p_Result_64_0_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln729_1 = bitcast i64 %p_Result_64_0_1 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 990 'bitcast' 'bitcast_ln729_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln924_1 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 991 'partselect' 'trunc_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00>
ST_9 : Operation 992 [1/1] (1.88ns)   --->   "%icmp_ln924_3 = icmp ne i11 %add_ln915_1, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 992 'icmp' 'icmp_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 993 [1/1] (2.89ns)   --->   "%icmp_ln924_4 = icmp eq i52 %trunc_ln924_1, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 993 'icmp' 'icmp_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 994 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 994 'dcmp' 'tmp_5' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 995 [1/1] (2.55ns)   --->   "%add_ln894_2 = add nsw i32 -53, %sub_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 995 'add' 'add_ln894_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_120 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_2, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 996 'partselect' 'tmp_120' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 997 [1/1] (2.47ns)   --->   "%icmp_ln897_5 = icmp sgt i31 %tmp_120, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 997 'icmp' 'icmp_ln897_5' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_2)   --->   "%and_ln897_2 = and i1 %icmp_ln897_5, %icmp_ln897_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 998 'and' 'and_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_2)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_2, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 999 'bitselect' 'tmp_128' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_2)   --->   "%xor_ln899_2 = xor i1 %tmp_128, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1000 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1001 [1/1] (1.81ns)   --->   "%add_ln899_2 = add i14 -53, %trunc_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1001 'add' 'add_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_2)   --->   "%p_Result_57_0_2 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_2, i14 %add_ln899_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1002 'bitselect' 'p_Result_57_0_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_2)   --->   "%and_ln899_2 = and i1 %p_Result_57_0_2, %xor_ln899_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1003 'and' 'and_ln899_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_0_2)   --->   "%or_ln899_3 = or i1 %and_ln899_2, %and_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1004 'or' 'or_ln899_3' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1005 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_0_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1005 'bitconcatenate' 'or_ln899_0_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.97>
ST_9 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln907_2 = zext i14 %select_ln888_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1006 'zext' 'zext_ln907_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln908_9 = zext i14 %select_ln888_2 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1007 'zext' 'zext_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1008 [1/1] (2.47ns)   --->   "%icmp_ln908_2 = icmp sgt i32 %add_ln894_2, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1008 'icmp' 'icmp_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1009 [1/1] (2.55ns)   --->   "%add_ln908_2 = add nsw i32 -54, %sub_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1009 'add' 'add_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%lshr_ln908_2 = lshr i32 %zext_ln908_9, %add_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1010 'lshr' 'lshr_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln908_11 = zext i32 %lshr_ln908_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1011 'zext' 'zext_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1012 [1/1] (2.55ns)   --->   "%sub_ln908_2 = sub i32 54, %sub_ln894_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1012 'sub' 'sub_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln908_6 = zext i32 %sub_ln908_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1013 'zext' 'zext_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%shl_ln908_2 = shl i64 %zext_ln907_2, %zext_ln908_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1014 'shl' 'shl_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%select_ln908_2 = select i1 %icmp_ln908_2, i64 %zext_ln908_11, i64 %shl_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1015 'select' 'select_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_2)   --->   "%zext_ln911_2 = zext i32 %or_ln899_0_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1016 'zext' 'zext_ln911_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1017 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_2 = add i64 %zext_ln911_2, %select_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1017 'add' 'add_ln911_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1018 [1/1] (0.00ns)   --->   "%lshr_ln912_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1018 'partselect' 'lshr_ln912_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln912_2 = zext i63 %lshr_ln912_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1019 'zext' 'zext_ln912_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_2, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1020 'bitselect' 'tmp_135' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1021 [1/1] (0.69ns)   --->   "%select_ln915_2 = select i1 %tmp_135, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1021 'select' 'select_ln915_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_2 = sub i11 6, %trunc_ln893_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1022 'sub' 'sub_ln915_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1023 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_2 = add i11 %sub_ln915_2, %select_ln915_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1023 'add' 'add_ln915_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_80, i11 %add_ln915_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1024 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_64_0_2 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_2, i12 %tmp_1, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1025 'partset' 'p_Result_64_0_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln924_2 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1026 'partselect' 'trunc_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_9 : Operation 1027 [1/1] (1.88ns)   --->   "%icmp_ln924_5 = icmp ne i11 %add_ln915_2, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1027 'icmp' 'icmp_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1028 [1/1] (2.89ns)   --->   "%icmp_ln924_6 = icmp eq i52 %trunc_ln924_2, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1028 'icmp' 'icmp_ln924_6' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i14 %input_V_load_11 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1029 'sext' 'sext_ln1118_96' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1030 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1118_37 = mul i22 %sext_ln1118_96, 88" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1030 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_94, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1031 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1032 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i22 %shl_ln728_48, %mul_ln1118_37" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1032 'add' 'add_ln1192_55' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_55, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1033 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1034 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1118_44 = mul i22 %sext_ln1118_96, -121" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1034 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1035 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_102, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1035 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1036 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i22 %shl_ln728_56, %mul_ln1118_44" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1036 'add' 'add_ln1192_63' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_63, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1037 'partselect' 'trunc_ln708_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1038 [1/1] (0.00ns)   --->   "%shl_ln1118_33 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %input_V_load_8, i4 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1038 'bitconcatenate' 'shl_ln1118_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i18 %shl_ln1118_33 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1039 'sext' 'sext_ln1118_111' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1040 [1/1] (0.00ns)   --->   "%shl_ln1118_34 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %input_V_load_8, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1040 'bitconcatenate' 'shl_ln1118_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i15 %shl_ln1118_34 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1041 'sext' 'sext_ln1118_112' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1042 [1/1] (2.13ns)   --->   "%add_ln1118_8 = add i19 %sext_ln1118_112, %sext_ln1118_111" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1042 'add' 'add_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i19 %add_ln1118_8 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1043 'sext' 'sext_ln1118_113' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1044 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_109, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1044 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln728_29 = zext i22 %shl_ln728_62 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1045 'zext' 'zext_ln728_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln703_48 = zext i28 %sext_ln1118_113 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1046 'zext' 'zext_ln703_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1047 [1/1] (2.43ns)   --->   "%add_ln1192_70 = add nsw i29 %zext_ln728_29, %zext_ln703_48" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1047 'add' 'add_ln1192_70' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1048 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1118_48 = mul i22 %sext_ln1118_96, 73" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1048 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_110 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_70, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1049 'partselect' 'tmp_110' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_110, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1050 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1051 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i22 %mul_ln1118_48, %shl_ln728_63" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1051 'add' 'add_ln1192_71' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_71, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1052 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i20 %mul_ln1118_54 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1053 'sext' 'sext_ln1118_118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln728_70 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_118, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1054 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln728_32 = zext i22 %shl_ln728_70 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1055 'zext' 'zext_ln728_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln703_54 = zext i28 %sext_ln1118_118 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1056 'zext' 'zext_ln703_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1057 [1/1] (2.43ns)   --->   "%add_ln1192_79 = add nsw i29 %zext_ln728_32, %zext_ln703_54" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1057 'add' 'add_ln1192_79' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_79, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1058 'partselect' 'trunc_ln708_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln728_75 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_125, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1059 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln703_59 = zext i22 %shl_ln728_75 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1060 'zext' 'zext_ln703_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln1192_20 = zext i23 %mul_ln1118_57 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1061 'zext' 'zext_ln1192_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1062 [1/1] (2.28ns)   --->   "%add_ln1192_86 = add i24 %zext_ln703_59, %zext_ln1192_20" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1062 'add' 'add_ln1192_86' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_126 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_86, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1063 'partselect' 'tmp_126' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1064 [1/1] (0.00ns)   --->   "%shl_ln728_76 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_126, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1064 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln703_60 = zext i22 %shl_ln728_76 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1065 'zext' 'zext_ln703_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln1192_21 = zext i23 %mul_ln1118_58 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1066 'zext' 'zext_ln1192_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1067 [1/1] (2.28ns)   --->   "%add_ln1192_87 = add i24 %zext_ln703_60, %zext_ln1192_21" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1067 'add' 'add_ln1192_87' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_87, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1068 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1069 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1118_61 = mul i22 %sext_ln1118_21, -74" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1069 'mul' 'mul_ln1118_61' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1070 [1/1] (0.00ns)   --->   "%shl_ln728_78 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_130, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1070 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1071 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i22 %mul_ln1118_61, %shl_ln728_78" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1071 'add' 'add_ln1192_91' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1072 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1118_62 = mul i22 %sext_ln1118_88, 110" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1072 'mul' 'mul_ln1118_62' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_131 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_91, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1073 'partselect' 'tmp_131' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1074 [1/1] (0.00ns)   --->   "%shl_ln728_79 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_131, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1074 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1075 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i22 %mul_ln1118_62, %shl_ln728_79" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1075 'add' 'add_ln1192_92' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_132 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_92, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1076 'partselect' 'tmp_132' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1077 [1/1] (0.00ns)   --->   "%shl_ln728_80 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_132, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1077 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln703_62 = zext i22 %shl_ln728_80 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1078 'zext' 'zext_ln703_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln1192_23 = zext i23 %mul_ln1118_63 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1079 'zext' 'zext_ln1192_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1080 [1/1] (2.28ns)   --->   "%add_ln1192_93 = add i24 %zext_ln703_62, %zext_ln1192_23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1080 'add' 'add_ln1192_93' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_28 = sub i19 0, %sext_ln1118_111" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1081 'sub' 'sub_ln1118_28' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1082 [1/1] (0.00ns)   --->   "%shl_ln1118_43 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %input_V_load_8, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1082 'bitconcatenate' 'shl_ln1118_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i16 %shl_ln1118_43 to i19" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1083 'sext' 'sext_ln1118_129' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1084 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_29 = sub i19 %sub_ln1118_28, %sext_ln1118_129" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1084 'sub' 'sub_ln1118_29' <Predicate = (!icmp_ln8)> <Delay = 3.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i19 %sub_ln1118_29 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1085 'sext' 'sext_ln1118_130' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_133 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_93, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1086 'partselect' 'tmp_133' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1087 [1/1] (0.00ns)   --->   "%shl_ln728_81 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_133, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1087 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln728_36 = zext i22 %shl_ln728_81 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1088 'zext' 'zext_ln728_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln703_63 = zext i28 %sext_ln1118_130 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1089 'zext' 'zext_ln703_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1090 [1/1] (2.43ns)   --->   "%add_ln1192_94 = add nsw i29 %zext_ln728_36, %zext_ln703_63" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1090 'add' 'add_ln1192_94' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1091 [1/1] (0.00ns)   --->   "%shl_ln1118_44 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %input_V_load_11, i6 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1091 'bitconcatenate' 'shl_ln1118_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i20 %shl_ln1118_44 to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1092 'sext' 'sext_ln1118_131' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_134 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_94, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1093 'partselect' 'tmp_134' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln728_82 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_134, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1094 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln728_37 = zext i22 %shl_ln728_82 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1095 'zext' 'zext_ln728_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln703_64 = zext i28 %sext_ln1118_131 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1096 'zext' 'zext_ln703_64' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 1097 [1/1] (2.43ns)   --->   "%add_ln1192_95 = add nsw i29 %zext_ln728_37, %zext_ln703_64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1097 'add' 'add_ln1192_95' <Predicate = (!icmp_ln8)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_95, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1098 'partselect' 'trunc_ln708_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 16.8>
ST_10 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i5 %select_ln32 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1099 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1100 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %zext_ln1117_10, %mul_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1100 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1101 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1101 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_30 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1102 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i11 %tmp_30 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1103 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1104 [1/1] (1.67ns)   --->   "%sub_ln203 = sub i13 %p_shl5_cast, %zext_ln203_13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1104 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i13 %sub_ln203 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1105 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1106 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_14" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1106 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1107 [1/1] (0.00ns)   --->   "%or_ln203 = or i13 %sub_ln203, 1" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1107 'or' 'or_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i13 %or_ln203 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1108 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1109 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1109 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i5 %or_ln23 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 1110 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1111 [1/1] (1.73ns)   --->   "%add_ln203_11 = add i10 %zext_ln1117_14, %mul_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1111 'add' 'add_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1112 'or' 'or_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1113 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1113 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1114 'and' 'and_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1115 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0.0, label %.critedge.0.0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1115 'br' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.76>
ST_10 : Operation 1116 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0.0"   --->   Operation 1116 'br' <Predicate = (!icmp_ln8 & !and_ln924) | (!icmp_ln8 & icmp_ln885)> <Delay = 1.76>
ST_10 : Operation 1117 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge.0.0 ], [ %add_ln703, %_ifconv ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1117 'phi' 'storemerge' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1118 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1118 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_1)   --->   "%or_ln924_1 = or i1 %icmp_ln924_4, %icmp_ln924_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1119 'or' 'or_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1120 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1120 'dcmp' 'tmp_5' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_1 = and i1 %or_ln924_1, %tmp_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1121 'and' 'and_ln924_1' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1122 [1/1] (1.76ns)   --->   "br i1 %and_ln924_1, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0.0, label %.critedge.0.1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1122 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_1)> <Delay = 1.76>
ST_10 : Operation 1123 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0.0"   --->   Operation 1123 'br' <Predicate = (!icmp_ln8 & !and_ln924_1) | (!icmp_ln8 & icmp_ln885_1)> <Delay = 1.76>
ST_10 : Operation 1124 [1/1] (0.00ns)   --->   "%storemerge1 = phi i14 [ 0, %.critedge.0.1 ], [ %add_ln703_1, %_ifconv1 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1124 'phi' 'storemerge1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1125 [1/1] (3.25ns)   --->   "store i14 %storemerge1, i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1125 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_10 : Operation 1126 [1/1] (0.00ns)   --->   "%bitcast_ln729_2 = bitcast i64 %p_Result_64_0_2 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1126 'bitcast' 'bitcast_ln729_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00>
ST_10 : Operation 1127 [2/2] (5.46ns)   --->   "%tmp_7 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1127 'dcmp' 'tmp_7' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln907_4 = zext i14 %select_ln888_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1128 'zext' 'zext_ln907_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 0.00>
ST_10 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln908_17 = zext i14 %select_ln888_4 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1129 'zext' 'zext_ln908_17' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 0.00>
ST_10 : Operation 1130 [1/1] (2.55ns)   --->   "%add_ln908_4 = add nsw i32 -54, %sub_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1130 'add' 'add_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%lshr_ln908_4 = lshr i32 %zext_ln908_17, %add_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1131 'lshr' 'lshr_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln908_19 = zext i32 %lshr_ln908_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1132 'zext' 'zext_ln908_19' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & icmp_ln908_4)> <Delay = 0.00>
ST_10 : Operation 1133 [1/1] (2.55ns)   --->   "%sub_ln908_4 = sub i32 54, %sub_ln894_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1133 'sub' 'sub_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln908_10 = zext i32 %sub_ln908_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1134 'zext' 'zext_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 0.00>
ST_10 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%shl_ln908_4 = shl i64 %zext_ln907_4, %zext_ln908_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1135 'shl' 'shl_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4 & !icmp_ln908_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%select_ln908_4 = select i1 %icmp_ln908_4, i64 %zext_ln908_19, i64 %shl_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1136 'select' 'select_ln908_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_4)   --->   "%zext_ln911_4 = zext i32 %or_ln899_0_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1137 'zext' 'zext_ln911_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1138 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_4 = add i64 %zext_ln911_4, %select_ln908_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1138 'add' 'add_ln911_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [1/1] (0.00ns)   --->   "%lshr_ln912_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_4, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1139 'partselect' 'lshr_ln912_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln912_4 = zext i63 %lshr_ln912_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1140 'zext' 'zext_ln912_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_4, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1141 'bitselect' 'tmp_145' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1142 [1/1] (0.69ns)   --->   "%select_ln915_4 = select i1 %tmp_145, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1142 'select' 'select_ln915_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_4 = sub i11 6, %trunc_ln893_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1143 'sub' 'sub_ln915_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1144 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_4 = add i11 %sub_ln915_4, %select_ln915_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1144 'add' 'add_ln915_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_142, i11 %add_ln915_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1145 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1146 [1/1] (0.00ns)   --->   "%p_Result_64_0_4 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_4, i12 %tmp_3, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1146 'partset' 'p_Result_64_0_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1147 [1/1] (0.00ns)   --->   "%bitcast_ln729_4 = bitcast i64 %p_Result_64_0_4 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1147 'bitcast' 'bitcast_ln729_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln924_4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_4, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1148 'partselect' 'trunc_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00>
ST_10 : Operation 1149 [1/1] (1.88ns)   --->   "%icmp_ln924_9 = icmp ne i11 %add_ln915_4, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1149 'icmp' 'icmp_ln924_9' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1150 [1/1] (2.89ns)   --->   "%icmp_ln924_10 = icmp eq i52 %trunc_ln924_4, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1150 'icmp' 'icmp_ln924_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1151 [2/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %bitcast_ln729_4, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1151 'dcmp' 'tmp_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1152 [1/1] (1.81ns)   --->   "%add_ln703_6 = add i14 %trunc_ln708_10, -3" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1152 'add' 'add_ln703_6' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1153 [1/1] (2.20ns)   --->   "%icmp_ln885_6 = icmp eq i14 %add_ln703_6, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1153 'icmp' 'icmp_ln885_6' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_6, label %.critedge.1.0, label %_ifconv6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1154 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_6, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1155 'bitselect' 'tmp_152' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1156 [1/1] (1.81ns)   --->   "%sub_ln889_6 = sub i14 3, %trunc_ln708_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1156 'sub' 'sub_ln889_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1157 [1/1] (0.70ns)   --->   "%select_ln888_6 = select i1 %tmp_152, i14 %sub_ln889_6, i14 %add_ln703_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1157 'select' 'select_ln888_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1158 [1/1] (0.00ns)   --->   "%p_Result_1 = call i14 @llvm.part.select.i14(i14 %select_ln888_6, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1158 'partselect' 'p_Result_1' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1159 [1/1] (0.00ns)   --->   "%p_Result_62_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1159 'bitconcatenate' 'p_Result_62_1' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1160 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1160 'cttz' 'l_1' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 1161 [1/1] (2.55ns)   --->   "%sub_ln894_6 = sub nsw i32 14, %l_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1161 'sub' 'sub_ln894_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln894_6 = trunc i32 %sub_ln894_6 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1162 'trunc' 'trunc_ln894_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1163 [1/1] (2.55ns)   --->   "%add_ln894_6 = add nsw i32 -53, %sub_ln894_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1163 'add' 'add_ln894_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_153 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_6, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1164 'partselect' 'tmp_153' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1165 [1/1] (2.47ns)   --->   "%icmp_ln897_13 = icmp sgt i31 %tmp_153, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1165 'icmp' 'icmp_ln897_13' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln897_6 = trunc i32 %sub_ln894_6 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1166 'trunc' 'trunc_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1167 [1/1] (1.73ns)   --->   "%sub_ln897_6 = sub i4 4, %trunc_ln897_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1167 'sub' 'sub_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_14)   --->   "%zext_ln897_6 = zext i4 %sub_ln897_6 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1168 'zext' 'zext_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_14)   --->   "%lshr_ln897_6 = lshr i14 -1, %zext_ln897_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1169 'lshr' 'lshr_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_14)   --->   "%and_ln897_18 = and i14 %select_ln888_6, %lshr_ln897_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1170 'and' 'and_ln897_18' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1171 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_14 = icmp ne i14 %and_ln897_18, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1171 'icmp' 'icmp_ln897_14' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%and_ln897_6 = and i1 %icmp_ln897_13, %icmp_ln897_14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1172 'and' 'and_ln897_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_6, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1173 'bitselect' 'tmp_154' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%xor_ln899_6 = xor i1 %tmp_154, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1174 'xor' 'xor_ln899_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1175 [1/1] (1.81ns)   --->   "%add_ln899_6 = add i14 -53, %trunc_ln894_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1175 'add' 'add_ln899_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%p_Result_57_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_6, i14 %add_ln899_6)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1176 'bitselect' 'p_Result_57_1' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%and_ln899_6 = and i1 %p_Result_57_1, %xor_ln899_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1177 'and' 'and_ln899_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1)   --->   "%or_ln899_7 = or i1 %and_ln899_6, %and_ln897_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1178 'or' 'or_ln899_7' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1179 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_7)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1179 'bitconcatenate' 'or_ln899_1' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.97>
ST_10 : Operation 1180 [1/1] (2.47ns)   --->   "%icmp_ln908_6 = icmp sgt i32 %add_ln894_6, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1180 'icmp' 'icmp_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln893_6 = trunc i32 %l_1 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1181 'trunc' 'trunc_ln893_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_10 : Operation 1182 [1/1] (1.81ns)   --->   "%add_ln703_7 = add i14 %trunc_ln708_11, -2" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1182 'add' 'add_ln703_7' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1183 [1/1] (2.20ns)   --->   "%icmp_ln885_7 = icmp eq i14 %add_ln703_7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1183 'icmp' 'icmp_ln885_7' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_7, label %.critedge.1.1, label %_ifconv7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1184 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_7, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1185 'bitselect' 'tmp_156' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1186 [1/1] (1.81ns)   --->   "%sub_ln889_7 = sub i14 2, %trunc_ln708_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1186 'sub' 'sub_ln889_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1187 [1/1] (0.70ns)   --->   "%select_ln888_7 = select i1 %tmp_156, i14 %sub_ln889_7, i14 %add_ln703_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1187 'select' 'select_ln888_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1188 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i14 @llvm.part.select.i14(i14 %select_ln888_7, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1188 'partselect' 'p_Result_1_1' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1189 [1/1] (0.00ns)   --->   "%p_Result_62_1_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1_1)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1189 'bitconcatenate' 'p_Result_62_1_1' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1190 [1/1] (3.39ns)   --->   "%l_1_1 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1_1, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1190 'cttz' 'l_1_1' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 1191 [1/1] (2.55ns)   --->   "%sub_ln894_7 = sub nsw i32 14, %l_1_1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1191 'sub' 'sub_ln894_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln894_7 = trunc i32 %sub_ln894_7 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1192 'trunc' 'trunc_ln894_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1193 [1/1] (2.55ns)   --->   "%add_ln894_7 = add nsw i32 -53, %sub_ln894_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1193 'add' 'add_ln894_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_157 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_7, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1194 'partselect' 'tmp_157' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1195 [1/1] (2.47ns)   --->   "%icmp_ln897_15 = icmp sgt i31 %tmp_157, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1195 'icmp' 'icmp_ln897_15' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln897_7 = trunc i32 %sub_ln894_7 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1196 'trunc' 'trunc_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1197 [1/1] (1.73ns)   --->   "%sub_ln897_7 = sub i4 4, %trunc_ln897_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1197 'sub' 'sub_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_16)   --->   "%zext_ln897_7 = zext i4 %sub_ln897_7 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1198 'zext' 'zext_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_16)   --->   "%lshr_ln897_7 = lshr i14 -1, %zext_ln897_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1199 'lshr' 'lshr_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_16)   --->   "%and_ln897_19 = and i14 %select_ln888_7, %lshr_ln897_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1200 'and' 'and_ln897_19' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1201 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_16 = icmp ne i14 %and_ln897_19, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1201 'icmp' 'icmp_ln897_16' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_1)   --->   "%and_ln897_7 = and i1 %icmp_ln897_15, %icmp_ln897_16" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1202 'and' 'and_ln897_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_1)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_7, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1203 'bitselect' 'tmp_158' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_1)   --->   "%xor_ln899_7 = xor i1 %tmp_158, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1204 'xor' 'xor_ln899_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1205 [1/1] (1.81ns)   --->   "%add_ln899_7 = add i14 -53, %trunc_ln894_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1205 'add' 'add_ln899_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_1)   --->   "%p_Result_57_1_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_7, i14 %add_ln899_7)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1206 'bitselect' 'p_Result_57_1_1' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_1)   --->   "%and_ln899_7 = and i1 %p_Result_57_1_1, %xor_ln899_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1207 'and' 'and_ln899_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_1)   --->   "%or_ln899_8 = or i1 %and_ln899_7, %and_ln897_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1208 'or' 'or_ln899_8' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1209 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_8)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1209 'bitconcatenate' 'or_ln899_1_1' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.97>
ST_10 : Operation 1210 [1/1] (2.47ns)   --->   "%icmp_ln908_7 = icmp sgt i32 %add_ln894_7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1210 'icmp' 'icmp_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln893_7 = trunc i32 %l_1_1 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1211 'trunc' 'trunc_ln893_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_10 : Operation 1212 [1/1] (1.81ns)   --->   "%add_ln703_8 = add i14 %trunc_ln708_13, -1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1212 'add' 'add_ln703_8' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1213 [1/1] (2.20ns)   --->   "%icmp_ln885_8 = icmp eq i14 %add_ln703_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1213 'icmp' 'icmp_ln885_8' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_8, label %.critedge.1.2, label %_ifconv8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1214 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_8, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1215 'bitselect' 'tmp_160' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1216 [1/1] (1.81ns)   --->   "%sub_ln889_8 = sub i14 1, %trunc_ln708_13" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1216 'sub' 'sub_ln889_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1217 [1/1] (0.70ns)   --->   "%select_ln888_8 = select i1 %tmp_160, i14 %sub_ln889_8, i14 %add_ln703_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1217 'select' 'select_ln888_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1218 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i14 @llvm.part.select.i14(i14 %select_ln888_8, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1218 'partselect' 'p_Result_1_2' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1219 [1/1] (0.00ns)   --->   "%p_Result_62_1_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1_2)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1219 'bitconcatenate' 'p_Result_62_1_2' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1220 [1/1] (3.39ns)   --->   "%l_1_2 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1_2, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1220 'cttz' 'l_1_2' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 1221 [1/1] (2.55ns)   --->   "%sub_ln894_8 = sub nsw i32 14, %l_1_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1221 'sub' 'sub_ln894_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln894_8 = trunc i32 %sub_ln894_8 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1222 'trunc' 'trunc_ln894_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1223 [1/1] (2.55ns)   --->   "%add_ln894_8 = add nsw i32 -53, %sub_ln894_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1223 'add' 'add_ln894_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_161 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_8, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1224 'partselect' 'tmp_161' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1225 [1/1] (2.47ns)   --->   "%icmp_ln897_17 = icmp sgt i31 %tmp_161, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1225 'icmp' 'icmp_ln897_17' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln897_8 = trunc i32 %sub_ln894_8 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1226 'trunc' 'trunc_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1227 [1/1] (1.73ns)   --->   "%sub_ln897_8 = sub i4 4, %trunc_ln897_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1227 'sub' 'sub_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_18)   --->   "%zext_ln897_8 = zext i4 %sub_ln897_8 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1228 'zext' 'zext_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_18)   --->   "%lshr_ln897_8 = lshr i14 -1, %zext_ln897_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1229 'lshr' 'lshr_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_18)   --->   "%and_ln897_20 = and i14 %select_ln888_8, %lshr_ln897_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1230 'and' 'and_ln897_20' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1231 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_18 = icmp ne i14 %and_ln897_20, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1231 'icmp' 'icmp_ln897_18' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_2)   --->   "%and_ln897_8 = and i1 %icmp_ln897_17, %icmp_ln897_18" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1232 'and' 'and_ln897_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_2)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_8, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1233 'bitselect' 'tmp_162' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_2)   --->   "%xor_ln899_8 = xor i1 %tmp_162, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1234 'xor' 'xor_ln899_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1235 [1/1] (1.81ns)   --->   "%add_ln899_8 = add i14 -53, %trunc_ln894_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1235 'add' 'add_ln899_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_2)   --->   "%p_Result_57_1_2 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_8, i14 %add_ln899_8)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1236 'bitselect' 'p_Result_57_1_2' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_2)   --->   "%and_ln899_8 = and i1 %p_Result_57_1_2, %xor_ln899_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1237 'and' 'and_ln899_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_2)   --->   "%or_ln899_9 = or i1 %and_ln899_8, %and_ln897_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1238 'or' 'or_ln899_9' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1239 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_9)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1239 'bitconcatenate' 'or_ln899_1_2' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.97>
ST_10 : Operation 1240 [1/1] (2.47ns)   --->   "%icmp_ln908_8 = icmp sgt i32 %add_ln894_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1240 'icmp' 'icmp_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln893_8 = trunc i32 %l_1_2 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1241 'trunc' 'trunc_ln893_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_10 : Operation 1242 [1/1] (1.81ns)   --->   "%add_ln703_9 = add i14 %trunc_ln708_15, -1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1242 'add' 'add_ln703_9' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1243 [1/1] (2.20ns)   --->   "%icmp_ln885_9 = icmp eq i14 %add_ln703_9, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1243 'icmp' 'icmp_ln885_9' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_9, label %.critedge.1.3, label %_ifconv9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1244 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_9, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1245 'bitselect' 'tmp_164' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1246 [1/1] (1.81ns)   --->   "%sub_ln889_9 = sub i14 1, %trunc_ln708_15" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1246 'sub' 'sub_ln889_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1247 [1/1] (0.70ns)   --->   "%select_ln888_9 = select i1 %tmp_164, i14 %sub_ln889_9, i14 %add_ln703_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1247 'select' 'select_ln888_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1248 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i14 @llvm.part.select.i14(i14 %select_ln888_9, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1248 'partselect' 'p_Result_1_3' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1249 [1/1] (0.00ns)   --->   "%p_Result_62_1_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1249 'bitconcatenate' 'p_Result_62_1_3' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1250 [1/1] (3.39ns)   --->   "%l_1_3 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1_3, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1250 'cttz' 'l_1_3' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 1251 [1/1] (2.55ns)   --->   "%sub_ln894_9 = sub nsw i32 14, %l_1_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1251 'sub' 'sub_ln894_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln894_9 = trunc i32 %sub_ln894_9 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1252 'trunc' 'trunc_ln894_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1253 [1/1] (2.55ns)   --->   "%add_ln894_9 = add nsw i32 -53, %sub_ln894_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1253 'add' 'add_ln894_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_165 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_9, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1254 'partselect' 'tmp_165' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1255 [1/1] (2.47ns)   --->   "%icmp_ln897_19 = icmp sgt i31 %tmp_165, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1255 'icmp' 'icmp_ln897_19' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln897_9 = trunc i32 %sub_ln894_9 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1256 'trunc' 'trunc_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1257 [1/1] (1.73ns)   --->   "%sub_ln897_9 = sub i4 4, %trunc_ln897_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1257 'sub' 'sub_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_20)   --->   "%zext_ln897_9 = zext i4 %sub_ln897_9 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1258 'zext' 'zext_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_20)   --->   "%lshr_ln897_9 = lshr i14 -1, %zext_ln897_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1259 'lshr' 'lshr_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_20)   --->   "%and_ln897_21 = and i14 %select_ln888_9, %lshr_ln897_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1260 'and' 'and_ln897_21' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1261 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_20 = icmp ne i14 %and_ln897_21, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1261 'icmp' 'icmp_ln897_20' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_3)   --->   "%and_ln897_9 = and i1 %icmp_ln897_19, %icmp_ln897_20" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1262 'and' 'and_ln897_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_3)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_9, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1263 'bitselect' 'tmp_166' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_3)   --->   "%xor_ln899_9 = xor i1 %tmp_166, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1264 'xor' 'xor_ln899_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1265 [1/1] (1.81ns)   --->   "%add_ln899_9 = add i14 -53, %trunc_ln894_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1265 'add' 'add_ln899_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_3)   --->   "%p_Result_57_1_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_9, i14 %add_ln899_9)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1266 'bitselect' 'p_Result_57_1_3' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_10 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_3)   --->   "%and_ln899_9 = and i1 %p_Result_57_1_3, %xor_ln899_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1267 'and' 'and_ln899_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_3)   --->   "%or_ln899_10 = or i1 %and_ln899_9, %and_ln897_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1268 'or' 'or_ln899_10' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1269 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_10)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1269 'bitconcatenate' 'or_ln899_1_3' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.97>
ST_10 : Operation 1270 [1/1] (2.47ns)   --->   "%icmp_ln908_9 = icmp sgt i32 %add_ln894_9, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1270 'icmp' 'icmp_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln893_9 = trunc i32 %l_1_3 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1271 'trunc' 'trunc_ln893_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 16.8>
ST_11 : Operation 1272 [1/1] (1.67ns)   --->   "%add_ln203_7 = add i13 %sub_ln203, 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1272 'add' 'add_ln203_7' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i13 %add_ln203_7 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1273 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1274 [1/1] (0.00ns)   --->   "%conv_out_V_addr_2 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_16" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1274 'getelementptr' 'conv_out_V_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1275 [1/1] (1.67ns)   --->   "%add_ln203_9 = add i13 %sub_ln203, 4" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1275 'add' 'add_ln203_9' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i13 %add_ln203_9 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1276 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1277 [1/1] (0.00ns)   --->   "%conv_out_V_addr_4 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_18" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1277 'getelementptr' 'conv_out_V_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_2)   --->   "%or_ln924_2 = or i1 %icmp_ln924_6, %icmp_ln924_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1278 'or' 'or_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1279 [1/2] (5.46ns)   --->   "%tmp_7 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1279 'dcmp' 'tmp_7' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1280 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_2 = and i1 %or_ln924_2, %tmp_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1280 'and' 'and_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1281 [1/1] (1.76ns)   --->   "br i1 %and_ln924_2, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.3.0.0, label %.critedge.0.2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1281 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_2)> <Delay = 1.76>
ST_11 : Operation 1282 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.3.0.0"   --->   Operation 1282 'br' <Predicate = (!icmp_ln8 & !and_ln924_2) | (!icmp_ln8 & icmp_ln885_2)> <Delay = 1.76>
ST_11 : Operation 1283 [1/1] (0.00ns)   --->   "%storemerge2 = phi i14 [ 0, %.critedge.0.2 ], [ %add_ln703_2, %_ifconv2 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1283 'phi' 'storemerge2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1284 [1/1] (3.25ns)   --->   "store i14 %storemerge2, i14* %conv_out_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1284 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln907_3 = zext i14 %select_ln888_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1285 'zext' 'zext_ln907_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 0.00>
ST_11 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln908_13 = zext i14 %select_ln888_3 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1286 'zext' 'zext_ln908_13' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 0.00>
ST_11 : Operation 1287 [1/1] (2.55ns)   --->   "%add_ln908_3 = add nsw i32 -54, %sub_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1287 'add' 'add_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%lshr_ln908_3 = lshr i32 %zext_ln908_13, %add_ln908_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1288 'lshr' 'lshr_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln908_15 = zext i32 %lshr_ln908_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1289 'zext' 'zext_ln908_15' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & icmp_ln908_3)> <Delay = 0.00>
ST_11 : Operation 1290 [1/1] (2.55ns)   --->   "%sub_ln908_3 = sub i32 54, %sub_ln894_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1290 'sub' 'sub_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln908_8 = zext i32 %sub_ln908_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1291 'zext' 'zext_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 0.00>
ST_11 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%shl_ln908_3 = shl i64 %zext_ln907_3, %zext_ln908_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1292 'shl' 'shl_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3 & !icmp_ln908_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%select_ln908_3 = select i1 %icmp_ln908_3, i64 %zext_ln908_15, i64 %shl_ln908_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1293 'select' 'select_ln908_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_3)   --->   "%zext_ln911_3 = zext i32 %or_ln899_0_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1294 'zext' 'zext_ln911_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1295 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_3 = add i64 %zext_ln911_3, %select_ln908_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1295 'add' 'add_ln911_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1296 [1/1] (0.00ns)   --->   "%lshr_ln912_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_3, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1296 'partselect' 'lshr_ln912_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln912_3 = zext i63 %lshr_ln912_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1297 'zext' 'zext_ln912_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_3, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1298 'bitselect' 'tmp_139' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1299 [1/1] (0.69ns)   --->   "%select_ln915_3 = select i1 %tmp_139, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1299 'select' 'select_ln915_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_3 = sub i11 6, %trunc_ln893_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1300 'sub' 'sub_ln915_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1301 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_3 = add i11 %sub_ln915_3, %select_ln915_3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1301 'add' 'add_ln915_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_136, i11 %add_ln915_3)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1302 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1303 [1/1] (0.00ns)   --->   "%p_Result_64_0_3 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_3, i12 %tmp_2, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1303 'partset' 'p_Result_64_0_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln729_3 = bitcast i64 %p_Result_64_0_3 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1304 'bitcast' 'bitcast_ln729_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln924_3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_3, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1305 'partselect' 'trunc_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00>
ST_11 : Operation 1306 [1/1] (1.88ns)   --->   "%icmp_ln924_7 = icmp ne i11 %add_ln915_3, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1306 'icmp' 'icmp_ln924_7' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1307 [1/1] (2.89ns)   --->   "%icmp_ln924_8 = icmp eq i52 %trunc_ln924_3, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1307 'icmp' 'icmp_ln924_8' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1308 [2/2] (5.46ns)   --->   "%tmp_9 = fcmp ogt double %bitcast_ln729_3, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1308 'dcmp' 'tmp_9' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_4)   --->   "%or_ln924_4 = or i1 %icmp_ln924_10, %icmp_ln924_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1309 'or' 'or_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1310 [1/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %bitcast_ln729_4, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1310 'dcmp' 'tmp_10' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_4 = and i1 %or_ln924_4, %tmp_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1311 'and' 'and_ln924_4' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1312 [1/1] (1.76ns)   --->   "br i1 %and_ln924_4, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.5.0.0, label %.critedge.0.4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1312 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_4)> <Delay = 1.76>
ST_11 : Operation 1313 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.5.0.0"   --->   Operation 1313 'br' <Predicate = (!icmp_ln8 & !and_ln924_4) | (!icmp_ln8 & icmp_ln885_4)> <Delay = 1.76>
ST_11 : Operation 1314 [1/1] (0.00ns)   --->   "%storemerge4 = phi i14 [ 0, %.critedge.0.4 ], [ %add_ln703_4, %_ifconv4 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1314 'phi' 'storemerge4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1315 [1/1] (3.25ns)   --->   "store i14 %storemerge4, i14* %conv_out_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1315 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_11 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln907_5 = zext i14 %select_ln888_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1316 'zext' 'zext_ln907_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 0.00>
ST_11 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln908_21 = zext i14 %select_ln888_5 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1317 'zext' 'zext_ln908_21' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 0.00>
ST_11 : Operation 1318 [1/1] (2.55ns)   --->   "%add_ln908_5 = add nsw i32 -54, %sub_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1318 'add' 'add_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%lshr_ln908_5 = lshr i32 %zext_ln908_21, %add_ln908_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1319 'lshr' 'lshr_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln908_23 = zext i32 %lshr_ln908_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1320 'zext' 'zext_ln908_23' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & icmp_ln908_5)> <Delay = 0.00>
ST_11 : Operation 1321 [1/1] (2.55ns)   --->   "%sub_ln908_5 = sub i32 54, %sub_ln894_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1321 'sub' 'sub_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln908_12 = zext i32 %sub_ln908_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1322 'zext' 'zext_ln908_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 0.00>
ST_11 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%shl_ln908_5 = shl i64 %zext_ln907_5, %zext_ln908_12" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1323 'shl' 'shl_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5 & !icmp_ln908_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%select_ln908_5 = select i1 %icmp_ln908_5, i64 %zext_ln908_23, i64 %shl_ln908_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1324 'select' 'select_ln908_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_5)   --->   "%zext_ln911_5 = zext i32 %or_ln899_0_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1325 'zext' 'zext_ln911_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1326 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_5 = add i64 %zext_ln911_5, %select_ln908_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1326 'add' 'add_ln911_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1327 [1/1] (0.00ns)   --->   "%lshr_ln912_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_5, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1327 'partselect' 'lshr_ln912_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln912_5 = zext i63 %lshr_ln912_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1328 'zext' 'zext_ln912_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_5, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1329 'bitselect' 'tmp_151' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1330 [1/1] (0.69ns)   --->   "%select_ln915_5 = select i1 %tmp_151, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1330 'select' 'select_ln915_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_5 = sub i11 6, %trunc_ln893_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1331 'sub' 'sub_ln915_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1332 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_5 = add i11 %sub_ln915_5, %select_ln915_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1332 'add' 'add_ln915_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_148, i11 %add_ln915_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1333 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1334 [1/1] (0.00ns)   --->   "%p_Result_64_0_5 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_5, i12 %tmp_11, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1334 'partset' 'p_Result_64_0_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1335 [1/1] (0.00ns)   --->   "%bitcast_ln729_5 = bitcast i64 %p_Result_64_0_5 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1335 'bitcast' 'bitcast_ln729_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln924_5 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_5, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1336 'partselect' 'trunc_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00>
ST_11 : Operation 1337 [1/1] (1.88ns)   --->   "%icmp_ln924_11 = icmp ne i11 %add_ln915_5, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1337 'icmp' 'icmp_ln924_11' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1338 [1/1] (2.89ns)   --->   "%icmp_ln924_12 = icmp eq i52 %trunc_ln924_5, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1338 'icmp' 'icmp_ln924_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1339 [2/2] (5.46ns)   --->   "%tmp_12 = fcmp ogt double %bitcast_ln729_5, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1339 'dcmp' 'tmp_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1340 [1/1] (1.81ns)   --->   "%add_ln703_10 = add i14 %trunc_ln708_17, 47" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1340 'add' 'add_ln703_10' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1341 [1/1] (2.20ns)   --->   "%icmp_ln885_10 = icmp eq i14 %add_ln703_10, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1341 'icmp' 'icmp_ln885_10' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_10, label %.critedge.1.4, label %_ifconv10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1342 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_10, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1343 'bitselect' 'tmp_170' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1344 [1/1] (1.81ns)   --->   "%sub_ln889_10 = sub i14 -47, %trunc_ln708_17" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1344 'sub' 'sub_ln889_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1345 [1/1] (0.70ns)   --->   "%select_ln888_10 = select i1 %tmp_170, i14 %sub_ln889_10, i14 %add_ln703_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1345 'select' 'select_ln888_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1346 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i14 @llvm.part.select.i14(i14 %select_ln888_10, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1346 'partselect' 'p_Result_1_4' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1347 [1/1] (0.00ns)   --->   "%p_Result_62_1_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1_4)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1347 'bitconcatenate' 'p_Result_62_1_4' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1348 [1/1] (3.39ns)   --->   "%l_1_4 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1_4, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1348 'cttz' 'l_1_4' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1349 [1/1] (2.55ns)   --->   "%sub_ln894_10 = sub nsw i32 14, %l_1_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1349 'sub' 'sub_ln894_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln894_10 = trunc i32 %sub_ln894_10 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1350 'trunc' 'trunc_ln894_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1351 [1/1] (2.55ns)   --->   "%add_ln894_10 = add nsw i32 -53, %sub_ln894_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1351 'add' 'add_ln894_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_171 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_10, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1352 'partselect' 'tmp_171' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1353 [1/1] (2.47ns)   --->   "%icmp_ln897_21 = icmp sgt i31 %tmp_171, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1353 'icmp' 'icmp_ln897_21' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln897_10 = trunc i32 %sub_ln894_10 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1354 'trunc' 'trunc_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1355 [1/1] (1.73ns)   --->   "%sub_ln897_10 = sub i4 4, %trunc_ln897_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1355 'sub' 'sub_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_22)   --->   "%zext_ln897_10 = zext i4 %sub_ln897_10 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1356 'zext' 'zext_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_22)   --->   "%lshr_ln897_10 = lshr i14 -1, %zext_ln897_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1357 'lshr' 'lshr_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_22)   --->   "%and_ln897_22 = and i14 %select_ln888_10, %lshr_ln897_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1358 'and' 'and_ln897_22' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1359 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_22 = icmp ne i14 %and_ln897_22, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1359 'icmp' 'icmp_ln897_22' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_4)   --->   "%and_ln897_10 = and i1 %icmp_ln897_21, %icmp_ln897_22" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1360 'and' 'and_ln897_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_4)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_10, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1361 'bitselect' 'tmp_172' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_4)   --->   "%xor_ln899_10 = xor i1 %tmp_172, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1362 'xor' 'xor_ln899_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1363 [1/1] (1.81ns)   --->   "%add_ln899_10 = add i14 -53, %trunc_ln894_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1363 'add' 'add_ln899_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_4)   --->   "%p_Result_57_1_4 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_10, i14 %add_ln899_10)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1364 'bitselect' 'p_Result_57_1_4' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_4)   --->   "%and_ln899_10 = and i1 %p_Result_57_1_4, %xor_ln899_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1365 'and' 'and_ln899_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_4)   --->   "%or_ln899_11 = or i1 %and_ln899_10, %and_ln897_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1366 'or' 'or_ln899_11' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1367 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_11)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1367 'bitconcatenate' 'or_ln899_1_4' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.97>
ST_11 : Operation 1368 [1/1] (2.47ns)   --->   "%icmp_ln908_10 = icmp sgt i32 %add_ln894_10, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1368 'icmp' 'icmp_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln893_10 = trunc i32 %l_1_4 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1369 'trunc' 'trunc_ln893_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_11 : Operation 1370 [1/1] (1.81ns)   --->   "%add_ln703_11 = add i14 %trunc_ln708_19, -7" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1370 'add' 'add_ln703_11' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1371 [1/1] (2.20ns)   --->   "%icmp_ln885_11 = icmp eq i14 %add_ln703_11, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1371 'icmp' 'icmp_ln885_11' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1372 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885_11, label %.critedge.1.5, label %_ifconv11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1372 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_11, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1373 'bitselect' 'tmp_176' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1374 [1/1] (1.81ns)   --->   "%sub_ln889_11 = sub i14 7, %trunc_ln708_19" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1374 'sub' 'sub_ln889_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1375 [1/1] (0.70ns)   --->   "%select_ln888_11 = select i1 %tmp_176, i14 %sub_ln889_11, i14 %add_ln703_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1375 'select' 'select_ln888_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1376 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i14 @llvm.part.select.i14(i14 %select_ln888_11, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1376 'partselect' 'p_Result_1_5' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1377 [1/1] (0.00ns)   --->   "%p_Result_62_1_5 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1_5)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1377 'bitconcatenate' 'p_Result_62_1_5' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1378 [1/1] (3.39ns)   --->   "%l_1_5 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1_5, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1378 'cttz' 'l_1_5' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1379 [1/1] (2.55ns)   --->   "%sub_ln894_11 = sub nsw i32 14, %l_1_5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1379 'sub' 'sub_ln894_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln894_11 = trunc i32 %sub_ln894_11 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1380 'trunc' 'trunc_ln894_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1381 [1/1] (2.55ns)   --->   "%add_ln894_11 = add nsw i32 -53, %sub_ln894_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1381 'add' 'add_ln894_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_177 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_11, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1382 'partselect' 'tmp_177' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1383 [1/1] (2.47ns)   --->   "%icmp_ln897_23 = icmp sgt i31 %tmp_177, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1383 'icmp' 'icmp_ln897_23' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln897_11 = trunc i32 %sub_ln894_11 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1384 'trunc' 'trunc_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1385 [1/1] (1.73ns)   --->   "%sub_ln897_11 = sub i4 4, %trunc_ln897_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1385 'sub' 'sub_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_24)   --->   "%zext_ln897_11 = zext i4 %sub_ln897_11 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1386 'zext' 'zext_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_24)   --->   "%lshr_ln897_11 = lshr i14 -1, %zext_ln897_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1387 'lshr' 'lshr_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_24)   --->   "%and_ln897_23 = and i14 %select_ln888_11, %lshr_ln897_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1388 'and' 'and_ln897_23' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1389 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_24 = icmp ne i14 %and_ln897_23, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1389 'icmp' 'icmp_ln897_24' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_5)   --->   "%and_ln897_11 = and i1 %icmp_ln897_23, %icmp_ln897_24" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1390 'and' 'and_ln897_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_5)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_11, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1391 'bitselect' 'tmp_178' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_5)   --->   "%xor_ln899_11 = xor i1 %tmp_178, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1392 'xor' 'xor_ln899_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1393 [1/1] (1.81ns)   --->   "%add_ln899_11 = add i14 -53, %trunc_ln894_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1393 'add' 'add_ln899_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_5)   --->   "%p_Result_57_1_5 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_11, i14 %add_ln899_11)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1394 'bitselect' 'p_Result_57_1_5' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_11 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_5)   --->   "%and_ln899_11 = and i1 %p_Result_57_1_5, %xor_ln899_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1395 'and' 'and_ln899_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_1_5)   --->   "%or_ln899_12 = or i1 %and_ln899_11, %and_ln897_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1396 'or' 'or_ln899_12' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1397 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln899_1_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_12)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1397 'bitconcatenate' 'or_ln899_1_5' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.97>
ST_11 : Operation 1398 [1/1] (2.47ns)   --->   "%icmp_ln908_11 = icmp sgt i32 %add_ln894_11, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1398 'icmp' 'icmp_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln893_11 = trunc i32 %l_1_5 to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1399 'trunc' 'trunc_ln893_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 16.8>
ST_12 : Operation 1400 [1/1] (1.67ns)   --->   "%add_ln203_8 = add i13 %sub_ln203, 3" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1400 'add' 'add_ln203_8' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i13 %add_ln203_8 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1401 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1402 [1/1] (0.00ns)   --->   "%conv_out_V_addr_3 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1402 'getelementptr' 'conv_out_V_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1403 [1/1] (1.67ns)   --->   "%add_ln203_10 = add i13 %sub_ln203, 5" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1403 'add' 'add_ln203_10' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i13 %add_ln203_10 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1404 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1405 [1/1] (0.00ns)   --->   "%conv_out_V_addr_5 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_19" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1405 'getelementptr' 'conv_out_V_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_3)   --->   "%or_ln924_3 = or i1 %icmp_ln924_8, %icmp_ln924_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1406 'or' 'or_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1407 [1/2] (5.46ns)   --->   "%tmp_9 = fcmp ogt double %bitcast_ln729_3, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1407 'dcmp' 'tmp_9' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1408 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_3 = and i1 %or_ln924_3, %tmp_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1408 'and' 'and_ln924_3' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1409 [1/1] (1.76ns)   --->   "br i1 %and_ln924_3, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.4.0.0, label %.critedge.0.3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1409 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_3)> <Delay = 1.76>
ST_12 : Operation 1410 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.4.0.0"   --->   Operation 1410 'br' <Predicate = (!icmp_ln8 & !and_ln924_3) | (!icmp_ln8 & icmp_ln885_3)> <Delay = 1.76>
ST_12 : Operation 1411 [1/1] (0.00ns)   --->   "%storemerge3 = phi i14 [ 0, %.critedge.0.3 ], [ %add_ln703_3, %_ifconv3 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1411 'phi' 'storemerge3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1412 [1/1] (3.25ns)   --->   "store i14 %storemerge3, i14* %conv_out_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1412 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_5)   --->   "%or_ln924_5 = or i1 %icmp_ln924_12, %icmp_ln924_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1413 'or' 'or_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1414 [1/2] (5.46ns)   --->   "%tmp_12 = fcmp ogt double %bitcast_ln729_5, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1414 'dcmp' 'tmp_12' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1415 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_5 = and i1 %or_ln924_5, %tmp_12" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1415 'and' 'and_ln924_5' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1416 [1/1] (1.76ns)   --->   "br i1 %and_ln924_5, label %Col_Loop_end, label %.critedge.0.5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1416 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_5)> <Delay = 1.76>
ST_12 : Operation 1417 [1/1] (1.76ns)   --->   "br label %Col_Loop_end"   --->   Operation 1417 'br' <Predicate = (!icmp_ln8 & !and_ln924_5) | (!icmp_ln8 & icmp_ln885_5)> <Delay = 1.76>
ST_12 : Operation 1418 [1/1] (0.00ns)   --->   "%storemerge5 = phi i14 [ 0, %.critedge.0.5 ], [ %add_ln703_5, %_ifconv5 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1418 'phi' 'storemerge5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1419 [1/1] (3.25ns)   --->   "store i14 %storemerge5, i14* %conv_out_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1419 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_12 : Operation 1420 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21048, i32 %tmp_s)" [cnn_ap_lp/conv_1.cpp:35]   --->   Operation 1420 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%zext_ln907_6 = zext i14 %select_ln888_6 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1421 'zext' 'zext_ln907_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & !icmp_ln908_6)> <Delay = 0.00>
ST_12 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%zext_ln908_25 = zext i14 %select_ln888_6 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1422 'zext' 'zext_ln908_25' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & icmp_ln908_6)> <Delay = 0.00>
ST_12 : Operation 1423 [1/1] (2.55ns)   --->   "%add_ln908_6 = add nsw i32 -54, %sub_ln894_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1423 'add' 'add_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & icmp_ln908_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%lshr_ln908_6 = lshr i32 %zext_ln908_25, %add_ln908_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1424 'lshr' 'lshr_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & icmp_ln908_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%zext_ln908_26 = zext i32 %lshr_ln908_6 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1425 'zext' 'zext_ln908_26' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & icmp_ln908_6)> <Delay = 0.00>
ST_12 : Operation 1426 [1/1] (2.55ns)   --->   "%sub_ln908_6 = sub i32 54, %sub_ln894_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1426 'sub' 'sub_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & !icmp_ln908_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%zext_ln908_14 = zext i32 %sub_ln908_6 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1427 'zext' 'zext_ln908_14' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & !icmp_ln908_6)> <Delay = 0.00>
ST_12 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%shl_ln908_6 = shl i64 %zext_ln907_6, %zext_ln908_14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1428 'shl' 'shl_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6 & !icmp_ln908_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%select_ln908_6 = select i1 %icmp_ln908_6, i64 %zext_ln908_26, i64 %shl_ln908_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1429 'select' 'select_ln908_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_6)   --->   "%zext_ln911_6 = zext i32 %or_ln899_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1430 'zext' 'zext_ln911_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1431 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_6 = add i64 %zext_ln911_6, %select_ln908_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1431 'add' 'add_ln911_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1432 [1/1] (0.00ns)   --->   "%lshr_ln912_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_6, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1432 'partselect' 'lshr_ln912_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln912_6 = zext i63 %lshr_ln912_6 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1433 'zext' 'zext_ln912_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_6, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1434 'bitselect' 'tmp_155' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1435 [1/1] (0.69ns)   --->   "%select_ln915_6 = select i1 %tmp_155, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1435 'select' 'select_ln915_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_6 = sub i11 6, %trunc_ln893_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1436 'sub' 'sub_ln915_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1437 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_6 = add i11 %sub_ln915_6, %select_ln915_6" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1437 'add' 'add_ln915_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_13 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_152, i11 %add_ln915_6)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1438 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1439 [1/1] (0.00ns)   --->   "%p_Result_64_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_6, i12 %tmp_13, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1439 'partset' 'p_Result_64_1' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1440 [1/1] (0.00ns)   --->   "%bitcast_ln729_6 = bitcast i64 %p_Result_64_1 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1440 'bitcast' 'bitcast_ln729_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln924_6 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_6, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1441 'partselect' 'trunc_ln924_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00>
ST_12 : Operation 1442 [1/1] (1.88ns)   --->   "%icmp_ln924_13 = icmp ne i11 %add_ln915_6, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1442 'icmp' 'icmp_ln924_13' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1443 [1/1] (2.89ns)   --->   "%icmp_ln924_14 = icmp eq i52 %trunc_ln924_6, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1443 'icmp' 'icmp_ln924_14' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1444 [2/2] (5.46ns)   --->   "%tmp_14 = fcmp ogt double %bitcast_ln729_6, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1444 'dcmp' 'tmp_14' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%zext_ln907_7 = zext i14 %select_ln888_7 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1445 'zext' 'zext_ln907_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & !icmp_ln908_7)> <Delay = 0.00>
ST_12 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%zext_ln908_27 = zext i14 %select_ln888_7 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1446 'zext' 'zext_ln908_27' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & icmp_ln908_7)> <Delay = 0.00>
ST_12 : Operation 1447 [1/1] (2.55ns)   --->   "%add_ln908_7 = add nsw i32 -54, %sub_ln894_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1447 'add' 'add_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & icmp_ln908_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%lshr_ln908_7 = lshr i32 %zext_ln908_27, %add_ln908_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1448 'lshr' 'lshr_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & icmp_ln908_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%zext_ln908_28 = zext i32 %lshr_ln908_7 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1449 'zext' 'zext_ln908_28' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & icmp_ln908_7)> <Delay = 0.00>
ST_12 : Operation 1450 [1/1] (2.55ns)   --->   "%sub_ln908_7 = sub i32 54, %sub_ln894_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1450 'sub' 'sub_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & !icmp_ln908_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%zext_ln908_16 = zext i32 %sub_ln908_7 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1451 'zext' 'zext_ln908_16' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & !icmp_ln908_7)> <Delay = 0.00>
ST_12 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%shl_ln908_7 = shl i64 %zext_ln907_7, %zext_ln908_16" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1452 'shl' 'shl_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7 & !icmp_ln908_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%select_ln908_7 = select i1 %icmp_ln908_7, i64 %zext_ln908_28, i64 %shl_ln908_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1453 'select' 'select_ln908_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_7)   --->   "%zext_ln911_7 = zext i32 %or_ln899_1_1 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1454 'zext' 'zext_ln911_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1455 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_7 = add i64 %zext_ln911_7, %select_ln908_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1455 'add' 'add_ln911_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1456 [1/1] (0.00ns)   --->   "%lshr_ln912_7 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_7, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1456 'partselect' 'lshr_ln912_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln912_7 = zext i63 %lshr_ln912_7 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1457 'zext' 'zext_ln912_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_7, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1458 'bitselect' 'tmp_159' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1459 [1/1] (0.69ns)   --->   "%select_ln915_7 = select i1 %tmp_159, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1459 'select' 'select_ln915_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_7 = sub i11 6, %trunc_ln893_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1460 'sub' 'sub_ln915_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1461 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_7 = add i11 %sub_ln915_7, %select_ln915_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1461 'add' 'add_ln915_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_156, i11 %add_ln915_7)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1462 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1463 [1/1] (0.00ns)   --->   "%p_Result_64_1_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_7, i12 %tmp_15, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1463 'partset' 'p_Result_64_1_1' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1464 [1/1] (0.00ns)   --->   "%bitcast_ln729_7 = bitcast i64 %p_Result_64_1_1 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1464 'bitcast' 'bitcast_ln729_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln924_7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_7, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1465 'partselect' 'trunc_ln924_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00>
ST_12 : Operation 1466 [1/1] (1.88ns)   --->   "%icmp_ln924_15 = icmp ne i11 %add_ln915_7, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1466 'icmp' 'icmp_ln924_15' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1467 [1/1] (2.89ns)   --->   "%icmp_ln924_16 = icmp eq i52 %trunc_ln924_7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1467 'icmp' 'icmp_ln924_16' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1468 [2/2] (5.46ns)   --->   "%tmp_16 = fcmp ogt double %bitcast_ln729_7, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1468 'dcmp' 'tmp_16' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%zext_ln907_8 = zext i14 %select_ln888_8 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1469 'zext' 'zext_ln907_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & !icmp_ln908_8)> <Delay = 0.00>
ST_12 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%zext_ln908_29 = zext i14 %select_ln888_8 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1470 'zext' 'zext_ln908_29' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & icmp_ln908_8)> <Delay = 0.00>
ST_12 : Operation 1471 [1/1] (2.55ns)   --->   "%add_ln908_8 = add nsw i32 -54, %sub_ln894_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1471 'add' 'add_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & icmp_ln908_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%lshr_ln908_8 = lshr i32 %zext_ln908_29, %add_ln908_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1472 'lshr' 'lshr_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & icmp_ln908_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%zext_ln908_30 = zext i32 %lshr_ln908_8 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1473 'zext' 'zext_ln908_30' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & icmp_ln908_8)> <Delay = 0.00>
ST_12 : Operation 1474 [1/1] (2.55ns)   --->   "%sub_ln908_8 = sub i32 54, %sub_ln894_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1474 'sub' 'sub_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & !icmp_ln908_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%zext_ln908_18 = zext i32 %sub_ln908_8 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1475 'zext' 'zext_ln908_18' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & !icmp_ln908_8)> <Delay = 0.00>
ST_12 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%shl_ln908_8 = shl i64 %zext_ln907_8, %zext_ln908_18" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1476 'shl' 'shl_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8 & !icmp_ln908_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%select_ln908_8 = select i1 %icmp_ln908_8, i64 %zext_ln908_30, i64 %shl_ln908_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1477 'select' 'select_ln908_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_8)   --->   "%zext_ln911_8 = zext i32 %or_ln899_1_2 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1478 'zext' 'zext_ln911_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1479 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_8 = add i64 %zext_ln911_8, %select_ln908_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1479 'add' 'add_ln911_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1480 [1/1] (0.00ns)   --->   "%lshr_ln912_8 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_8, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1480 'partselect' 'lshr_ln912_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln912_8 = zext i63 %lshr_ln912_8 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1481 'zext' 'zext_ln912_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_8, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1482 'bitselect' 'tmp_163' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1483 [1/1] (0.69ns)   --->   "%select_ln915_8 = select i1 %tmp_163, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1483 'select' 'select_ln915_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_8 = sub i11 6, %trunc_ln893_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1484 'sub' 'sub_ln915_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1485 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_8 = add i11 %sub_ln915_8, %select_ln915_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1485 'add' 'add_ln915_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_160, i11 %add_ln915_8)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1486 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1487 [1/1] (0.00ns)   --->   "%p_Result_64_1_2 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_8, i12 %tmp_17, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1487 'partset' 'p_Result_64_1_2' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln924_8 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_8, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1488 'partselect' 'trunc_ln924_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_12 : Operation 1489 [1/1] (1.88ns)   --->   "%icmp_ln924_17 = icmp ne i11 %add_ln915_8, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1489 'icmp' 'icmp_ln924_17' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1490 [1/1] (2.89ns)   --->   "%icmp_ln924_18 = icmp eq i52 %trunc_ln924_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1490 'icmp' 'icmp_ln924_18' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 16.8>
ST_13 : Operation 1491 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203_11, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1491 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203_11, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1492 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i11 %tmp_31 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1493 'zext' 'zext_ln203_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1494 [1/1] (1.67ns)   --->   "%sub_ln203_1 = sub i13 %p_shl_cast, %zext_ln203_20" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1494 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i13 %sub_ln203_1 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1495 'zext' 'zext_ln203_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1496 [1/1] (0.00ns)   --->   "%conv_out_V_addr_6 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_21" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1496 'getelementptr' 'conv_out_V_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1497 [1/1] (0.00ns)   --->   "%or_ln203_1 = or i13 %sub_ln203_1, 1" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1497 'or' 'or_ln203_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i13 %or_ln203_1 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1498 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1499 [1/1] (0.00ns)   --->   "%conv_out_V_addr_7 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_22" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1499 'getelementptr' 'conv_out_V_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_6)   --->   "%or_ln924_6 = or i1 %icmp_ln924_14, %icmp_ln924_13" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1500 'or' 'or_ln924_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1501 [1/2] (5.46ns)   --->   "%tmp_14 = fcmp ogt double %bitcast_ln729_6, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1501 'dcmp' 'tmp_14' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1502 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_6 = and i1 %or_ln924_6, %tmp_14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1502 'and' 'and_ln924_6' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1503 [1/1] (1.76ns)   --->   "br i1 %and_ln924_6, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0.0, label %.critedge.1.0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1503 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_6)> <Delay = 1.76>
ST_13 : Operation 1504 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0.0"   --->   Operation 1504 'br' <Predicate = (!icmp_ln8 & !and_ln924_6) | (!icmp_ln8 & icmp_ln885_6)> <Delay = 1.76>
ST_13 : Operation 1505 [1/1] (0.00ns)   --->   "%storemerge6 = phi i14 [ 0, %.critedge.1.0 ], [ %add_ln703_6, %_ifconv6 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1505 'phi' 'storemerge6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1506 [1/1] (3.25ns)   --->   "store i14 %storemerge6, i14* %conv_out_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1506 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_13 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_7)   --->   "%or_ln924_7 = or i1 %icmp_ln924_16, %icmp_ln924_15" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1507 'or' 'or_ln924_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1508 [1/2] (5.46ns)   --->   "%tmp_16 = fcmp ogt double %bitcast_ln729_7, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1508 'dcmp' 'tmp_16' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1509 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_7 = and i1 %or_ln924_7, %tmp_16" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1509 'and' 'and_ln924_7' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1510 [1/1] (1.76ns)   --->   "br i1 %and_ln924_7, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0.0, label %.critedge.1.1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1510 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_7)> <Delay = 1.76>
ST_13 : Operation 1511 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0.0"   --->   Operation 1511 'br' <Predicate = (!icmp_ln8 & !and_ln924_7) | (!icmp_ln8 & icmp_ln885_7)> <Delay = 1.76>
ST_13 : Operation 1512 [1/1] (0.00ns)   --->   "%storemerge7 = phi i14 [ 0, %.critedge.1.1 ], [ %add_ln703_7, %_ifconv7 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1512 'phi' 'storemerge7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 1513 [1/1] (3.25ns)   --->   "store i14 %storemerge7, i14* %conv_out_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1513 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_13 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln729_8 = bitcast i64 %p_Result_64_1_2 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1514 'bitcast' 'bitcast_ln729_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00>
ST_13 : Operation 1515 [2/2] (5.46ns)   --->   "%tmp_18 = fcmp ogt double %bitcast_ln729_8, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1515 'dcmp' 'tmp_18' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%zext_ln907_9 = zext i14 %select_ln888_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1516 'zext' 'zext_ln907_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & !icmp_ln908_9)> <Delay = 0.00>
ST_13 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%zext_ln908_31 = zext i14 %select_ln888_9 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1517 'zext' 'zext_ln908_31' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & icmp_ln908_9)> <Delay = 0.00>
ST_13 : Operation 1518 [1/1] (2.55ns)   --->   "%add_ln908_9 = add nsw i32 -54, %sub_ln894_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1518 'add' 'add_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & icmp_ln908_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%lshr_ln908_9 = lshr i32 %zext_ln908_31, %add_ln908_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1519 'lshr' 'lshr_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & icmp_ln908_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%zext_ln908_32 = zext i32 %lshr_ln908_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1520 'zext' 'zext_ln908_32' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & icmp_ln908_9)> <Delay = 0.00>
ST_13 : Operation 1521 [1/1] (2.55ns)   --->   "%sub_ln908_9 = sub i32 54, %sub_ln894_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1521 'sub' 'sub_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & !icmp_ln908_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%zext_ln908_20 = zext i32 %sub_ln908_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1522 'zext' 'zext_ln908_20' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & !icmp_ln908_9)> <Delay = 0.00>
ST_13 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%shl_ln908_9 = shl i64 %zext_ln907_9, %zext_ln908_20" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1523 'shl' 'shl_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9 & !icmp_ln908_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%select_ln908_9 = select i1 %icmp_ln908_9, i64 %zext_ln908_32, i64 %shl_ln908_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1524 'select' 'select_ln908_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_9)   --->   "%zext_ln911_9 = zext i32 %or_ln899_1_3 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1525 'zext' 'zext_ln911_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1526 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_9 = add i64 %zext_ln911_9, %select_ln908_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1526 'add' 'add_ln911_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1527 [1/1] (0.00ns)   --->   "%lshr_ln912_9 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_9, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1527 'partselect' 'lshr_ln912_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln912_9 = zext i63 %lshr_ln912_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1528 'zext' 'zext_ln912_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_9, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1529 'bitselect' 'tmp_167' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1530 [1/1] (0.69ns)   --->   "%select_ln915_9 = select i1 %tmp_167, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1530 'select' 'select_ln915_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_9 = sub i11 6, %trunc_ln893_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1531 'sub' 'sub_ln915_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1532 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_9 = add i11 %sub_ln915_9, %select_ln915_9" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1532 'add' 'add_ln915_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_19 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_164, i11 %add_ln915_9)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1533 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1534 [1/1] (0.00ns)   --->   "%p_Result_64_1_3 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_9, i12 %tmp_19, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1534 'partset' 'p_Result_64_1_3' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1535 [1/1] (0.00ns)   --->   "%bitcast_ln729_9 = bitcast i64 %p_Result_64_1_3 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1535 'bitcast' 'bitcast_ln729_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln924_9 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_9, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1536 'partselect' 'trunc_ln924_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00>
ST_13 : Operation 1537 [1/1] (1.88ns)   --->   "%icmp_ln924_19 = icmp ne i11 %add_ln915_9, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1537 'icmp' 'icmp_ln924_19' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1538 [1/1] (2.89ns)   --->   "%icmp_ln924_20 = icmp eq i52 %trunc_ln924_9, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1538 'icmp' 'icmp_ln924_20' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1539 [2/2] (5.46ns)   --->   "%tmp_20 = fcmp ogt double %bitcast_ln729_9, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1539 'dcmp' 'tmp_20' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%zext_ln907_10 = zext i14 %select_ln888_10 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1540 'zext' 'zext_ln907_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & !icmp_ln908_10)> <Delay = 0.00>
ST_13 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%zext_ln908_33 = zext i14 %select_ln888_10 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1541 'zext' 'zext_ln908_33' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & icmp_ln908_10)> <Delay = 0.00>
ST_13 : Operation 1542 [1/1] (2.55ns)   --->   "%add_ln908_10 = add nsw i32 -54, %sub_ln894_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1542 'add' 'add_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & icmp_ln908_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%lshr_ln908_10 = lshr i32 %zext_ln908_33, %add_ln908_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1543 'lshr' 'lshr_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & icmp_ln908_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%zext_ln908_34 = zext i32 %lshr_ln908_10 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1544 'zext' 'zext_ln908_34' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & icmp_ln908_10)> <Delay = 0.00>
ST_13 : Operation 1545 [1/1] (2.55ns)   --->   "%sub_ln908_10 = sub i32 54, %sub_ln894_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1545 'sub' 'sub_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & !icmp_ln908_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%zext_ln908_22 = zext i32 %sub_ln908_10 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1546 'zext' 'zext_ln908_22' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & !icmp_ln908_10)> <Delay = 0.00>
ST_13 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%shl_ln908_10 = shl i64 %zext_ln907_10, %zext_ln908_22" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1547 'shl' 'shl_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10 & !icmp_ln908_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%select_ln908_10 = select i1 %icmp_ln908_10, i64 %zext_ln908_34, i64 %shl_ln908_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1548 'select' 'select_ln908_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_10)   --->   "%zext_ln911_10 = zext i32 %or_ln899_1_4 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1549 'zext' 'zext_ln911_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1550 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_10 = add i64 %zext_ln911_10, %select_ln908_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1550 'add' 'add_ln911_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1551 [1/1] (0.00ns)   --->   "%lshr_ln912_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_10, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1551 'partselect' 'lshr_ln912_s' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln912_10 = zext i63 %lshr_ln912_s to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1552 'zext' 'zext_ln912_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_10, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1553 'bitselect' 'tmp_173' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1554 [1/1] (0.69ns)   --->   "%select_ln915_10 = select i1 %tmp_173, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1554 'select' 'select_ln915_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_10 = sub i11 6, %trunc_ln893_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1555 'sub' 'sub_ln915_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1556 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_10 = add i11 %sub_ln915_10, %select_ln915_10" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1556 'add' 'add_ln915_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_21 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_170, i11 %add_ln915_10)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1557 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1558 [1/1] (0.00ns)   --->   "%p_Result_64_1_4 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_10, i12 %tmp_21, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1558 'partset' 'p_Result_64_1_4' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln924_s = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_10, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1559 'partselect' 'trunc_ln924_s' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_13 : Operation 1560 [1/1] (1.88ns)   --->   "%icmp_ln924_21 = icmp ne i11 %add_ln915_10, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1560 'icmp' 'icmp_ln924_21' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1561 [1/1] (2.89ns)   --->   "%icmp_ln924_22 = icmp eq i52 %trunc_ln924_s, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1561 'icmp' 'icmp_ln924_22' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%zext_ln907_11 = zext i14 %select_ln888_11 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1562 'zext' 'zext_ln907_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & !icmp_ln908_11)> <Delay = 0.00>
ST_13 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%zext_ln908_35 = zext i14 %select_ln888_11 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1563 'zext' 'zext_ln908_35' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & icmp_ln908_11)> <Delay = 0.00>
ST_13 : Operation 1564 [1/1] (2.55ns)   --->   "%add_ln908_11 = add nsw i32 -54, %sub_ln894_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1564 'add' 'add_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & icmp_ln908_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%lshr_ln908_11 = lshr i32 %zext_ln908_35, %add_ln908_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1565 'lshr' 'lshr_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & icmp_ln908_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%zext_ln908_36 = zext i32 %lshr_ln908_11 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1566 'zext' 'zext_ln908_36' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & icmp_ln908_11)> <Delay = 0.00>
ST_13 : Operation 1567 [1/1] (2.55ns)   --->   "%sub_ln908_11 = sub i32 54, %sub_ln894_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1567 'sub' 'sub_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & !icmp_ln908_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%zext_ln908_24 = zext i32 %sub_ln908_11 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1568 'zext' 'zext_ln908_24' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & !icmp_ln908_11)> <Delay = 0.00>
ST_13 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%shl_ln908_11 = shl i64 %zext_ln907_11, %zext_ln908_24" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1569 'shl' 'shl_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11 & !icmp_ln908_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%select_ln908_11 = select i1 %icmp_ln908_11, i64 %zext_ln908_36, i64 %shl_ln908_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1570 'select' 'select_ln908_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node add_ln911_11)   --->   "%zext_ln911_11 = zext i32 %or_ln899_1_5 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1571 'zext' 'zext_ln911_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1572 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911_11 = add i64 %zext_ln911_11, %select_ln908_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1572 'add' 'add_ln911_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1573 [1/1] (0.00ns)   --->   "%lshr_ln912_10 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_11, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1573 'partselect' 'lshr_ln912_10' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln912_11 = zext i63 %lshr_ln912_10 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1574 'zext' 'zext_ln912_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_11, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1575 'bitselect' 'tmp_179' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1576 [1/1] (0.69ns)   --->   "%select_ln915_11 = select i1 %tmp_179, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1576 'select' 'select_ln915_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_11 = sub i11 6, %trunc_ln893_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1577 'sub' 'sub_ln915_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1578 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_11 = add i11 %sub_ln915_11, %select_ln915_11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1578 'add' 'add_ln915_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_176, i11 %add_ln915_11)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1579 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1580 [1/1] (0.00ns)   --->   "%p_Result_64_1_5 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_11, i12 %tmp_23, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1580 'partset' 'p_Result_64_1_5' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln924_10 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_11, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1581 'partselect' 'trunc_ln924_10' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_13 : Operation 1582 [1/1] (1.88ns)   --->   "%icmp_ln924_23 = icmp ne i11 %add_ln915_11, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1582 'icmp' 'icmp_ln924_23' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1583 [1/1] (2.89ns)   --->   "%icmp_ln924_24 = icmp eq i52 %trunc_ln924_10, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1583 'icmp' 'icmp_ln924_24' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.4>
ST_14 : Operation 1584 [1/1] (1.67ns)   --->   "%add_ln203_12 = add i13 %sub_ln203_1, 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1584 'add' 'add_ln203_12' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i13 %add_ln203_12 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1585 'zext' 'zext_ln203_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1586 [1/1] (0.00ns)   --->   "%conv_out_V_addr_8 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_23" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1586 'getelementptr' 'conv_out_V_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1587 [1/1] (1.67ns)   --->   "%add_ln203_13 = add i13 %sub_ln203_1, 3" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1587 'add' 'add_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i13 %add_ln203_13 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1588 'zext' 'zext_ln203_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1589 [1/1] (0.00ns)   --->   "%conv_out_V_addr_9 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_24" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1589 'getelementptr' 'conv_out_V_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_8)   --->   "%or_ln924_8 = or i1 %icmp_ln924_18, %icmp_ln924_17" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1590 'or' 'or_ln924_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1591 [1/2] (5.46ns)   --->   "%tmp_18 = fcmp ogt double %bitcast_ln729_8, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1591 'dcmp' 'tmp_18' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1592 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_8 = and i1 %or_ln924_8, %tmp_18" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1592 'and' 'and_ln924_8' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1593 [1/1] (1.76ns)   --->   "br i1 %and_ln924_8, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.3.0.0, label %.critedge.1.2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1593 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_8)> <Delay = 1.76>
ST_14 : Operation 1594 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.3.0.0"   --->   Operation 1594 'br' <Predicate = (!icmp_ln8 & !and_ln924_8) | (!icmp_ln8 & icmp_ln885_8)> <Delay = 1.76>
ST_14 : Operation 1595 [1/1] (0.00ns)   --->   "%storemerge8 = phi i14 [ 0, %.critedge.1.2 ], [ %add_ln703_8, %_ifconv8 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1595 'phi' 'storemerge8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1596 [1/1] (3.25ns)   --->   "store i14 %storemerge8, i14* %conv_out_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1596 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_14 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_9)   --->   "%or_ln924_9 = or i1 %icmp_ln924_20, %icmp_ln924_19" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1597 'or' 'or_ln924_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1598 [1/2] (5.46ns)   --->   "%tmp_20 = fcmp ogt double %bitcast_ln729_9, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1598 'dcmp' 'tmp_20' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1599 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_9 = and i1 %or_ln924_9, %tmp_20" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1599 'and' 'and_ln924_9' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1600 [1/1] (1.76ns)   --->   "br i1 %and_ln924_9, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.4.0.0, label %.critedge.1.3" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1600 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_9)> <Delay = 1.76>
ST_14 : Operation 1601 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.4.0.0"   --->   Operation 1601 'br' <Predicate = (!icmp_ln8 & !and_ln924_9) | (!icmp_ln8 & icmp_ln885_9)> <Delay = 1.76>
ST_14 : Operation 1602 [1/1] (0.00ns)   --->   "%storemerge9 = phi i14 [ 0, %.critedge.1.3 ], [ %add_ln703_9, %_ifconv9 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1602 'phi' 'storemerge9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 1603 [1/1] (3.25ns)   --->   "store i14 %storemerge9, i14* %conv_out_V_addr_9, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1603 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_14 : Operation 1604 [1/1] (0.00ns)   --->   "%bitcast_ln729_10 = bitcast i64 %p_Result_64_1_4 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1604 'bitcast' 'bitcast_ln729_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00>
ST_14 : Operation 1605 [2/2] (5.46ns)   --->   "%tmp_22 = fcmp ogt double %bitcast_ln729_10, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1605 'dcmp' 'tmp_22' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1606 [1/1] (0.00ns)   --->   "%bitcast_ln729_11 = bitcast i64 %p_Result_64_1_5 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1606 'bitcast' 'bitcast_ln729_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00>
ST_14 : Operation 1607 [2/2] (5.46ns)   --->   "%tmp_24 = fcmp ogt double %bitcast_ln729_11, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1607 'dcmp' 'tmp_24' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 11.4>
ST_15 : Operation 1608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 1608 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1609 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 338, i64 338, i64 338)"   --->   Operation 1609 'speclooptripcount' 'empty_76' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1610 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21048) nounwind" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 1610 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:13]   --->   Operation 1611 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1612 [1/1] (1.67ns)   --->   "%add_ln203_14 = add i13 %sub_ln203_1, 4" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1612 'add' 'add_ln203_14' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln203_25 = zext i13 %add_ln203_14 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1613 'zext' 'zext_ln203_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1614 [1/1] (0.00ns)   --->   "%conv_out_V_addr_10 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_25" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1614 'getelementptr' 'conv_out_V_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1615 [1/1] (1.67ns)   --->   "%add_ln203_15 = add i13 %sub_ln203_1, 5" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1615 'add' 'add_ln203_15' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i13 %add_ln203_15 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1616 'zext' 'zext_ln203_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1617 [1/1] (0.00ns)   --->   "%conv_out_V_addr_11 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_26" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1617 'getelementptr' 'conv_out_V_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_10)   --->   "%or_ln924_10 = or i1 %icmp_ln924_22, %icmp_ln924_21" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1618 'or' 'or_ln924_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1619 [1/2] (5.46ns)   --->   "%tmp_22 = fcmp ogt double %bitcast_ln729_10, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1619 'dcmp' 'tmp_22' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1620 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_10 = and i1 %or_ln924_10, %tmp_22" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1620 'and' 'and_ln924_10' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1621 [1/1] (1.76ns)   --->   "br i1 %and_ln924_10, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.5.0.0, label %.critedge.1.4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1621 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_10)> <Delay = 1.76>
ST_15 : Operation 1622 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.5.0.0"   --->   Operation 1622 'br' <Predicate = (!icmp_ln8 & !and_ln924_10) | (!icmp_ln8 & icmp_ln885_10)> <Delay = 1.76>
ST_15 : Operation 1623 [1/1] (0.00ns)   --->   "%storemerge10 = phi i14 [ 0, %.critedge.1.4 ], [ %add_ln703_10, %_ifconv10 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1623 'phi' 'storemerge10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1624 [1/1] (3.25ns)   --->   "store i14 %storemerge10, i14* %conv_out_V_addr_10, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1624 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_15 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln924_11)   --->   "%or_ln924_11 = or i1 %icmp_ln924_24, %icmp_ln924_23" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1625 'or' 'or_ln924_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1626 [1/2] (5.46ns)   --->   "%tmp_24 = fcmp ogt double %bitcast_ln729_11, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1626 'dcmp' 'tmp_24' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1627 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924_11 = and i1 %or_ln924_11, %tmp_24" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1627 'and' 'and_ln924_11' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1628 [1/1] (1.76ns)   --->   "br i1 %and_ln924_11, label %2, label %.critedge.1.5" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 1628 'br' <Predicate = (!icmp_ln8 & !icmp_ln885_11)> <Delay = 1.76>
ST_15 : Operation 1629 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 1629 'br' <Predicate = (!icmp_ln8 & !and_ln924_11) | (!icmp_ln8 & icmp_ln885_11)> <Delay = 1.76>
ST_15 : Operation 1630 [1/1] (0.00ns)   --->   "%storemerge11 = phi i14 [ 0, %.critedge.1.5 ], [ %add_ln703_11, %_ifconv11 ]" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 1630 'phi' 'storemerge11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 1631 [1/1] (3.25ns)   --->   "store i14 %storemerge11, i14* %conv_out_V_addr_11, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 1631 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_15 : Operation 1632 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 1632 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.00>
ST_16 : Operation 1633 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 1633 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/conv_1.cpp:8) with incoming values : ('add_ln8', cnn_ap_lp/conv_1.cpp:8) [5]  (1.77 ns)

 <State 2>: 9.62ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn_ap_lp/conv_1.cpp:32) with incoming values : ('select_ln32_1', cnn_ap_lp/conv_1.cpp:32) [6]  (0 ns)
	'add' operation ('r', cnn_ap_lp/conv_1.cpp:23) [8]  (1.78 ns)
	'select' operation ('select_ln32_1', cnn_ap_lp/conv_1.cpp:32) [17]  (1.22 ns)
	'sub' operation ('sub_ln1117', cnn_ap_lp/conv_1.cpp:23) [23]  (1.73 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/conv_1.cpp:23) [44]  (1.64 ns)
	'getelementptr' operation ('input_V_addr', cnn_ap_lp/conv_1.cpp:23) [46]  (0 ns)
	'load' operation ('input_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_V' [75]  (3.25 ns)

 <State 3>: 12.7ns
The critical path consists of the following:
	'load' operation ('input_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_V' [75]  (3.25 ns)
	'mul' operation of DSP[277] ('mul_ln1118_6', cnn_ap_lp/conv_1.cpp:23) [277]  (6.38 ns)
	'add' operation of DSP[281] ('add_ln1192_8', cnn_ap_lp/conv_1.cpp:23) [281]  (3.02 ns)

 <State 4>: 14.9ns
The critical path consists of the following:
	'load' operation ('input_V_load_2', cnn_ap_lp/conv_1.cpp:23) on array 'input_V' [135]  (3.25 ns)
	'mul' operation of DSP[413] ('mul_ln1118_13', cnn_ap_lp/conv_1.cpp:23) [413]  (6.38 ns)
	'add' operation ('add_ln1192_17', cnn_ap_lp/conv_1.cpp:23) [418]  (2.28 ns)
	'add' operation of DSP[422] ('add_ln1192_18', cnn_ap_lp/conv_1.cpp:23) [422]  (3.02 ns)

 <State 5>: 14.5ns
The critical path consists of the following:
	'load' operation ('input_V_load_4', cnn_ap_lp/conv_1.cpp:23) on array 'input_V' [154]  (3.25 ns)
	'mul' operation of DSP[159] ('mul_ln1118_2', cnn_ap_lp/conv_1.cpp:23) [159]  (6.38 ns)
	'add' operation ('add_ln1192_3', cnn_ap_lp/conv_1.cpp:23) [165]  (2.43 ns)
	'add' operation ('add_ln1192_4', cnn_ap_lp/conv_1.cpp:23) [179]  (2.43 ns)

 <State 6>: 14.9ns
The critical path consists of the following:
	'load' operation ('input_V_load_6', cnn_ap_lp/conv_1.cpp:23) on array 'input_V' [180]  (3.25 ns)
	'mul' operation of DSP[316] ('mul_ln1118_10', cnn_ap_lp/conv_1.cpp:23) [316]  (6.38 ns)
	'add' operation ('add_ln1192_13', cnn_ap_lp/conv_1.cpp:23) [321]  (2.28 ns)
	'add' operation of DSP[325] ('add_ln1192_14', cnn_ap_lp/conv_1.cpp:23) [325]  (3.02 ns)

 <State 7>: 17.4ns
The critical path consists of the following:
	'load' operation ('input_V_load_9', cnn_ap_lp/conv_1.cpp:23) on array 'input_V' [912]  (3.25 ns)
	'mul' operation of DSP[1165] ('mul_ln1118_45', cnn_ap_lp/conv_1.cpp:23) [1165]  (6.38 ns)
	'add' operation ('add_ln1192_65', cnn_ap_lp/conv_1.cpp:23) [1170]  (2.28 ns)
	'add' operation of DSP[1174] ('add_ln1192_66', cnn_ap_lp/conv_1.cpp:23) [1174]  (3.02 ns)
	'add' operation ('add_ln1192_67', cnn_ap_lp/conv_1.cpp:23) [1183]  (2.43 ns)

 <State 8>: 19.9ns
The critical path consists of the following:
	'mul' operation of DSP[209] ('mul_ln1118_5', cnn_ap_lp/conv_1.cpp:23) [206]  (3.36 ns)
	'add' operation of DSP[209] ('add_ln1192_7', cnn_ap_lp/conv_1.cpp:23) [209]  (3.02 ns)
	'add' operation ('add_ln703', cnn_ap_lp/conv_1.cpp:26) [211]  (1.81 ns)
	'select' operation ('select_ln888', cnn_ap_lp/conv_1.cpp:29) [217]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/conv_1.cpp:29) [220]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_lp/conv_1.cpp:29) [221]  (2.55 ns)
	'add' operation ('add_ln894', cnn_ap_lp/conv_1.cpp:29) [223]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_lp/conv_1.cpp:29) [225]  (2.47 ns)

 <State 9>: 17.1ns
The critical path consists of the following:
	'add' operation ('add_ln899', cnn_ap_lp/conv_1.cpp:29) [235]  (1.81 ns)
	'and' operation ('and_ln899', cnn_ap_lp/conv_1.cpp:29) [237]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_lp/conv_1.cpp:29) [238]  (0 ns)
	'add' operation ('add_ln911', cnn_ap_lp/conv_1.cpp:29) [251]  (4.42 ns)
	'select' operation ('select_ln915', cnn_ap_lp/conv_1.cpp:29) [255]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_lp/conv_1.cpp:29) [258]  (3.76 ns)
	'dcmp' operation ('tmp_4', cnn_ap_lp/conv_1.cpp:29) [266]  (5.46 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908_4', cnn_ap_lp/conv_1.cpp:29) [745]  (2.55 ns)
	'lshr' operation ('lshr_ln908_4', cnn_ap_lp/conv_1.cpp:29) [746]  (0 ns)
	'select' operation ('select_ln908_4', cnn_ap_lp/conv_1.cpp:29) [751]  (0 ns)
	'add' operation ('add_ln911_4', cnn_ap_lp/conv_1.cpp:29) [753]  (4.42 ns)
	'select' operation ('select_ln915_4', cnn_ap_lp/conv_1.cpp:29) [757]  (0.692 ns)
	'add' operation ('add_ln915_4', cnn_ap_lp/conv_1.cpp:29) [760]  (3.76 ns)
	'dcmp' operation ('tmp_10', cnn_ap_lp/conv_1.cpp:29) [768]  (5.46 ns)

 <State 11>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908_3', cnn_ap_lp/conv_1.cpp:29) [616]  (2.55 ns)
	'lshr' operation ('lshr_ln908_3', cnn_ap_lp/conv_1.cpp:29) [617]  (0 ns)
	'select' operation ('select_ln908_3', cnn_ap_lp/conv_1.cpp:29) [622]  (0 ns)
	'add' operation ('add_ln911_3', cnn_ap_lp/conv_1.cpp:29) [624]  (4.42 ns)
	'select' operation ('select_ln915_3', cnn_ap_lp/conv_1.cpp:29) [628]  (0.692 ns)
	'add' operation ('add_ln915_3', cnn_ap_lp/conv_1.cpp:29) [631]  (3.76 ns)
	'dcmp' operation ('tmp_9', cnn_ap_lp/conv_1.cpp:29) [639]  (5.46 ns)

 <State 12>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908_6', cnn_ap_lp/conv_1.cpp:29) [1003]  (2.55 ns)
	'lshr' operation ('lshr_ln908_6', cnn_ap_lp/conv_1.cpp:29) [1004]  (0 ns)
	'select' operation ('select_ln908_6', cnn_ap_lp/conv_1.cpp:29) [1009]  (0 ns)
	'add' operation ('add_ln911_6', cnn_ap_lp/conv_1.cpp:29) [1011]  (4.42 ns)
	'select' operation ('select_ln915_6', cnn_ap_lp/conv_1.cpp:29) [1015]  (0.692 ns)
	'add' operation ('add_ln915_6', cnn_ap_lp/conv_1.cpp:29) [1018]  (3.76 ns)
	'dcmp' operation ('tmp_14', cnn_ap_lp/conv_1.cpp:29) [1026]  (5.46 ns)

 <State 13>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908_9', cnn_ap_lp/conv_1.cpp:29) [1360]  (2.55 ns)
	'lshr' operation ('lshr_ln908_9', cnn_ap_lp/conv_1.cpp:29) [1361]  (0 ns)
	'select' operation ('select_ln908_9', cnn_ap_lp/conv_1.cpp:29) [1366]  (0 ns)
	'add' operation ('add_ln911_9', cnn_ap_lp/conv_1.cpp:29) [1368]  (4.42 ns)
	'select' operation ('select_ln915_9', cnn_ap_lp/conv_1.cpp:29) [1372]  (0.692 ns)
	'add' operation ('add_ln915_9', cnn_ap_lp/conv_1.cpp:29) [1375]  (3.76 ns)
	'dcmp' operation ('tmp_20', cnn_ap_lp/conv_1.cpp:29) [1383]  (5.46 ns)

 <State 14>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_18', cnn_ap_lp/conv_1.cpp:29) [1266]  (5.46 ns)
	'and' operation ('and_ln924_8', cnn_ap_lp/conv_1.cpp:29) [1267]  (0.978 ns)
	multiplexor before 'phi' operation ('storemerge8', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_8', cnn_ap_lp/conv_1.cpp:26) [1272]  (1.77 ns)
	'phi' operation ('storemerge8', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_8', cnn_ap_lp/conv_1.cpp:26) [1272]  (0 ns)
	'store' operation ('store_ln30', cnn_ap_lp/conv_1.cpp:30) of variable 'storemerge8', cnn_ap_lp/conv_1.cpp:26 on array 'conv_out_V' [1273]  (3.25 ns)

 <State 15>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_22', cnn_ap_lp/conv_1.cpp:29) [1509]  (5.46 ns)
	'and' operation ('and_ln924_10', cnn_ap_lp/conv_1.cpp:29) [1510]  (0.978 ns)
	multiplexor before 'phi' operation ('storemerge10', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_10', cnn_ap_lp/conv_1.cpp:26) [1515]  (1.77 ns)
	'phi' operation ('storemerge10', cnn_ap_lp/conv_1.cpp:26) with incoming values : ('add_ln703_10', cnn_ap_lp/conv_1.cpp:26) [1515]  (0 ns)
	'store' operation ('store_ln30', cnn_ap_lp/conv_1.cpp:30) of variable 'storemerge10', cnn_ap_lp/conv_1.cpp:26 on array 'conv_out_V' [1516]  (3.25 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
