****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sun Mar 15 19:24:05 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX4)                                          0.117      0.124 &    0.124 f
  CTSINVX16_G1B3I2/ZN (INVX8)                                         0.102      0.061 &    0.184 r
  CTSINVX16_G1B2I17/ZN (INVX4)                                        0.123      0.087 &    0.272 f
  core/CTSINVX16_G1B1I36_1/ZN (INVX8)                                 0.149      0.090 &    0.362 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)     0.149      0.002 &    0.364 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)       0.029      0.198 &    0.563 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)      0.029      0.000 &    0.563 f
  data arrival time                                                                         0.563

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I5/ZN (INVX4)                                          0.129      0.075 &    0.184 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                          0.235      0.150 &    0.335 f
  core/CTSINVX16_G1B1I78/ZN (INVX8)                                   0.212      0.128 &    0.463 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)    0.212      0.004 &    0.467 r
  clock reconvergence pessimism                                                 -0.000      0.467
  library hold time                                                              0.020      0.487
  data required time                                                                        0.487
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.487
  data arrival time                                                                        -0.563
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX4)                                          0.117      0.124 &    0.124 f
  CTSINVX16_G1B3I2/ZN (INVX8)                                         0.102      0.061 &    0.184 r
  CTSINVX16_G1B2I17/ZN (INVX4)                                        0.123      0.087 &    0.272 f
  core/CTSINVX16_G1B1I36_1/ZN (INVX8)                                 0.149      0.090 &    0.362 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)     0.149      0.002 &    0.364 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)       0.030      0.199 &    0.563 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)      0.030      0.000 &    0.563 f
  data arrival time                                                                         0.563

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I5/ZN (INVX4)                                          0.129      0.075 &    0.184 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                          0.235      0.150 &    0.335 f
  core/CTSINVX16_G1B1I78/ZN (INVX8)                                   0.212      0.128 &    0.463 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)    0.212      0.004 &    0.467 r
  clock reconvergence pessimism                                                 -0.000      0.467
  library hold time                                                              0.020      0.487
  data required time                                                                        0.487
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.487
  data arrival time                                                                        -0.563
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I5/ZN (INVX4)                                          0.119      0.068 &    0.169 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                          0.191      0.124 &    0.292 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                0.162      0.099 &    0.392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)    0.163      0.002 &    0.393 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/Q (DFFX1)      0.049      0.214 &    0.608 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/D (DFFX1)      0.049      0.000 &    0.608 f
  data arrival time                                                                         0.608

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                        0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                              0.286      0.168 &    0.488 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)    0.287      0.003 &    0.490 r
  clock reconvergence pessimism                                                 -0.009      0.482
  library hold time                                                              0.020      0.502
  data required time                                                                        0.502
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.502
  data arrival time                                                                        -0.608
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_104_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_168_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                 0.080      0.059 &    0.245 f
  core/be/CTSINVX16_G1B1I30_1/ZN (INVX8)                              0.187      0.097 &    0.343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_104_/CLK (DFFX1)    0.187      0.003 &    0.346 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_104_/Q (DFFX1)      0.029      0.202 &    0.547 f
  core/be/be_calculator/comp_stage_mux/U41/Z (NBUFFX2)                0.025      0.048 &    0.595 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_168_/D (DFFX1)      0.025      0.000 &    0.595 f
  data arrival time                                                                         0.595

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                 0.094      0.069 &    0.277 f
  core/be/CTS_CTS_core_clk_CTO_delay14/Z (NBUFFX8)                    0.100      0.119 &    0.396 f
  core/be/CTSINVX16_G1B1I38_1/ZN (INVX8)                              0.174      0.100 &    0.495 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_168_/CLK (DFFX1)    0.174      0.003 &    0.499 r
  clock reconvergence pessimism                                                 -0.032      0.467
  library hold time                                                              0.019      0.486
  data required time                                                                        0.486
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.486
  data arrival time                                                                        -0.595
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.129      0.090 &    0.277 f
  core/CTSINVX16_G1B1I110/ZN (INVX8)                                  0.155      0.095 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)     0.155      0.002 &    0.374 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)       0.029      0.199 &    0.573 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)      0.029      0.000 &    0.573 f
  data arrival time                                                                         0.573

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.155      0.109 &    0.317 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                  0.272      0.159 &    0.476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)    0.272      0.002 &    0.478 r
  clock reconvergence pessimism                                                 -0.040      0.438
  library hold time                                                              0.024      0.462
  data required time                                                                        0.462
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.462
  data arrival time                                                                        -0.573
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                         0.000      0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                         0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                         0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                         0.129      0.090 &    0.277 f
  core/CTSINVX16_G1B1I110/ZN (INVX8)                                 0.155      0.095 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)    0.155      0.002 &    0.374 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)      0.030      0.199 &    0.573 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)      0.030      0.000 &    0.573 f
  data arrival time                                                                        0.573

  clock core_clk (rise edge)                                         0.000      0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                         0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                         0.162      0.098 &    0.207 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                         0.155      0.109 &    0.317 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                 0.272      0.159 &    0.476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)    0.273      0.002 &    0.478 r
  clock reconvergence pessimism                                                -0.040      0.438
  library hold time                                                             0.024      0.462
  data required time                                                                       0.462
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.462
  data arrival time                                                                       -0.573
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              0.111


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_105_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_169_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                 0.080      0.059 &    0.245 f
  core/be/CTSINVX16_G1B1I30_1/ZN (INVX8)                              0.187      0.097 &    0.343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_105_/CLK (DFFX1)    0.187      0.003 &    0.346 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_105_/Q (DFFX1)      0.031      0.203 &    0.549 f
  core/be/be_calculator/comp_stage_mux/U42/Z (NBUFFX2)                0.027      0.050 &    0.598 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_169_/D (DFFX1)      0.027      0.000 &    0.598 f
  data arrival time                                                                         0.598

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                 0.094      0.069 &    0.277 f
  core/be/CTS_CTS_core_clk_CTO_delay14/Z (NBUFFX8)                    0.100      0.119 &    0.396 f
  core/be/CTSINVX16_G1B1I38_1/ZN (INVX8)                              0.174      0.100 &    0.495 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_169_/CLK (DFFX1)    0.174      0.003 &    0.499 r
  clock reconvergence pessimism                                                 -0.032      0.467
  library hold time                                                              0.018      0.485
  data required time                                                                        0.485
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.485
  data arrival time                                                                        -0.598
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.113


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                             Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                        0.000      0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                        0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                        0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                                        0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I51/ZN (INVX4)                                               0.215      0.123 &    0.400 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)    0.216      0.002 &    0.402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)      0.032      0.207 &    0.608 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)      0.032     -0.000 &    0.608 f
  data arrival time                                                                                       0.608

  clock core_clk (rise edge)                                                        0.000      0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                        0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                        0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                      0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                                            0.286      0.168 &    0.488 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)    0.287      0.002 &    0.490 r
  clock reconvergence pessimism                                                               -0.021      0.469
  library hold time                                                                            0.024      0.493
  data required time                                                                                      0.493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      0.493
  data arrival time                                                                                      -0.608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.115


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                            Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                                       0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I51/ZN (INVX4)                                              0.215      0.123 &    0.400 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)    0.216      0.002 &    0.402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)      0.033      0.207 &    0.609 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)      0.033     -0.000 &    0.608 f
  data arrival time                                                                                      0.608

  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                     0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                                           0.286      0.168 &    0.488 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)    0.287      0.002 &    0.490 r
  clock reconvergence pessimism                                                              -0.021      0.469
  library hold time                                                                           0.024      0.493
  data required time                                                                                     0.493
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                     0.493
  data arrival time                                                                                     -0.608
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            0.115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.129      0.090 &    0.277 f
  core/CTSINVX16_G1B1I110/ZN (INVX8)                                  0.155      0.095 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)    0.155      0.002 &    0.374 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)      0.035      0.204 &    0.577 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)      0.035      0.000 &    0.578 f
  data arrival time                                                                         0.578

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.155      0.109 &    0.317 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                  0.272      0.159 &    0.476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)    0.273      0.002 &    0.477 r
  clock reconvergence pessimism                                                 -0.040      0.438
  library hold time                                                              0.023      0.460
  data required time                                                                        0.460
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.460
  data arrival time                                                                        -0.578
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.117


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                            Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                                       0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I51/ZN (INVX4)                                              0.215      0.123 &    0.400 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)    0.216      0.002 &    0.402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)      0.034      0.208 &    0.610 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)      0.034      0.000 &    0.610 f
  data arrival time                                                                                      0.610

  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                     0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                                           0.286      0.168 &    0.488 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)    0.287      0.002 &    0.490 r
  clock reconvergence pessimism                                                              -0.021      0.469
  library hold time                                                                           0.023      0.493
  data required time                                                                                     0.493
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                     0.493
  data arrival time                                                                                     -0.610
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            0.117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.129      0.090 &    0.277 f
  core/CTSINVX16_G1B1I110/ZN (INVX8)                                  0.155      0.095 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)    0.155      0.002 &    0.374 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)      0.035      0.204 &    0.578 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)      0.035      0.000 &    0.578 f
  data arrival time                                                                         0.578

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.155      0.109 &    0.317 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                  0.272      0.159 &    0.476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)    0.273      0.002 &    0.477 r
  clock reconvergence pessimism                                                 -0.040      0.438
  library hold time                                                              0.023      0.460
  data required time                                                                        0.460
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.460
  data arrival time                                                                        -0.578
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.117


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                            Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                                       0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I51/ZN (INVX4)                                              0.215      0.123 &    0.400 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)    0.216      0.001 &    0.402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)      0.034      0.208 &    0.610 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)      0.034      0.000 &    0.610 f
  data arrival time                                                                                      0.610

  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                     0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                                           0.286      0.168 &    0.488 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)    0.287      0.002 &    0.490 r
  clock reconvergence pessimism                                                              -0.021      0.469
  library hold time                                                                           0.023      0.492
  data required time                                                                                     0.492
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                     0.492
  data arrival time                                                                                     -0.610
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            0.117


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                             Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                        0.000      0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                        0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                        0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                                        0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I51/ZN (INVX4)                                               0.215      0.123 &    0.400 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)    0.216      0.002 &    0.402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)      0.037      0.210 &    0.612 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)      0.037     -0.001 &    0.611 f
  data arrival time                                                                                       0.611

  clock core_clk (rise edge)                                                        0.000      0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                        0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                        0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                      0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                                            0.286      0.168 &    0.488 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)    0.287      0.002 &    0.490 r
  clock reconvergence pessimism                                                               -0.021      0.469
  library hold time                                                                            0.023      0.492
  data required time                                                                                      0.492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      0.492
  data arrival time                                                                                      -0.611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.119


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                            Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                                       0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I51/ZN (INVX4)                                              0.215      0.123 &    0.400 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)    0.216      0.002 &    0.402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)      0.036      0.209 &    0.611 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)      0.036      0.000 &    0.611 f
  data arrival time                                                                                      0.611

  clock core_clk (rise edge)                                                       0.000      0.000      0.000
  clock source latency                                                                        0.000      0.000
  clk_i (in)                                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                       0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                       0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                     0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                                           0.286      0.168 &    0.488 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)    0.287      0.002 &    0.490 r
  clock reconvergence pessimism                                                              -0.021      0.469
  library hold time                                                                           0.023      0.492
  data required time                                                                                     0.492
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                     0.492
  data arrival time                                                                                     -0.611
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                            0.119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I5/ZN (INVX4)                                          0.119      0.068 &    0.169 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                          0.191      0.124 &    0.292 f
  core/be/CTSINVX16_G1B1I89/ZN (INVX8)                                0.162      0.099 &    0.392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)    0.163      0.002 &    0.394 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)      0.052      0.216 &    0.610 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)      0.052      0.000 &    0.610 f
  data arrival time                                                                         0.610

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.155      0.109 &    0.317 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                  0.272      0.159 &    0.476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)    0.272      0.003 &    0.479 r
  clock reconvergence pessimism                                                 -0.009      0.470
  library hold time                                                              0.019      0.489
  data required time                                                                        0.489
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.489
  data arrival time                                                                        -0.610
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                         0.000      0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                         0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                         0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                         0.129      0.090 &    0.277 f
  core/CTSINVX16_G1B1I110/ZN (INVX8)                                 0.155      0.095 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)    0.155      0.003 &    0.375 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)      0.043      0.210 &    0.585 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)      0.043     -0.001 &    0.583 f
  data arrival time                                                                        0.583

  clock core_clk (rise edge)                                         0.000      0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                         0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                         0.162      0.098 &    0.207 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                         0.155      0.109 &    0.317 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                 0.272      0.159 &    0.476 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)    0.273      0.002 &    0.478 r
  clock reconvergence pessimism                                                -0.040      0.438
  library hold time                                                             0.021      0.459
  data required time                                                                       0.459
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.459
  data arrival time                                                                       -0.583
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              0.124


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                         0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                         0.144      0.086 &    0.187 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                                0.080      0.059 &    0.245 f
  core/be/CTSINVX16_G1B1I30_1/ZN (INVX8)                                             0.187      0.097 &    0.343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)                   0.187      0.002 &    0.345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)                     0.036      0.187 &    0.532 r
  core/be/icc_place40/Z (NBUFFX8)                                                    0.050      0.079 &    0.611 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)    0.036     -0.007 &    0.603 r
  data arrival time                                                                                        0.603

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                         0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                         0.162      0.098 &    0.207 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                                0.094      0.069 &    0.277 f
  core/be/CTS_CTS_core_clk_CTO_delay14/Z (NBUFFX8)                                   0.100      0.119 &    0.396 f
  core/be/CTSINVX16_G1B1I91/ZN (INVX32)                                              0.080      0.054 &    0.450 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.062      0.005 &    0.455 r
  clock reconvergence pessimism                                                                -0.032      0.423
  library hold time                                                                             0.050      0.473
  data required time                                                                                       0.473
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.473
  data arrival time                                                                                       -0.603
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.130


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_/CLK (DFFX1)    0.077      0.003 &    0.328 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__46_/Q (DFFX1)      0.040      0.197 &    0.525 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U80/Q (AND2X1)                    0.074      0.080 &    0.605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_/D (DFFX1)      0.074     -0.025 &    0.580 f
  data arrival time                                                                                    0.580

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__46_/CLK (DFFX1)    0.257      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.435
  library hold time                                                                         0.014      0.450
  data required time                                                                                   0.450
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.450
  data arrival time                                                                                   -0.580
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.131


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.129      0.090 &    0.277 f
  core/CTSINVX16_G1B1I110/ZN (INVX8)                                  0.155      0.095 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)    0.155      0.002 &    0.374 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/Q (DFFX1)      0.089      0.239 &    0.613 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/D (DFFX1)      0.089     -0.001 &    0.612 f
  data arrival time                                                                         0.612

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                        0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                              0.286      0.168 &    0.488 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)    0.288      0.002 &    0.490 r
  clock reconvergence pessimism                                                 -0.021      0.469
  library hold time                                                              0.012      0.481
  data required time                                                                        0.481
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.481
  data arrival time                                                                        -0.612
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.131


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                         0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                         0.144      0.086 &    0.187 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                                0.080      0.059 &    0.245 f
  core/be/CTSINVX16_G1B1I30_1/ZN (INVX8)                                             0.187      0.097 &    0.343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)                   0.187      0.002 &    0.345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)                     0.036      0.187 &    0.532 r
  core/be/icc_place40/Z (NBUFFX8)                                                    0.050      0.079 &    0.611 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)    0.036     -0.007 &    0.604 r
  data arrival time                                                                                        0.604

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                         0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                         0.162      0.098 &    0.207 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                                0.094      0.069 &    0.277 f
  core/be/CTS_CTS_core_clk_CTO_delay14/Z (NBUFFX8)                                   0.100      0.119 &    0.396 f
  core/be/CTSINVX16_G1B1I91/ZN (INVX32)                                              0.080      0.054 &    0.450 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.062      0.003 &    0.453 r
  clock reconvergence pessimism                                                                -0.032      0.421
  library hold time                                                                             0.050      0.471
  data required time                                                                                       0.471
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.471
  data arrival time                                                                                       -0.604
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                               0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                               0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                               0.129      0.090 &    0.277 f
  CTSINVX16_G1B1I65/ZN (INVX8)                                             0.151      0.090 &    0.367 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)    0.151      0.002 &    0.368 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)      0.102      0.242 &    0.611 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)           0.103      0.003 &    0.614 f
  data arrival time                                                                              0.614

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                               0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                               0.162      0.098 &    0.207 r
  core/be/CTSINVX8_G1B2I10/ZN (INVX4)                                      0.094      0.069 &    0.277 f
  core/be/CTS_CTS_core_clk_CTO_delay14/Z (NBUFFX8)                         0.100      0.119 &    0.396 f
  core/be/CTSINVX16_G1B1I38_1/ZN (INVX8)                                   0.174      0.100 &    0.495 r
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)         0.174      0.003 &    0.498 r
  clock reconvergence pessimism                                                      -0.021      0.477
  library hold time                                                                   0.003      0.481
  data required time                                                                             0.481
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.481
  data arrival time                                                                             -0.614
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.134


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_/CLK (DFFX1)    0.077      0.003 &    0.328 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__51_/Q (DFFX1)      0.043      0.199 &    0.527 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U69/Q (AND2X1)                    0.067      0.077 &    0.605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_/D (DFFX1)      0.068     -0.020 &    0.585 f
  data arrival time                                                                                    0.585

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__51_/CLK (DFFX1)    0.256      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.435
  library hold time                                                                         0.015      0.451
  data required time                                                                                   0.451
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.451
  data arrival time                                                                                   -0.585
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.134


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/CLK (DFFX1)    0.077      0.001 &    0.327 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/Q (DFFX1)      0.034      0.193 &    0.519 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/Q (AND2X1)                    0.066      0.075 &    0.594 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/D (DFFX1)      0.066     -0.008 &    0.587 f
  data arrival time                                                                                    0.587

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/CLK (DFFX1)    0.256      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.435
  library hold time                                                                         0.016      0.451
  data required time                                                                                   0.451
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.451
  data arrival time                                                                                   -0.587
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.135


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_/CLK (DFFX1)    0.077      0.003 &    0.328 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__50_/Q (DFFX1)      0.037      0.195 &    0.523 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U71/Q (AND2X1)                    0.072      0.079 &    0.601 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_/D (DFFX1)      0.072     -0.014 &    0.588 f
  data arrival time                                                                                    0.588

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__50_/CLK (DFFX1)    0.257      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.435
  library hold time                                                                         0.015      0.450
  data required time                                                                                   0.450
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.450
  data arrival time                                                                                   -0.588
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.138


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                  0.225      0.129 &    0.406 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)    0.226      0.002 &    0.409 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)      0.048      0.219 &    0.628 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)      0.048      0.000 &    0.628 f
  data arrival time                                                                         0.628

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                        0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                              0.286      0.168 &    0.488 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)    0.288      0.001 &    0.489 r
  clock reconvergence pessimism                                                 -0.021      0.468
  library hold time                                                              0.020      0.488
  data required time                                                                        0.488
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.488
  data arrival time                                                                        -0.628
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.140


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.144      0.086 &    0.187 r
  CTSINVX8_G1B2I4/ZN (INVX4)                                          0.129      0.090 &    0.277 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                  0.225      0.129 &    0.406 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)    0.226      0.002 &    0.409 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)      0.050      0.220 &    0.629 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)      0.050      0.000 &    0.629 f
  data arrival time                                                                         0.629

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                          0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                          0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                        0.161      0.112 &    0.319 f
  core/be/CTSINVX16_G1B1I58_1/ZN (INVX4)                              0.286      0.168 &    0.488 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)    0.286      0.002 &    0.490 r
  clock reconvergence pessimism                                                 -0.021      0.469
  library hold time                                                              0.020      0.489
  data required time                                                                        0.489
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.489
  data arrival time                                                                        -0.629
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.140


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/CLK (DFFX1)    0.077      0.002 &    0.327 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/Q (DFFX1)      0.034      0.192 &    0.519 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/Q (AND2X1)                    0.075      0.080 &    0.599 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/D (DFFX1)      0.075     -0.009 &    0.590 f
  data arrival time                                                                                    0.590

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/CLK (DFFX1)    0.256      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.436
  library hold time                                                                         0.014      0.450
  data required time                                                                                   0.450
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.450
  data arrival time                                                                                   -0.590
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.140


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__41_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_/CLK (DFFX1)    0.077      0.003 &    0.328 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__41_/Q (DFFX1)      0.037      0.195 &    0.523 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U90/Q (AND2X1)                    0.079      0.083 &    0.605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__41_/D (DFFX1)      0.079     -0.016 &    0.590 f
  data arrival time                                                                                    0.590

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__41_/CLK (DFFX1)    0.256      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.435
  library hold time                                                                         0.013      0.449
  data required time                                                                                   0.449
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.449
  data arrival time                                                                                   -0.590
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.141


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I18/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.082      0.101 &    0.101 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.144      0.086 &    0.187 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.131      0.091 &    0.278 f
  CTSINVX16_G1B1I93/ZN (INVX32)                                                  0.077      0.047 &    0.325 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_/CLK (DFFX1)    0.077      0.003 &    0.328 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__45_/Q (DFFX1)      0.041      0.198 &    0.526 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U82/Q (AND2X1)                    0.071      0.080 &    0.607 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_/D (DFFX1)      0.071     -0.016 &    0.591 f
  data arrival time                                                                                    0.591

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I3/ZN (INVX8)                                                     0.088      0.109 &    0.109 f
  CTSINVX8_G1B3I1/ZN (INVX4)                                                     0.162      0.098 &    0.207 r
  CTSINVX16_G1B2I18/ZN (INVX8)                                                   0.161      0.112 &    0.319 f
  CTSINVX8_G1B1I74/ZN (INVX4)                                                    0.256      0.155 &    0.474 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__45_/CLK (DFFX1)    0.257      0.003 &    0.477 r
  clock reconvergence pessimism                                                            -0.041      0.435
  library hold time                                                                         0.015      0.450
  data required time                                                                                   0.450
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.450
  data arrival time                                                                                   -0.591
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.141

Report timing status: Processing group core_clk (total endpoints 19537)...10% done.
Report timing status: Processing group core_clk (total endpoints 19537)...20% done.
Report timing status: Processing group core_clk (total endpoints 19537)...30% done.
Report timing status: Processing group core_clk (total endpoints 19537)...40% done.
Report timing status: Processing group core_clk (total endpoints 19537)...50% done.
Report timing status: Processing group core_clk (total endpoints 19537)...60% done.
Report timing status: Processing group core_clk (total endpoints 19537)...70% done.
Report timing status: Processing group core_clk (total endpoints 19537)...80% done.
Report timing status: Processing group core_clk (total endpoints 19537)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 19507 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
