$date
	Thu Jan 01 20:23:48 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux $end
$var wire 1 ! O $end
$var reg 16 " I [15:0] $end
$var reg 4 # S [3:0] $end
$scope module M $end
$var wire 16 $ I [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 & w4 $end
$var wire 1 ' w3 $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 ! out $end
$scope module M1 $end
$var wire 4 * in [3:0] $end
$var wire 2 + sel [1:0] $end
$var wire 1 , w2 $end
$var wire 1 - w1 $end
$var wire 1 ) out $end
$scope module M1 $end
$var wire 2 . in [1:0] $end
$var wire 1 / sel $end
$var wire 1 - out $end
$upscope $end
$scope module M2 $end
$var wire 2 0 in [1:0] $end
$var wire 1 1 sel $end
$var wire 1 , out $end
$upscope $end
$scope module M3 $end
$var wire 2 2 in [1:0] $end
$var wire 1 3 sel $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$scope module M2 $end
$var wire 4 4 in [3:0] $end
$var wire 2 5 sel [1:0] $end
$var wire 1 6 w2 $end
$var wire 1 7 w1 $end
$var wire 1 ( out $end
$scope module M1 $end
$var wire 2 8 in [1:0] $end
$var wire 1 9 sel $end
$var wire 1 7 out $end
$upscope $end
$scope module M2 $end
$var wire 2 : in [1:0] $end
$var wire 1 ; sel $end
$var wire 1 6 out $end
$upscope $end
$scope module M3 $end
$var wire 2 < in [1:0] $end
$var wire 1 = sel $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module M3 $end
$var wire 4 > in [3:0] $end
$var wire 2 ? sel [1:0] $end
$var wire 1 @ w2 $end
$var wire 1 A w1 $end
$var wire 1 ' out $end
$scope module M1 $end
$var wire 2 B in [1:0] $end
$var wire 1 C sel $end
$var wire 1 A out $end
$upscope $end
$scope module M2 $end
$var wire 2 D in [1:0] $end
$var wire 1 E sel $end
$var wire 1 @ out $end
$upscope $end
$scope module M3 $end
$var wire 2 F in [1:0] $end
$var wire 1 G sel $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$scope module M4 $end
$var wire 4 H in [3:0] $end
$var wire 2 I sel [1:0] $end
$var wire 1 J w2 $end
$var wire 1 K w1 $end
$var wire 1 & out $end
$scope module M1 $end
$var wire 2 L in [1:0] $end
$var wire 1 M sel $end
$var wire 1 K out $end
$upscope $end
$scope module M2 $end
$var wire 2 N in [1:0] $end
$var wire 1 O sel $end
$var wire 1 J out $end
$upscope $end
$scope module M3 $end
$var wire 2 P in [1:0] $end
$var wire 1 Q sel $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$scope module M5 $end
$var wire 4 R in [3:0] $end
$var wire 2 S sel [1:0] $end
$var wire 1 T w2 $end
$var wire 1 U w1 $end
$var wire 1 ! out $end
$scope module M1 $end
$var wire 2 V in [1:0] $end
$var wire 1 W sel $end
$var wire 1 U out $end
$upscope $end
$scope module M2 $end
$var wire 2 X in [1:0] $end
$var wire 1 Y sel $end
$var wire 1 T out $end
$upscope $end
$scope module M3 $end
$var wire 2 Z in [1:0] $end
$var wire 1 [ sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x[
bx Z
xY
bx X
xW
bx V
xU
xT
bx S
bx R
xQ
bx P
xO
bx N
xM
bx L
xK
xJ
bx I
bx H
xG
bx F
xE
bx D
xC
bx B
xA
x@
bx ?
bx >
x=
bx <
x;
bx :
x9
bx 8
x7
x6
bx 5
bx 4
x3
bx 2
x1
bx 0
x/
bx .
x-
x,
bx +
bx *
x)
x(
x'
x&
bx %
bx $
bx #
bx "
x!
$end
#5
0!
0U
b10 V
b0 Z
0T
b0 X
0-
0/
0)
b0 2
0,
01
13
17
09
1(
b11 <
16
0;
1=
0A
0C
0'
b0 F
0@
0E
1G
0K
0M
b10 R
0&
b0 P
0J
0O
1Q
0W
0Y
0[
b0 .
b10 0
b11 8
b11 :
b10 B
b10 D
b10 L
b0 N
b10 +
b10 5
b10 ?
b10 I
b0 S
b1000 *
b1111 4
b1010 >
b10 H
b10 #
b10 %
b10101011111000 "
b10101011111000 $
#10
03
0=
0G
0Q
1!
b1 Z
1U
1W
1Y
b0 +
b0 5
b0 ?
b0 I
b1 S
b100 #
b100 %
#15
b11 V
b1 X
1/
1)
b10 2
1,
11
13
19
1;
1=
1A
1C
b111 R
1'
b11 F
1@
1E
1G
b1 P
1K
1M
1O
1Q
b11 +
b11 5
b11 ?
b11 I
b111 #
b111 %
#20
b10 V
b0 X
0/
b0 2
0,
01
0)
03
09
0;
0=
0'
0A
0C
b0 F
0@
0E
0G
b0 P
0K
0M
0O
b10 R
0&
0Q
0!
1[
b0 +
b0 5
b0 ?
b0 I
b11 S
b1100 #
b1100 %
#25
