#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May 10 11:30:00 2018
# Process ID: 17302
# Current directory: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5
# Command line: vivado adm-8k5.xpr
# Log file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/vivado.log
# Journal file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project adm-8k5.xpr
INFO: [Project 1-313] Project file moved from '/home/tarafdar/workDir/galapagos/shells/projects/adm-8k5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'bd_01e2_xpcs_0' generated file not found '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/.Xil/Vivado-31707-ug238/coregen/bd_01e2_xpcs_0_1/elaborate/configure_gt.tcl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 6380.012 ; gain = 361.566 ; free physical = 8928 ; free virtual = 36982
update_compile_order -fileset sources_1
open_bd_design {/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_0
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_interconnect_0_1 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_4 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_s01_mmu_1 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_4 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_5 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:hls:axiStreamGate:1.0 - axiStreamGate_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_s00_mmu_0 
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - tx_register_slice_0
Adding cell -- xilinx.com:ip:axi_10g_ethernet:3.1 - axi_10g_ethernet_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - mac_config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_ifg_tuser
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ifg_delay
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pcs_config_vector
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - rx_register_slice_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - rx_data_fifo_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - tx_data_fifo_0
Successfully read diagram <shell> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7492.551 ; gain = 0.000 ; free physical = 8759 ; free virtual = 36826
add_files -fileset constrs_1 -norecurse /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/ddr4sdram_locs_b0_x64.xdc
reset_run shell_xbar_0_synth_1
reset_run shell_xbar_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_1/M01_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_pc_0, cache-ID = c30a17b1bb6b8499; cache size = 137.711 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_cc_0, cache-ID = 27e6466eb3a2accb; cache size = 137.711 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_ds_2, cache-ID = 39e2b29c46d25312; cache size = 137.711 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_ds_1, cache-ID = 3e63ded24b2b2dfe; cache size = 137.711 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_ds_0, cache-ID = 3e63ded24b2b2dfe; cache size = 137.711 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP shell_auto_us_1, cache-ID = e07d0a1852040667; cache size = 137.712 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_1/M01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins util_vector_logic_2/Res]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </S_AXI_MEM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </control/microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </S_AXI_MEM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </control/microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_0/s01_couplers/auto_cc/S_AXI(250000000) and /axi_interconnect_1/m01_couplers/auto_cc/M_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s01_couplers/auto_cc/S_AXI(shell_xdma_0_0_axi_aclk) and /axi_interconnect_1/m01_couplers/auto_cc/M_AXI(shell_clk_wiz_0_0_clk_out1)
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 7935.703 ; gain = 0.000 ; free physical = 5971 ; free virtual = 35973
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /microblaze_0_Clk [get_bd_pins axi_interconnect_1/M01_ACLK]
disconnect_bd_net /util_vector_logic_2_Res [get_bd_pins axi_interconnect_1/M01_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins PCIe/axi_aclk] -boundary_type upper
startgroup
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins PCIe/axi_aresetn] -boundary_type upper
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </S_AXI_MEM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </control/microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </S_AXI_MEM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </control/microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [xilinx.com:ip:ddr4:2.2-1] /mem_interface/ddr4_0 Clock frequency of the connected clock (/mem_interface/ddr4_0/C0_SYS_CLK) is 100.000 MHz while "Reference Input Clock Speed" is 75.030 MHz. Please either reconfigure the parameter "Reference Input Clock Speed (CONFIG.C0.DDR4_InputClockPeriod)" of IP or change frequency of the connected clock (CONFIG.FREQ_HZ) within the range of 75001875.047 to 75058170.082 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 8413.348 ; gain = 0.000 ; free physical = 5923 ; free virtual = 35925
assign_bd_address [get_bd_addr_segs {mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK }]
</mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </S_AXI_MEM> at <0x00000000 [ 1G ]>
</mem_interface/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </PCIe/xdma_0/M_AXI> at <0x00000000 [ 1G ]>
set_property range 4G [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </PCIe/xdma_0/M_AXI> at <0x100000000 [ 8K ]>
assign_bd_address [get_bd_addr_segs {M_AXI/Reg }]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </M_AXI/Reg> into conflicting address 0x0000000044A00000 [ 64K ] in address space </PCIe/xdma_0/M_AXI>. This must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </M_AXI/Reg> into conflicting address 0x44A00000 [ 64K ] in address space </control/microblaze_0/Data>. This must be resolved before passing validation
</M_AXI/Reg> is being mapped into </PCIe/xdma_0/M_AXI> at <0x44A00000 [ 64K ]>
</M_AXI/Reg> is being mapped into </control/microblaze_0/Data> at <0x44A00000 [ 64K ]>
set_property offset 0x0000001044A00000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_M_AXI_Reg}]
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0> at <0x100000000 [ 8K ]> and in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </M_AXI/Reg> mapped at 0x44A00000[ 64K ]
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 8486.059 ; gain = 0.000 ; free physical = 5954 ; free virtual = 35954
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property range 4K [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0> at <0x100000000 [ 4K ]> and in master </control/microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0xC0000000 [ 1M ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-971] Segment </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </M_AXI/Reg> mapped at 0x44A00000[ 64K ]
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8504.066 ; gain = 0.000 ; free physical = 5954 ; free virtual = 35954
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
CRITICAL WARNING: [BD 41-1294] requested address <0x100000000 [ 4G ]> conflicts with peripheral </axi_bram_ctrl_0/S_AXI/Mem0> mapped into segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0> at <0x100000000 [ 4K ]>.
set_property offset 0x0000000100000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
ERROR: [BD 41-70] Exec TCL: The proposed address 0x100000000 [ 4G ] conflicts with peripheral /axi_bram_ctrl_0/S_AXI/Mem0 mapped into segment /PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0 at 0x100000000 [ 4K ]..
WARNING: [BD 41-1642] Cannot set the parameter 'offset' on '/PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK' - Parameter does not exist. 
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
CRITICAL WARNING: [BD 41-1294] requested address <0x100000000 [ 4G ]> conflicts with peripheral </axi_bram_ctrl_0/S_AXI/Mem0> mapped into segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0> at <0x100000000 [ 4K ]>.
set_property offset 0x0000000100000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
ERROR: [BD 41-70] Exec TCL: The proposed address 0x100000000 [ 4G ] conflicts with peripheral /axi_bram_ctrl_0/S_AXI/Mem0 mapped into segment /PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0 at 0x100000000 [ 4K ]..
WARNING: [BD 41-1642] Cannot set the parameter 'offset' on '/PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK' - Parameter does not exist. 
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
startgroup
exclude_bd_addr_seg [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0]
Excluding </axi_bram_ctrl_0/S_AXI/Mem0> from </PCIe/xdma_0/M_AXI>
exclude_bd_addr_seg [get_bd_addr_segs PCIe/xdma_0/M_AXI/SEG_M_AXI_Reg]
Excluding </M_AXI/Reg> from </PCIe/xdma_0/M_AXI>
endgroup
set_property offset 0x0000010000000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
set_property offset 0x0000000100000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK}]
include_bd_addr_seg [get_bd_addr_segs -excluded PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0]
Including </axi_bram_ctrl_0/S_AXI/Mem0> into </PCIe/xdma_0/M_AXI>
set_property offset 0x0000000000000000 [get_bd_addr_segs {PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0}]
not writing pins
can't read "image_path": no such variable
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.SHARED_LOGIC_GTC_7XG2 failed.can't read "image_path": no such variable
can't read "image_path": no such variable
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.SHARED_LOGIC_CLK_7XG2 failed.can't read "image_path": no such variable
can't read "image_path": no such variable
ERROR: [IP_Flow 19-3554] GUI update of parameter PARAM_VALUE.SHARED_LOGIC_BOTH_7XG2 failed.can't read "image_path": no such variable
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] shell_xdma_0_0:  Val_hex_64:FFFFF000
startgroup
set_property -dict [list CONFIG.axilite_master_en {true} CONFIG.pf0_msix_cap_table_bir {BAR_1} CONFIG.pf0_msix_cap_pba_bir {BAR_1}] [get_bd_cells PCIe/xdma_0]
endgroup
delete_bd_objs [get_bd_intf_nets S00_AXI_2] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_intf_nets axi_interconnect_1_M01_AXI] [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins PCIe/M_AXI] [get_bd_intf_pins mem_interface/PCIE_AXI]
connect_bd_intf_net [get_bd_intf_pins PCIe/xdma_0/M_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI_LITE>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI_LITE>. Please use Address Editor to either map or exclude it.
ERROR: [IP_Flow 19-3461] Value '402784256' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.0::pre_propagate Line 64
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'My M00_A00_ADDR_WIDTH(M00_A00_ADDR_WIDTH)' with value '12' for BD Cell 'control/microblaze_0_axi_periph/xbar'. PARAM_VALUE.M03_A00_BASE_ADDR overlaps with address segment PARAM_VALUE.M02_A00_BASE_ADDR
INFO: [IP_Flow 19-3438] Customization errors found on 'control/microblaze_0_axi_periph/xbar'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_crossbar_2.1::post_propagate Line 54
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1344] Reset pin /mem_interface/mem_interconnect/S00_ARESETN (associated clock /mem_interface/mem_interconnect/S00_ACLK) is connected to reset source /mem_interface/proc_sys_reset_1/interconnect_aresetn (synchronous to clock source /mem_interface/ddr4_0/c0_ddr4_ui_clk).
This may prevent design from meeting timing. Instead it should be connected to reset source /PCIe/xdma_0/axi_aresetn.
CRITICAL WARNING: [BD 41-1354] Segment </control/microblaze_0/Data/SEG_axiStreamGate_0_Reg> at 0x44A00000 [ 64K ] overlaps with </control/microblaze_0/Data/SEG_M_AXI_Reg> at <0x44A00000 [ 64K ]> in the same network
ERROR: [BD 41-971] Segment </control/axiStreamGate_0/s_axi_AXILiteS/Reg> mapped into </control/microblaze_0/Data> at 0x44A00000[ 64K ] overlaps with </M_AXI/Reg> mapped at 0x44A00000[ 64K ]
ERROR: [BD 41-703] Peripheral </axi_bram_ctrl_0/S_AXI/Mem0> is mapped into master segment </PCIe/xdma_0/M_AXI/SEG_axi_bram_ctrl_0_Mem0>, but there is no path between them. This is usually because an interconnect between the master and the peripheral has become misconfigured. Check and reconfigure the interconnect, or delete the master segment.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI_LITE>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI_LITE>. Please use Address Editor to either map or exclude it.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8580.734 ; gain = 0.000 ; free physical = 5862 ; free virtual = 35866
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </PCIe/xdma_0/M_AXI_LITE> at <0x00000000 [ 8K ]>
assign_bd_address [get_bd_addr_segs {M_AXI/Reg }]
</M_AXI/Reg> is being mapped into </PCIe/xdma_0/M_AXI_LITE> at <0x44A00000 [ 64K ]>
validate_bd_design
