$date
	Thu Jan 31 14:17:02 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dut_tb $end
$var wire 1 ! initialize $end
$var wire 64 " result [63:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var reg 1 % clk $end
$var reg 2 & rst [1:0] $end
$scope module mac_dut $end
$var wire 32 ' a [31:0] $end
$var wire 32 ( b [31:0] $end
$var wire 1 % clk $end
$var wire 1 ! initialize $end
$var wire 1 ) rst $end
$var reg 64 * result [63:0] $end
$var reg 64 + temp [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
1)
bx (
bx '
b11 &
0%
bx $
bx #
bx "
0!
$end
#1
b0 "
b0 *
b0 +
b10011100001111 $
b10011100001111 (
b1 #
b1 '
b1 &
1%
#2
0%
#3
0)
b0 &
1%
#4
0%
#5
b10011100001111 +
b10011100001110 $
b10011100001110 (
b10 #
b10 '
1%
#6
0%
#7
b10011100001101 $
b10011100001101 (
b11 #
b11 '
b10011100001111 "
b10011100001111 *
b100111000011100 +
1%
#8
0%
#9
b111010100101011 "
b111010100101011 *
b111010100100111 +
b10011100001100 $
b10011100001100 (
b100 #
b100 '
1%
#10
0%
#11
b10011100001011 $
b10011100001011 (
b101 #
b101 '
b1110101001010010 "
b1110101001010010 *
b1001110000110000 +
1%
#12
0%
#13
b11000011010000010 "
b11000011010000010 *
b1100001100110111 +
b10011100001010 $
b10011100001010 (
b110 #
b110 '
1%
#14
0%
#15
b10011100001001 $
b10011100001001 (
b111 #
b111 '
b100100100110111001 "
b100100100110111001 *
b1110101000111100 +
1%
#16
0%
#17
b110011001111110101 "
b110011001111110101 *
b10001000100111111 +
b10011100001000 $
b10011100001000 (
b1000 #
b1000 '
1%
#18
0%
#19
b10011100000111 $
b10011100000111 (
b1001 #
b1001 '
b1000100010100110100 "
b1000100010100110100 *
b10011100001000000 +
1%
#20
0%
#21
b1010111110101110100 "
b1010111110101110100 *
b10101111100111111 +
b10011100000110 $
b10011100000110 (
b1010 #
b1010 '
1%
#22
0%
#23
b10011100000101 $
b10011100000101 (
b1011 #
b1011 '
b1101101110010110011 "
b1101101110010110011 *
b11000011000111100 +
1%
