vendor_name = ModelSim
source_file = 1, D:/Code/CircuitDesign/lab3/task/main/main.bdf
source_file = 1, D:/Code/CircuitDesign/lab3/task/main/Waveform.vwf
source_file = 1, D:/Code/CircuitDesign/lab3/task/main/db/main.cbx.xml
design_name = main
instance = comp, \F~output , F~output, main, 1
instance = comp, \C~input , C~input, main, 1
instance = comp, \B~input , B~input, main, 1
instance = comp, \A~input , A~input, main, 1
instance = comp, \inst3~0 , inst3~0, main, 1
