{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 22:57:43 2018 " "Info: Processing started: Thu Dec 06 22:57:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/registerfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.v(16) " "Warning (10273): Verilog HDL warning at Extend.v(16): extended using \"x\" or \"z\"" {  } { { "../ARM_System/ARM/Extend.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/Extend.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Info: Found entity 1: Extend" {  } { { "../ARM_System/ARM/Extend.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/Extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC ARMProcessor.v(5) " "Info (10281): Verilog HDL Declaration information at ARMProcessor.v(5): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite MemWrite ARMProcessor.v(10) " "Info (10281): Verilog HDL Declaration information at ARMProcessor.v(10): object \"memwrite\" differs only in case from object \"MemWrite\" in the same scope" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/armprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm/armprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 armreduced " "Info: Found entity 1: armreduced" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/arm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_System " "Info: Found entity 1: ARM_System" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Warning (10268): Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Info (10281): Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Info (10281): Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/miniuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/alera_mem_dual_port/ram2port_inst_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/alera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Info: Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/txunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/decoder/addr_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Info: Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Warning (10268): Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Warning (10268): Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Warning (10268): Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/clkunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/rxunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/timer/timercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Info: Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/gpio/gpio.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Info: Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Info: Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/송동욱학부재학컴퓨터학과/desktop/term_original/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Info: Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_System " "Info: Elaborating entity \"ARM_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Info: Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/ARM_System.v" "pll0" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Info: Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Info: Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armreduced armreduced:arm_cpu " "Info: Elaborating entity \"armreduced\" for hierarchy \"armreduced:arm_cpu\"" {  } { { "../ARM_System/ARM_System.v" "arm_cpu" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit armreduced:arm_cpu\|ControlUnit:controlunit " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"armreduced:arm_cpu\|ControlUnit:controlunit\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "controlunit" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(46) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(46): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(98) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(98): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(150) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(150): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(202) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(202): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 202 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(254) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(254): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 254 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(302) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(302): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 302 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(349) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(349): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 349 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(392) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(392): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 392 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(43) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(43): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(443) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(443): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 443 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(497) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(497): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 497 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(551) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(551): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 551 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(605) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(605): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 605 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(665) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(665): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 665 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(721) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(721): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 721 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(662) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(662): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 662 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(24) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(24): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[0\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"RegWrite\[0\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[1\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"RegWrite\[1\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"ImmSrc\[0\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"ImmSrc\[1\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ControlUnit.v(37) " "Info (10041): Inferred latch for \"ALUSrc\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(37) " "Info (10041): Inferred latch for \"MemWrite\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlUnit.v(37) " "Info (10041): Inferred latch for \"MemtoReg\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc ControlUnit.v(37) " "Info (10041): Inferred latch for \"PCSrc\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"ALUControl\[0\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"ALUControl\[1\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"ALUControl\[2\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"RegSrc\[0\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] ControlUnit.v(37) " "Info (10041): Inferred latch for \"RegSrc\[1\]\" at ControlUnit.v(37)" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile armreduced:arm_cpu\|RegisterFile:registerfile " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"armreduced:arm_cpu\|RegisterFile:registerfile\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "registerfile" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(26) " "Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/RegisterFile.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend armreduced:arm_cpu\|Extend:extend " "Info: Elaborating entity \"Extend\" for hierarchy \"armreduced:arm_cpu\|Extend:extend\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "extend" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU armreduced:arm_cpu\|ALU:alu " "Info: Elaborating entity \"ALU\" for hierarchy \"armreduced:arm_cpu\|ALU:alu\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "alu" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ARMProcessor.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUFlags ALU.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"ALUFlags\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult ALU.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[0\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[1\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[2\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[3\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[4\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[5\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[6\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[7\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[8\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[9\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[10\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[11\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[12\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[13\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[14\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[15\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[16\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[17\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[18\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[19\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[20\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[21\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[22\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[23\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[24\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[25\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[26\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[27\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[28\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[29\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[30\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU.v(14) " "Info (10041): Inferred latch for \"ALUResult\[31\]\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFlags ALU.v(14) " "Info (10041): Inferred latch for \"ALUFlags\" at ALU.v(14)" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Info: Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/ARM_System.v" "Inst_Data_Mem" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Info: Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5d2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a5d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5d2 " "Info: Found entity 1: altsyncram_a5d2" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5d2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated " "Info: Elaborating entity \"altsyncram_a5d2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Info: Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/ARM_System.v" "Decoder" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Info: Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/ARM_System.v" "Timer" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/ARM_System.v" "UART" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Info: Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/ARM_System.v" "uGPIO" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM_System.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Info: Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|MemWrite " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|MemWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[19\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[18\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[17\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[16\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[15\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[14\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[13\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[12\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[21\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[20\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[22\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[23\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[24\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[26\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[27\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[28\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[29\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[30\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[31\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[11\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[10\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[9\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[8\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[7\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[6\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[5\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[4\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[3\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[2\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[1\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUResult\[0\] " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU:alu\|ALUFlags " "Warning: Latch armreduced:arm_cpu\|ALU:alu\|ALUFlags has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[2\]" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ALU.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[21\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[21\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[1\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUSrc " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|ALUSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[0\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|ImmSrc\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[1\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[0\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|RegSrc\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[28\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|MemtoReg " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|MemtoReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[20\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[1\] " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|RegWrite\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ControlUnit:controlunit\|PCSrc " "Warning: Latch armreduced:arm_cpu\|ControlUnit:controlunit\|PCSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_a5d2:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_a5d2.tdf" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/db/altsyncram_a5d2.tdf" 38 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/ARM_System/ARM/ControlUnit.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 105 " "Info: 105 registers lost all their fanouts during netlist optimizations. The first 105 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/ARM_System.map.smsg " "Info: Generated suppressed messages file C:/Users/송동욱학부재학컴퓨터학과/Desktop/term_original/arm_system_syn/ARM_System.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2595 " "Info: Implemented 2595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2454 " "Info: Implemented 2454 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 22:57:49 2018 " "Info: Processing ended: Thu Dec 06 22:57:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
