# ğŸ‘‹ Hi, I'm Shaik Kalesha Vali

ğŸ¯ Aspiring **Design Verification Engineer** passionate about building robust verification environments for complex digital designs.

## ğŸ§  Current Focus
- Digital Design & Verification using SystemVerilog
- Universal Verification Methodology (UVM)
- Protocol Verification: AXI, APB, AHB
- Functional Coverage, Assertions (SVA), and Constrained Random Verification
- Python-based test automation and regression frameworks

## ğŸš€ Active Projects
- **AXI-APB Bridge Verification** - Full UVM testbench with protocol checkers
- **Multi-Agent Traffic Generator** - Configurable transaction generator for bus protocols
- **Cache Controller Verification** - Coverage-driven verification with assertions

## ğŸ› ï¸ Technical Skills
- **Languages**: SystemVerilog, Verilog, Python, C
- **Methodologies**: UVM, OVM, Assertions (SVA)
- **Protocols**: AMBA (AXI, APB, AHB), PCIe, I2C, SPI
- **Tools**: ModelSim, QuestaSim, VCS, Verdi, Git
- **Areas**: RTL Design, Testbench Architecture, Coverage Analysis, Debug

## ğŸ“ Education
- B.Tech in Electrical and Electronics Engineering
- RGUKT Nuzvid

## ğŸ“« Connect With Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue)](https://www.linkedin.com/in/shaik-kalesha-vali-206b08212/)
[![Email](https://img.shields.io/badge/Email-Contact-red)](mailto:n200821@rguktn.ac.in)

---

ğŸ’¡ *"Verification is not just finding bugsâ€”it's proving correctness through methodical, coverage-driven testing."*
