\documentclass[a4paper, 12pt]{article}
\usepackage{listings}
\usepackage{xcolor}

\definecolor{codegreen}{rgb}{0,0.6,0}
\definecolor{codegray}{rgb}{0.5,0.5,0.5}
\definecolor{codepurple}{rgb}{0.58,0,0.82}
\definecolor{backcolour}{rgb}{0.95,0.95,0.92}

\lstdefinestyle{mystyle}{
    backgroundcolor=\color{backcolour},   
    commentstyle=\color{codegreen},
    keywordstyle=\color{magenta},
    numberstyle=\tiny\color{codegray},
    stringstyle=\color{codepurple},
    basicstyle=\ttfamily\footnotesize,
    breakatwhitespace=false,         
    breaklines=true,                 
    captionpos=b,                    
    keepspaces=true,                 
    numbers=left,                    
    numbersep=5pt,                  
    showspaces=false,                
    showstringspaces=false,
    showtabs=false,                  
    tabsize=2
}

\lstset{style=mystyle}

\begin{document}
\setcounter{page}{1}

\section{Project 1: Basics} \label{day1}

The main goal of the first project in this course is to get in touch with the main concepts of the programming language ''VHDL`` and field-programmable gate arrays (FPGAs). 

First a simple program that connects the 16 switches of the ''Artix-7`` board to the corresponding LEDs was realised. Therefore ports for the switches and LEDs were added and connected via the constraints ''XDC`` file.

Then we created a simple logic function that compares 6 switches and outputs a signal to an LED. Here, we inspected the implementation of our program in the netlist and device view provided by the ''VIVADO`` editor.

\subsection{Project 1.1}

\lstinputlisting[language=VHDL]{E1/src/project_1_1.vhd}

\subsection{Project 1.2}

\lstinputlisting[language=VHDL]{E2/src/project_1_2.vhd}

\subsection{Project 1.3}

\lstinputlisting[language=VHDL]{E3/src/project_1_3.vhd}

\subsection{Project 1.4}

\lstinputlisting[language=VHDL]{E4/src/project_1_4.vhd}

\subsection{Project 1.5}

\lstinputlisting[language=VHDL]{E5/src/project_1_5.vhd}

\subsection{Project 1.6}

\lstinputlisting[language=VHDL]{E6/src/project_1_6.vhd}
\end{document}