

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling81165b7b94fe60e5edd3661e7ddfbca7  /home/pars/Documents/sim_11/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_11/cc_base
self exe links to: /home/pars/Documents/sim_11/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_11/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_11/cc_base "
self exe links to: /home/pars/Documents/sim_11/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x5570c85fcdbb, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x5570c85fcc40, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/sc-nasasrb.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 54870 |E| 2622454
This graph is symmetrized
Launching CUDA CC solver (215 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5d30f4ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570c85fcc40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 391998
gpu_sim_insn = 38606920
gpu_ipc =      98.4875
gpu_tot_sim_cycle = 391998
gpu_tot_sim_insn = 38606920
gpu_tot_ipc =      98.4875
gpu_tot_issued_cta = 215
gpu_occupancy = 92.1710% 
gpu_tot_occupancy = 92.1710% 
max_total_param_size = 0
gpu_stall_dramfull = 1184619
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.5649
partiton_level_parallism_total  =       6.5649
partiton_level_parallism_util =       9.7589
partiton_level_parallism_util_total  =       9.7589
L2_BW  =     286.7541 GB/Sec
L2_BW_total  =     286.7541 GB/Sec
gpu_total_sim_rate=13003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100151, Miss = 56718, Miss_rate = 0.566, Pending_hits = 1053, Reservation_fails = 415001
	L1D_cache_core[1]: Access = 137987, Miss = 106326, Miss_rate = 0.771, Pending_hits = 1474, Reservation_fails = 571053
	L1D_cache_core[2]: Access = 122996, Miss = 88020, Miss_rate = 0.716, Pending_hits = 1420, Reservation_fails = 476414
	L1D_cache_core[3]: Access = 134758, Miss = 101226, Miss_rate = 0.751, Pending_hits = 1669, Reservation_fails = 591321
	L1D_cache_core[4]: Access = 118626, Miss = 80602, Miss_rate = 0.679, Pending_hits = 1436, Reservation_fails = 456463
	L1D_cache_core[5]: Access = 85307, Miss = 52278, Miss_rate = 0.613, Pending_hits = 942, Reservation_fails = 445637
	L1D_cache_core[6]: Access = 119942, Miss = 83494, Miss_rate = 0.696, Pending_hits = 1281, Reservation_fails = 518790
	L1D_cache_core[7]: Access = 97238, Miss = 59796, Miss_rate = 0.615, Pending_hits = 992, Reservation_fails = 508865
	L1D_cache_core[8]: Access = 102321, Miss = 57316, Miss_rate = 0.560, Pending_hits = 1013, Reservation_fails = 428752
	L1D_cache_core[9]: Access = 136529, Miss = 102304, Miss_rate = 0.749, Pending_hits = 1842, Reservation_fails = 565485
	L1D_cache_core[10]: Access = 133662, Miss = 97494, Miss_rate = 0.729, Pending_hits = 1594, Reservation_fails = 540359
	L1D_cache_core[11]: Access = 118241, Miss = 76120, Miss_rate = 0.644, Pending_hits = 1295, Reservation_fails = 435140
	L1D_cache_core[12]: Access = 133544, Miss = 99878, Miss_rate = 0.748, Pending_hits = 1763, Reservation_fails = 577600
	L1D_cache_core[13]: Access = 125824, Miss = 92108, Miss_rate = 0.732, Pending_hits = 1336, Reservation_fails = 522186
	L1D_cache_core[14]: Access = 120059, Miss = 86001, Miss_rate = 0.716, Pending_hits = 1273, Reservation_fails = 478380
	L1D_cache_core[15]: Access = 118751, Miss = 79262, Miss_rate = 0.667, Pending_hits = 1240, Reservation_fails = 505141
	L1D_cache_core[16]: Access = 137356, Miss = 104027, Miss_rate = 0.757, Pending_hits = 1681, Reservation_fails = 556630
	L1D_cache_core[17]: Access = 117364, Miss = 77436, Miss_rate = 0.660, Pending_hits = 1321, Reservation_fails = 453614
	L1D_cache_core[18]: Access = 118900, Miss = 85511, Miss_rate = 0.719, Pending_hits = 1686, Reservation_fails = 493091
	L1D_cache_core[19]: Access = 136867, Miss = 103858, Miss_rate = 0.759, Pending_hits = 1607, Reservation_fails = 537994
	L1D_cache_core[20]: Access = 119665, Miss = 81970, Miss_rate = 0.685, Pending_hits = 1464, Reservation_fails = 450615
	L1D_cache_core[21]: Access = 116418, Miss = 81650, Miss_rate = 0.701, Pending_hits = 1491, Reservation_fails = 535473
	L1D_cache_core[22]: Access = 136813, Miss = 104197, Miss_rate = 0.762, Pending_hits = 1646, Reservation_fails = 568171
	L1D_cache_core[23]: Access = 101624, Miss = 60760, Miss_rate = 0.598, Pending_hits = 1076, Reservation_fails = 424844
	L1D_cache_core[24]: Access = 116218, Miss = 76846, Miss_rate = 0.661, Pending_hits = 1407, Reservation_fails = 483814
	L1D_cache_core[25]: Access = 120576, Miss = 84956, Miss_rate = 0.705, Pending_hits = 1499, Reservation_fails = 460251
	L1D_cache_core[26]: Access = 135786, Miss = 97577, Miss_rate = 0.719, Pending_hits = 1505, Reservation_fails = 476933
	L1D_cache_core[27]: Access = 133779, Miss = 98836, Miss_rate = 0.739, Pending_hits = 1746, Reservation_fails = 581486
	L1D_cache_core[28]: Access = 119495, Miss = 84183, Miss_rate = 0.704, Pending_hits = 1385, Reservation_fails = 477968
	L1D_cache_core[29]: Access = 133337, Miss = 97941, Miss_rate = 0.735, Pending_hits = 1717, Reservation_fails = 521140
	L1D_total_cache_accesses = 3650134
	L1D_total_cache_misses = 2558691
	L1D_total_cache_miss_rate = 0.7010
	L1D_total_cache_pending_hits = 42854
	L1D_total_cache_reservation_fails = 15058611
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.238
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1033859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2328255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15058409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 230378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 42854
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3635346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14788

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 921601
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14136808
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 202
ctas_completed 215, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4180, 662, 662, 662, 662, 662, 662, 662, 863, 863, 842, 863, 863, 882, 882, 863, 1764, 1745, 1764, 1745, 1726, 1726, 1745, 1764, 1745, 1726, 1764, 1726, 1726, 1764, 1745, 1745, 
gpgpu_n_tot_thrd_icount = 48275552
gpgpu_n_tot_w_icount = 1508611
gpgpu_n_stall_shd_mem = 3252034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2558633
gpgpu_n_mem_write_global = 14788
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7989608
gpgpu_n_store_insn = 110052
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 275200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3029686
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:617588	W0_Idle:466932	W0_Scoreboard:40368845	W1:5103	W2:6939	W3:4580	W4:7863	W5:8674	W6:13095	W7:9825	W8:8939	W9:11019	W10:22737	W11:28356	W12:8016	W13:8438	W14:13858	W15:10820	W16:8708	W17:16645	W18:12600	W19:10841	W20:17685	W21:12031	W22:13184	W23:12979	W24:13470	W25:15913	W26:45268	W27:74519	W28:64864	W29:77094	W30:73194	W31:72789	W32:798565
single_issue_nums: WS0:379020	WS1:374626	WS2:378336	WS3:376629	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20469064 {8:2558633,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 591520 {40:14788,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102345320 {40:2558633,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 118304 {8:14788,}
maxmflatency = 8450 
max_icnt2mem_latency = 4972 
maxmrqlatency = 6177 
max_icnt2sh_latency = 506 
averagemflatency = 1038 
avg_icnt2mem_latency = 497 
avg_mrq_latency = 163 
avg_icnt2sh_latency = 10 
mrq_lat_table:192844 	7956 	17680 	36124 	71108 	121601 	208730 	322557 	237935 	23421 	6750 	3574 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	140202 	943224 	435309 	793050 	211360 	50269 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	452997 	424737 	456634 	309316 	600189 	247839 	80925 	784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1603122 	318874 	267065 	196558 	111562 	57584 	15123 	3533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	118 	14 	250 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        60        50        52        60        62        64        64        64        64        14        36        14        22        26        24 
dram[1]:        64        64        58        58        54        54        60        60        64        64        16        33        17        17        22        35 
dram[2]:        59        61        50        50        48        48        64        64        63        64        24        24        15        16        26        19 
dram[3]:        64        64        58        58        61        55        64        61        64        64        24        16        18        11        18        23 
dram[4]:        64        59        59        46        52        64        59        61        64        64        21        24        15        18        14        28 
dram[5]:        64        64        60        58        56        56        58        62        64        64        20        20        24        12        16        22 
dram[6]:        60        63        54        54        48        48        64        64        64        64        31        20        17        12        16        36 
dram[7]:        64        64        58        58        60        64        64        64        62        64        32        32        16        14        29        20 
dram[8]:        59        59        49        58        59        59        64        60        64        64        15        13        10        17        18        16 
dram[9]:        64        64        49        49        51        52        58        62        62        64        17        28        12        14        19        30 
dram[10]:        60        64        34        36        48        48        64        64        63        64        23        24        19        16        26        26 
dram[11]:        64        64        49        49        54        60        63        64        51        60        36        25        14        16        19        20 
maximum service time to same row:
dram[0]:      6872      6797      6575      6576      6784      6849      6924      6982      7027      7135      6887      6880      6907      6896      6778      6778 
dram[1]:      6618      6862      6561      6587      6601      6601      6781      7830      7025      7078      6678      6669     13056      6783      6668      6763 
dram[2]:      6629      6677      6672      6674      6677      6626      6874      9278      6926      7120      6676      6676      6758      6761      6670      6676 
dram[3]:      6702      6713      6593      6641      6777      6709     19901      6975      7080      7228      6886      6759      6838      6886      6779      6735 
dram[4]:      6865      6718      6775      6520      6701      6869      6898      6927      7066      7096      6776      6782      6874      6856      6817      6753 
dram[5]:      6669      6633      6464      6446      6662      6668      6849      6919      7023      7085      6776      6665      6804      6826      6659      6802 
dram[6]:      6731      6743      6713      6724      6775      6729     11088     21152      7021      7088      6766      6737      6865      6827      6729      6774 
dram[7]:      6717     10092      6609      6591      6733      6827      6972      7002      7111      7238      6738      6829      6935      6877      6721      6716 
dram[8]:      6726      6748      6528      6701      6761      6752      6945      6899      7056      7143      6760      6754      6871      6867      6865      6747 
dram[9]:      6590      6700      6426      6428      6583      6610      6879      6942      7071      7141      6593      6698      6734      6793      6657      6559 
dram[10]:      6628      6754      6517      6569      6697      6616      6776     17636      7027      7067      6614      6614      6756      6779      6615      6697 
dram[11]:      6759      6685      6548      6551      6681      6779     26542      7029      6685      6657      6678      6684      6822      6891      6676      6730 
average row accesses per activate:
dram[0]:  1.659462  1.606054  1.419174  1.417133  1.410194  1.437903  1.369832  1.388422  1.427674  1.385087  1.393504  1.396105  1.502649  1.533604  1.691963  1.674046 
dram[1]:  1.573453  1.620927  1.472930  1.466636  1.419405  1.439030  1.395397  1.418056  1.428208  1.400000  1.404998  1.407046  1.488336  1.522973  1.626872  1.664702 
dram[2]:  1.606857  1.614735  1.473880  1.529020  1.432481  1.466711  1.391626  1.421183  1.390761  1.434355  1.401230  1.408097  1.487313  1.547254  1.632490  1.612167 
dram[3]:  1.540166  1.620769  1.428766  1.487833  1.422237  1.412101  1.427771  1.408684  1.392207  1.403811  1.402054  1.433246  1.483785  1.494859  1.613457  1.638978 
dram[4]:  1.628823  1.630780  1.466667  1.448846  1.431584  1.431264  1.383681  1.400046  1.404648  1.397874  1.405996  1.419088  1.511283  1.482728  1.618710  1.630254 
dram[5]:  1.581793  1.605802  1.466636  1.478469  1.429644  1.439626  1.434256  1.403676  1.402674  1.411016  1.421970  1.394450  1.480877  1.487542  1.610649  1.618198 
dram[6]:  1.607799  1.496405  1.467189  1.436847  1.462492  1.402988  1.440093  1.374019  1.411281  1.386331  1.406062  1.390974  1.490271  1.446898  1.631685  1.572044 
dram[7]:  1.770410  1.628451  1.520882  1.425480  1.503037  1.403279  1.456904  1.363034  1.431921  1.370998  1.439354  1.359442  1.600084  1.522257  1.758096  1.592021 
dram[8]:  1.650328  1.603530  1.475225  1.471165  1.440126  1.433611  1.394617  1.388751  1.391927  1.430896  1.407505  1.400649  1.520145  1.495337  1.595740  1.637576 
dram[9]:  1.622521  1.611252  1.507578  1.496176  1.402615  1.420470  1.408569  1.383772  1.418401  1.404426  1.428400  1.397947  1.526339  1.481382  1.593235  1.646653 
dram[10]:  1.637521  1.580599  1.493819  1.472781  1.401682  1.403130  1.424751  1.374137  1.420680  1.408965  1.367925  1.382661  1.510764  1.500336  1.593873  1.609333 
dram[11]:  1.568942  1.655254  1.470892  1.492507  1.437810  1.447043  1.411765  1.423682  1.408126  1.443363  1.414831  1.400830  1.553005  1.503217  1.628845  1.642825 
average row locality = 1250396/842519 = 1.484116
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7197      7036      6304      6319      6384      6462      6030      6116      6139      5870      5921      5879      6797      6789      7537      7387 
dram[1]:      6969      7043      6456      6400      6377      6398      6123      6126      6177      5915      5960      5911      6625      6751      7256      7319 
dram[2]:      7009      7058      6331      6649      6322      6624      6016      6320      5901      6271      5923      6052      6555      6946      7142      7185 
dram[3]:      6649      7018      6295      6464      6440      6407      6118      6132      5967      6115      5869      6001      6670      6675      7122      7158 
dram[4]:      7008      7067      6407      6384      6373      6445      6037      6121      6165      6050      6050      6007      6618      6728      7275      7234 
dram[5]:      6913      6950      6402      6472      6461      6463      6163      6033      5981      6097      5877      5879      6610      6617      7147      7148 
dram[6]:      7154      6432      6533      6039      6598      6185      6214      5775      6005      5781      5845      5671      6653      6215      7243      6548 
dram[7]:      7823      6933      7158      6374      7167      6408      6795      5966      6657      5909      6598      5745      7621      6757      8171      7203 
dram[8]:      7007      7054      6384      6591      6399      6532      6114      6148      5931      6243      5889      6041      6703      6723      7168      7220 
dram[9]:      6848      6960      6449      6440      6318      6275      6016      5935      5997      5966      5945      5856      6827      6632      7139      7134 
dram[10]:      6921      6574      6630      6505      6492      6358      6286      5972      6224      6098      5945      5933      6864      6676      7263      7119 
dram[11]:      6913      6990      6527      6656      6371      6423      6216      6156      6100      6231      5972      6074      6886      6761      7283      7326 
total dram reads = 1248364
bank skew: 8171/5671 = 1.44
chip skew: 109285/100891 = 1.08
number of total write accesses:
dram[0]:        80        81        65        66        27        40         0         0         0         0         0         0        40        41        81        85 
dram[1]:        95        81        72        70        43        40         0         0         0         0         0         0        40        43        78        92 
dram[2]:        83        79        68        63        44        28         0         0         0         0         0         0        40        45        82        83 
dram[3]:        82        78        52        67        28        44         0         0         0         0         0         0        40        47        88        93 
dram[4]:        86        86        68        66        36        40         0         0         0         0         0         0        42        42        93        71 
dram[5]:        78        91        62        65        42        41         0         0         0         0         0         0        41        40        83        73 
dram[6]:        75        73        65        52        43        47         0         0         0         0         0         0        40        43        70        78 
dram[7]:        89        93        63        59        40        45         0         0         0         0         0         0        50        51        96        75 
dram[8]:        93        98        68        62        44        44         0         0         0         0         0         0        49        45        85        82 
dram[9]:        82       107        66        61        45        48         0         0         0         0         0         0        44        47        81        89 
dram[10]:        84        84        61        60        36        32         0         0         0         0         0         0        49        54        78        73 
dram[11]:        89        76        67        66        39        45         0         0         0         0         0         0        55        52        90        93 
total dram writes = 7610
min_bank_accesses = 0!
chip skew: 672/586 = 1.15
average mf latency per bank:
dram[0]:       3384      2318      3162      2145      3195      2166      3174      2174      3337      2233      3297      2299      3270      2304      3362      2341
dram[1]:       1887      1942      1798      1827      2048      1817      1770      1783      1832      1859      1846      1865      1884      1863      1921      1919
dram[2]:       2017      2409      1903      2204      1961      2174      1899      2159      1972      2230      1961      2217      2035      2300      2061      2427
dram[3]:       2051      1851      1863      1722      1872      1742      1831      1764      1907      1809      1914      1798      1948      1821      2083      1869
dram[4]:       2297      1976      2162      1831      2128      1869      2157      1832      2248      1919      2259      1904      2265      1906      2259      1990
dram[5]:       1809      1733      1671      1640      1710      1657      1673      1647      1741      1708      1752      1708      1778      1722      1829      1738
dram[6]:       1704      1930      1654      1777      1684      1737      1658      1711      1713      1789      1727      1789      1738      1863      1792      1984
dram[7]:       4744      2384      4284      2204      4212      2200      4305      2211      4421      2287      4449      2302      4508      2306      4738      2407
dram[8]:       1995      1762      1885      1698      1862      1681      1857      1705      1950      1744      1953      1742      1978      1772      1990      1821
dram[9]:       2134      1843      1966      1760      1980      1816      1991      1769      2012      1813      2060      1837      2017      1813      2094      1898
dram[10]:       2358      2207      2177      1915      2164      1923      2203      1903      2195      1960      2288      1961      2205      2036      2312      2135
dram[11]:       1906      2129      1758      1929      1772      1961      1737      1938      1791      1990      1822      2011      1891      2028      1929      2062
maximum mf latency per bank:
dram[0]:       7353      7259      5696      4214      5932      4123      6028      4166      6017      4025      5811      3961      5986      5518      7948      5752
dram[1]:       3603      6288      4333      5980      3447      3446      3074      3316      3781      3536      3121      3527      4924      4040      5081      6651
dram[2]:       4336      6985      3354      4073      5328      4491      3330      4261      3310      4278      3395      4251      4945      6318      4631      6453
dram[3]:       4616      4844      3462      3597      3629      3378      3591      3357      3555      3400      3631      3498      3694      3655      5432      4157
dram[4]:       6567      6039      4309      4008      4404      3700      4474      3881      4632      3618      4381      4003      5596      3604      5039      6291
dram[5]:       3357      3370      3684      3608      3241      3630      3702      3251      3528      3710      3458      3363      3634      4255      3767      3420
dram[6]:       3369      4191      5299      4624      3656      3483      3201      3486      3372      3487      3939      3402      4219      3486      4861      6072
dram[7]:       8366      5837      6148      4482      6147      4439      6177      4384      5901      4352      6017      4082      7599      7441      8450      6743
dram[8]:       5516      3674      3805      3349      3701      3370      3475      3384      3728      3155      3692      3280      4563      4758      4199      4350
dram[9]:       7064      4855      7144      3944      3722      4488      3724      3289      3736      3399      3749      3716      3736      3552      3901      4437
dram[10]:       6793      5614      4981      3480      4942      3652      4908      3381      4857      3477      4772      3709      5322      5093      5298      5206
dram[11]:       4992      6729      3623      4005      3535      3894      3412      4060      3585      3982      3652      3940      4934      4501      4044      4806

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=797049 n_act=70374 n_pre=70358 n_ref_event=0 n_req=104325 n_rd=104167 n_rd_L2_A=0 n_write=0 n_wr_bk=606 bw_util=0.4169
n_activity=912913 dram_eff=0.4591
bk0: 7197a 298986i bk1: 7036a 297747i bk2: 6304a 311450i bk3: 6319a 325459i bk4: 6384a 306725i bk5: 6462a 318123i bk6: 6030a 334547i bk7: 6116a 329912i bk8: 6139a 339037i bk9: 5870a 353702i bk10: 5921a 351101i bk11: 5879a 346461i bk12: 6797a 304326i bk13: 6789a 297653i bk14: 7537a 278363i bk15: 7387a 282882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325531
Row_Buffer_Locality_read = 0.325554
Row_Buffer_Locality_write = 0.310127
Bank_Level_Parallism = 12.300840
Bank_Level_Parallism_Col = 2.436270
Bank_Level_Parallism_Ready = 1.117855
write_to_read_ratio_blp_rw_average = 0.051342
GrpLevelPara = 2.094321 

BW Util details:
bwutil = 0.416897 
total_CMD = 1005265 
util_bw = 419092 
Wasted_Col = 467659 
Wasted_Row = 17091 
Idle = 101423 

BW Util Bottlenecks: 
RCDc_limit = 899742 
RCDWRc_limit = 729 
WTRc_limit = 11850 
RTWc_limit = 84419 
CCDLc_limit = 120807 
rwq = 0 
CCDLc_limit_alone = 114668 
WTRc_limit_alone = 11306 
RTWc_limit_alone = 78824 

Commands details: 
total_CMD = 1005265 
n_nop = 797049 
Read = 104167 
Write = 0 
L2_Alloc = 0 
L2_WB = 606 
n_act = 70374 
n_pre = 70358 
n_ref = 0 
n_req = 104325 
total_req = 104773 

Dual Bus Interface Util: 
issued_total_row = 140732 
issued_total_col = 104773 
Row_Bus_Util =  0.139995 
CoL_Bus_Util = 0.104224 
Either_Row_CoL_Bus_Util = 0.207125 
Issued_on_Two_Bus_Simul_Util = 0.037094 
issued_two_Eff = 0.179088 
queue_avg = 42.895370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8954
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=799314 n_act=70025 n_pre=70009 n_ref_event=0 n_req=103981 n_rd=103806 n_rd_L2_A=0 n_write=0 n_wr_bk=654 bw_util=0.4157
n_activity=909497 dram_eff=0.4594
bk0: 6969a 304603i bk1: 7043a 310524i bk2: 6456a 318519i bk3: 6400a 307282i bk4: 6377a 319032i bk5: 6398a 322577i bk6: 6123a 342574i bk7: 6126a 341663i bk8: 6177a 335765i bk9: 5915a 355474i bk10: 5960a 351727i bk11: 5911a 353240i bk12: 6625a 302679i bk13: 6751a 307524i bk14: 7256a 281345i bk15: 7319a 288473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326656
Row_Buffer_Locality_read = 0.326465
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 12.281108
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.117648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.415652 
total_CMD = 1005265 
util_bw = 417840 
Wasted_Col = 464146 
Wasted_Row = 17866 
Idle = 105413 

BW Util Bottlenecks: 
RCDc_limit = 892734 
RCDWRc_limit = 672 
WTRc_limit = 11606 
RTWc_limit = 102996 
CCDLc_limit = 123730 
rwq = 0 
CCDLc_limit_alone = 116234 
WTRc_limit_alone = 10995 
RTWc_limit_alone = 96111 

Commands details: 
total_CMD = 1005265 
n_nop = 799314 
Read = 103806 
Write = 0 
L2_Alloc = 0 
L2_WB = 654 
n_act = 70025 
n_pre = 70009 
n_ref = 0 
n_req = 103981 
total_req = 104460 

Dual Bus Interface Util: 
issued_total_row = 140034 
issued_total_col = 104460 
Row_Bus_Util =  0.139301 
CoL_Bus_Util = 0.103913 
Either_Row_CoL_Bus_Util = 0.204872 
Issued_on_Two_Bus_Simul_Util = 0.038341 
issued_two_Eff = 0.187146 
queue_avg = 42.837936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=798586 n_act=70058 n_pre=70042 n_ref_event=0 n_req=104465 n_rd=104304 n_rd_L2_A=0 n_write=0 n_wr_bk=615 bw_util=0.4175
n_activity=910334 dram_eff=0.461
bk0: 7009a 298810i bk1: 7058a 293478i bk2: 6331a 322730i bk3: 6649a 302130i bk4: 6322a 305493i bk5: 6624a 312558i bk6: 6016a 341069i bk7: 6320a 319046i bk8: 5901a 350491i bk9: 6271a 325980i bk10: 5923a 348328i bk11: 6052a 336528i bk12: 6555a 297444i bk13: 6946a 288263i bk14: 7142a 293956i bk15: 7185a 279197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329460
Row_Buffer_Locality_read = 0.329316
Row_Buffer_Locality_write = 0.422360
Bank_Level_Parallism = 12.415231
Bank_Level_Parallism_Col = 2.524630
Bank_Level_Parallism_Ready = 1.120209
write_to_read_ratio_blp_rw_average = 0.073252
GrpLevelPara = 2.144857 

BW Util details:
bwutil = 0.417478 
total_CMD = 1005265 
util_bw = 419676 
Wasted_Col = 463218 
Wasted_Row = 17660 
Idle = 104711 

BW Util Bottlenecks: 
RCDc_limit = 890877 
RCDWRc_limit = 626 
WTRc_limit = 11544 
RTWc_limit = 123815 
CCDLc_limit = 124241 
rwq = 0 
CCDLc_limit_alone = 115316 
WTRc_limit_alone = 10949 
RTWc_limit_alone = 115485 

Commands details: 
total_CMD = 1005265 
n_nop = 798586 
Read = 104304 
Write = 0 
L2_Alloc = 0 
L2_WB = 615 
n_act = 70058 
n_pre = 70042 
n_ref = 0 
n_req = 104465 
total_req = 104919 

Dual Bus Interface Util: 
issued_total_row = 140100 
issued_total_col = 104919 
Row_Bus_Util =  0.139366 
CoL_Bus_Util = 0.104369 
Either_Row_CoL_Bus_Util = 0.205597 
Issued_on_Two_Bus_Simul_Util = 0.038139 
issued_two_Eff = 0.185505 
queue_avg = 44.941223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.9412
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=799498 n_act=69974 n_pre=69958 n_ref_event=0 n_req=103263 n_rd=103100 n_rd_L2_A=0 n_write=0 n_wr_bk=619 bw_util=0.4127
n_activity=911095 dram_eff=0.4554
bk0: 6649a 323383i bk1: 7018a 297659i bk2: 6295a 330769i bk3: 6464a 328074i bk4: 6440a 317372i bk5: 6407a 315983i bk6: 6118a 351361i bk7: 6132a 338680i bk8: 5967a 356075i bk9: 6115a 329755i bk10: 5869a 359217i bk11: 6001a 359242i bk12: 6670a 307661i bk13: 6675a 309440i bk14: 7122a 292137i bk15: 7158a 297402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322468
Row_Buffer_Locality_read = 0.322376
Row_Buffer_Locality_write = 0.380368
Bank_Level_Parallism = 12.177014
Bank_Level_Parallism_Col = 2.413556
Bank_Level_Parallism_Ready = 1.103579
write_to_read_ratio_blp_rw_average = 0.047169
GrpLevelPara = 2.075724 

BW Util details:
bwutil = 0.412703 
total_CMD = 1005265 
util_bw = 414876 
Wasted_Col = 468446 
Wasted_Row = 18411 
Idle = 103532 

BW Util Bottlenecks: 
RCDc_limit = 899911 
RCDWRc_limit = 681 
WTRc_limit = 11781 
RTWc_limit = 81264 
CCDLc_limit = 121556 
rwq = 0 
CCDLc_limit_alone = 115431 
WTRc_limit_alone = 11136 
RTWc_limit_alone = 75784 

Commands details: 
total_CMD = 1005265 
n_nop = 799498 
Read = 103100 
Write = 0 
L2_Alloc = 0 
L2_WB = 619 
n_act = 69974 
n_pre = 69958 
n_ref = 0 
n_req = 103263 
total_req = 103719 

Dual Bus Interface Util: 
issued_total_row = 139932 
issued_total_col = 103719 
Row_Bus_Util =  0.139199 
CoL_Bus_Util = 0.103176 
Either_Row_CoL_Bus_Util = 0.204689 
Issued_on_Two_Bus_Simul_Util = 0.037686 
issued_two_Eff = 0.184111 
queue_avg = 41.165306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=797201 n_act=70319 n_pre=70303 n_ref_event=0 n_req=104135 n_rd=103969 n_rd_L2_A=0 n_write=0 n_wr_bk=630 bw_util=0.4162
n_activity=911105 dram_eff=0.4592
bk0: 7008a 287089i bk1: 7067a 291977i bk2: 6407a 316073i bk3: 6384a 314409i bk4: 6373a 311551i bk5: 6445a 300774i bk6: 6037a 330085i bk7: 6121a 332733i bk8: 6165a 316753i bk9: 6050a 326153i bk10: 6050a 330628i bk11: 6007a 342173i bk12: 6618a 300828i bk13: 6728a 283384i bk14: 7275a 281361i bk15: 7234a 273789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324828
Row_Buffer_Locality_read = 0.324837
Row_Buffer_Locality_write = 0.319277
Bank_Level_Parallism = 12.481464
Bank_Level_Parallism_Col = 2.473886
Bank_Level_Parallism_Ready = 1.106370
write_to_read_ratio_blp_rw_average = 0.062335
GrpLevelPara = 2.118940 

BW Util details:
bwutil = 0.416205 
total_CMD = 1005265 
util_bw = 418396 
Wasted_Col = 466971 
Wasted_Row = 16394 
Idle = 103504 

BW Util Bottlenecks: 
RCDc_limit = 899420 
RCDWRc_limit = 711 
WTRc_limit = 11143 
RTWc_limit = 105112 
CCDLc_limit = 122946 
rwq = 0 
CCDLc_limit_alone = 115065 
WTRc_limit_alone = 10549 
RTWc_limit_alone = 97825 

Commands details: 
total_CMD = 1005265 
n_nop = 797201 
Read = 103969 
Write = 0 
L2_Alloc = 0 
L2_WB = 630 
n_act = 70319 
n_pre = 70303 
n_ref = 0 
n_req = 104135 
total_req = 104599 

Dual Bus Interface Util: 
issued_total_row = 140622 
issued_total_col = 104599 
Row_Bus_Util =  0.139886 
CoL_Bus_Util = 0.104051 
Either_Row_CoL_Bus_Util = 0.206974 
Issued_on_Two_Bus_Simul_Util = 0.036962 
issued_two_Eff = 0.178584 
queue_avg = 43.597691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.5977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=799281 n_act=69860 n_pre=69844 n_ref_event=0 n_req=103374 n_rd=103213 n_rd_L2_A=0 n_write=0 n_wr_bk=616 bw_util=0.4131
n_activity=910630 dram_eff=0.4561
bk0: 6913a 300835i bk1: 6950a 304063i bk2: 6402a 329122i bk3: 6472a 297292i bk4: 6461a 298993i bk5: 6463a 296902i bk6: 6163a 334664i bk7: 6033a 342150i bk8: 5981a 335366i bk9: 6097a 325611i bk10: 5877a 356094i bk11: 5879a 343420i bk12: 6610a 301532i bk13: 6617a 303276i bk14: 7147a 292852i bk15: 7148a 295869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324298
Row_Buffer_Locality_read = 0.324339
Row_Buffer_Locality_write = 0.298137
Bank_Level_Parallism = 12.348225
Bank_Level_Parallism_Col = 2.382296
Bank_Level_Parallism_Ready = 1.109034
write_to_read_ratio_blp_rw_average = 0.036608
GrpLevelPara = 2.060326 

BW Util details:
bwutil = 0.413141 
total_CMD = 1005265 
util_bw = 415316 
Wasted_Col = 467771 
Wasted_Row = 18700 
Idle = 103478 

BW Util Bottlenecks: 
RCDc_limit = 896476 
RCDWRc_limit = 719 
WTRc_limit = 11453 
RTWc_limit = 63538 
CCDLc_limit = 119059 
rwq = 0 
CCDLc_limit_alone = 114004 
WTRc_limit_alone = 10828 
RTWc_limit_alone = 59108 

Commands details: 
total_CMD = 1005265 
n_nop = 799281 
Read = 103213 
Write = 0 
L2_Alloc = 0 
L2_WB = 616 
n_act = 69860 
n_pre = 69844 
n_ref = 0 
n_req = 103374 
total_req = 103829 

Dual Bus Interface Util: 
issued_total_row = 139704 
issued_total_col = 103829 
Row_Bus_Util =  0.138972 
CoL_Bus_Util = 0.103285 
Either_Row_CoL_Bus_Util = 0.204905 
Issued_on_Two_Bus_Simul_Util = 0.037352 
issued_two_Eff = 0.182291 
queue_avg = 41.252350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=803181 n_act=68975 n_pre=68959 n_ref_event=0 n_req=101043 n_rd=100891 n_rd_L2_A=0 n_write=0 n_wr_bk=586 bw_util=0.4038
n_activity=902819 dram_eff=0.4496
bk0: 7154a 310630i bk1: 6432a 317437i bk2: 6533a 318614i bk3: 6039a 340971i bk4: 6598a 303787i bk5: 6185a 320841i bk6: 6214a 341463i bk7: 5775a 362400i bk8: 6005a 347436i bk9: 5781a 359087i bk10: 5845a 364172i bk11: 5671a 381506i bk12: 6653a 309090i bk13: 6215a 331551i bk14: 7243a 295538i bk15: 6548a 324777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317469
Row_Buffer_Locality_read = 0.317511
Row_Buffer_Locality_write = 0.289474
Bank_Level_Parallism = 12.172071
Bank_Level_Parallism_Col = 2.443438
Bank_Level_Parallism_Ready = 1.107982
write_to_read_ratio_blp_rw_average = 0.060097
GrpLevelPara = 2.093689 

BW Util details:
bwutil = 0.403782 
total_CMD = 1005265 
util_bw = 405908 
Wasted_Col = 465966 
Wasted_Row = 20617 
Idle = 112774 

BW Util Bottlenecks: 
RCDc_limit = 893323 
RCDWRc_limit = 732 
WTRc_limit = 11607 
RTWc_limit = 98665 
CCDLc_limit = 118763 
rwq = 0 
CCDLc_limit_alone = 111825 
WTRc_limit_alone = 11028 
RTWc_limit_alone = 92306 

Commands details: 
total_CMD = 1005265 
n_nop = 803181 
Read = 100891 
Write = 0 
L2_Alloc = 0 
L2_WB = 586 
n_act = 68975 
n_pre = 68959 
n_ref = 0 
n_req = 101043 
total_req = 101477 

Dual Bus Interface Util: 
issued_total_row = 137934 
issued_total_col = 101477 
Row_Bus_Util =  0.137212 
CoL_Bus_Util = 0.100946 
Either_Row_CoL_Bus_Util = 0.201026 
Issued_on_Two_Bus_Simul_Util = 0.037132 
issued_two_Eff = 0.184710 
queue_avg = 41.206070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2061
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=790274 n_act=72496 n_pre=72480 n_ref_event=0 n_req=109466 n_rd=109285 n_rd_L2_A=0 n_write=0 n_wr_bk=661 bw_util=0.4375
n_activity=921429 dram_eff=0.4773
bk0: 7823a 244599i bk1: 6933a 270429i bk2: 7158a 258571i bk3: 6374a 314760i bk4: 7167a 259490i bk5: 6408a 294347i bk6: 6795a 281425i bk7: 5966a 323900i bk8: 6657a 290559i bk9: 5909a 324012i bk10: 6598a 291794i bk11: 5745a 341666i bk12: 7621a 233529i bk13: 6757a 271646i bk14: 8171a 228694i bk15: 7203a 246375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.337822
Row_Buffer_Locality_read = 0.337658
Row_Buffer_Locality_write = 0.436464
Bank_Level_Parallism = 12.819981
Bank_Level_Parallism_Col = 2.582123
Bank_Level_Parallism_Ready = 1.122273
write_to_read_ratio_blp_rw_average = 0.080492
GrpLevelPara = 2.176014 

BW Util details:
bwutil = 0.437481 
total_CMD = 1005265 
util_bw = 439784 
Wasted_Col = 463601 
Wasted_Row = 10983 
Idle = 90897 

BW Util Bottlenecks: 
RCDc_limit = 902734 
RCDWRc_limit = 649 
WTRc_limit = 12493 
RTWc_limit = 137431 
CCDLc_limit = 133669 
rwq = 0 
CCDLc_limit_alone = 123647 
WTRc_limit_alone = 11811 
RTWc_limit_alone = 128091 

Commands details: 
total_CMD = 1005265 
n_nop = 790274 
Read = 109285 
Write = 0 
L2_Alloc = 0 
L2_WB = 661 
n_act = 72496 
n_pre = 72480 
n_ref = 0 
n_req = 109466 
total_req = 109946 

Dual Bus Interface Util: 
issued_total_row = 144976 
issued_total_col = 109946 
Row_Bus_Util =  0.144217 
CoL_Bus_Util = 0.109370 
Either_Row_CoL_Bus_Util = 0.213865 
Issued_on_Two_Bus_Simul_Util = 0.039722 
issued_two_Eff = 0.185733 
queue_avg = 49.797256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7973
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=797258 n_act=70322 n_pre=70306 n_ref_event=0 n_req=104336 n_rd=104147 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.4171
n_activity=910785 dram_eff=0.4603
bk0: 7007a 297652i bk1: 7054a 296295i bk2: 6384a 323916i bk3: 6591a 304438i bk4: 6399a 313240i bk5: 6532a 303685i bk6: 6114a 326853i bk7: 6148a 329509i bk8: 5931a 344929i bk9: 6243a 324436i bk10: 5889a 352343i bk11: 6041a 336413i bk12: 6703a 307149i bk13: 6723a 296407i bk14: 7168a 285839i bk15: 7220a 288274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326100
Row_Buffer_Locality_read = 0.326020
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 12.364770
Bank_Level_Parallism_Col = 2.492234
Bank_Level_Parallism_Ready = 1.119072
write_to_read_ratio_blp_rw_average = 0.065233
GrpLevelPara = 2.127256 

BW Util details:
bwutil = 0.417072 
total_CMD = 1005265 
util_bw = 419268 
Wasted_Col = 466829 
Wasted_Row = 16695 
Idle = 102473 

BW Util Bottlenecks: 
RCDc_limit = 898076 
RCDWRc_limit = 778 
WTRc_limit = 13581 
RTWc_limit = 108881 
CCDLc_limit = 122775 
rwq = 0 
CCDLc_limit_alone = 114582 
WTRc_limit_alone = 12856 
RTWc_limit_alone = 101413 

Commands details: 
total_CMD = 1005265 
n_nop = 797258 
Read = 104147 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 70322 
n_pre = 70306 
n_ref = 0 
n_req = 104336 
total_req = 104817 

Dual Bus Interface Util: 
issued_total_row = 140628 
issued_total_col = 104817 
Row_Bus_Util =  0.139891 
CoL_Bus_Util = 0.104268 
Either_Row_CoL_Bus_Util = 0.206918 
Issued_on_Two_Bus_Simul_Util = 0.037242 
issued_two_Eff = 0.179984 
queue_avg = 43.337074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3371
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=801465 n_act=69319 n_pre=69303 n_ref_event=0 n_req=102915 n_rd=102737 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.4115
n_activity=906743 dram_eff=0.4562
bk0: 6848a 318517i bk1: 6960a 319273i bk2: 6449a 331467i bk3: 6440a 325453i bk4: 6318a 317047i bk5: 6275a 319945i bk6: 6016a 346770i bk7: 5935a 350523i bk8: 5997a 360709i bk9: 5966a 352939i bk10: 5945a 354532i bk11: 5856a 352917i bk12: 6827a 310290i bk13: 6632a 311281i bk14: 7139a 308686i bk15: 7134a 310742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326541
Row_Buffer_Locality_read = 0.326416
Row_Buffer_Locality_write = 0.398876
Bank_Level_Parallism = 12.157477
Bank_Level_Parallism_Col = 2.432809
Bank_Level_Parallism_Ready = 1.115669
write_to_read_ratio_blp_rw_average = 0.050797
GrpLevelPara = 2.081976 

BW Util details:
bwutil = 0.411462 
total_CMD = 1005265 
util_bw = 413628 
Wasted_Col = 462915 
Wasted_Row = 20265 
Idle = 108457 

BW Util Bottlenecks: 
RCDc_limit = 885682 
RCDWRc_limit = 718 
WTRc_limit = 12959 
RTWc_limit = 83417 
CCDLc_limit = 122433 
rwq = 0 
CCDLc_limit_alone = 116093 
WTRc_limit_alone = 12256 
RTWc_limit_alone = 77780 

Commands details: 
total_CMD = 1005265 
n_nop = 801465 
Read = 102737 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 69319 
n_pre = 69303 
n_ref = 0 
n_req = 102915 
total_req = 103407 

Dual Bus Interface Util: 
issued_total_row = 138622 
issued_total_col = 103407 
Row_Bus_Util =  0.137896 
CoL_Bus_Util = 0.102865 
Either_Row_CoL_Bus_Util = 0.202733 
Issued_on_Two_Bus_Simul_Util = 0.038029 
issued_two_Eff = 0.187581 
queue_avg = 42.063454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.0635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=797785 n_act=70600 n_pre=70584 n_ref_event=0 n_req=104028 n_rd=103860 n_rd_L2_A=0 n_write=0 n_wr_bk=611 bw_util=0.4157
n_activity=913927 dram_eff=0.4572
bk0: 6921a 288325i bk1: 6574a 302845i bk2: 6630a 302239i bk3: 6505a 314548i bk4: 6492a 295721i bk5: 6358a 309334i bk6: 6286a 319636i bk7: 5972a 336546i bk8: 6224a 319531i bk9: 6098a 332201i bk10: 5945a 332921i bk11: 5933a 336842i bk12: 6864a 282512i bk13: 6676a 293688i bk14: 7263a 277427i bk15: 7119a 287612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.321433
Row_Buffer_Locality_read = 0.321481
Row_Buffer_Locality_write = 0.291667
Bank_Level_Parallism = 12.438898
Bank_Level_Parallism_Col = 2.507797
Bank_Level_Parallism_Ready = 1.115627
write_to_read_ratio_blp_rw_average = 0.074508
GrpLevelPara = 2.136318 

BW Util details:
bwutil = 0.415695 
total_CMD = 1005265 
util_bw = 417884 
Wasted_Col = 471311 
Wasted_Row = 16268 
Idle = 99802 

BW Util Bottlenecks: 
RCDc_limit = 907606 
RCDWRc_limit = 774 
WTRc_limit = 12276 
RTWc_limit = 123725 
CCDLc_limit = 123524 
rwq = 0 
CCDLc_limit_alone = 114580 
WTRc_limit_alone = 11760 
RTWc_limit_alone = 115297 

Commands details: 
total_CMD = 1005265 
n_nop = 797785 
Read = 103860 
Write = 0 
L2_Alloc = 0 
L2_WB = 611 
n_act = 70600 
n_pre = 70584 
n_ref = 0 
n_req = 104028 
total_req = 104471 

Dual Bus Interface Util: 
issued_total_row = 141184 
issued_total_col = 104471 
Row_Bus_Util =  0.140445 
CoL_Bus_Util = 0.103924 
Either_Row_CoL_Bus_Util = 0.206393 
Issued_on_Two_Bus_Simul_Util = 0.037975 
issued_two_Eff = 0.183994 
queue_avg = 44.351276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.3513
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1005265 n_nop=796281 n_act=70317 n_pre=70301 n_ref_event=0 n_req=105065 n_rd=104885 n_rd_L2_A=0 n_write=0 n_wr_bk=672 bw_util=0.42
n_activity=912782 dram_eff=0.4626
bk0: 6913a 297269i bk1: 6990a 300770i bk2: 6527a 310441i bk3: 6656a 305699i bk4: 6371a 324445i bk5: 6423a 317026i bk6: 6216a 332001i bk7: 6156a 336749i bk8: 6100a 333148i bk9: 6231a 331771i bk10: 5972a 350342i bk11: 6074a 333617i bk12: 6886a 287066i bk13: 6761a 293203i bk14: 7283a 281443i bk15: 7326a 284849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330824
Row_Buffer_Locality_read = 0.330810
Row_Buffer_Locality_write = 0.338889
Bank_Level_Parallism = 12.362271
Bank_Level_Parallism_Col = 2.492976
Bank_Level_Parallism_Ready = 1.117126
write_to_read_ratio_blp_rw_average = 0.062396
GrpLevelPara = 2.128103 

BW Util details:
bwutil = 0.420017 
total_CMD = 1005265 
util_bw = 422228 
Wasted_Col = 464016 
Wasted_Row = 17698 
Idle = 101323 

BW Util Bottlenecks: 
RCDc_limit = 892235 
RCDWRc_limit = 777 
WTRc_limit = 12058 
RTWc_limit = 107623 
CCDLc_limit = 123633 
rwq = 0 
CCDLc_limit_alone = 115760 
WTRc_limit_alone = 11515 
RTWc_limit_alone = 100293 

Commands details: 
total_CMD = 1005265 
n_nop = 796281 
Read = 104885 
Write = 0 
L2_Alloc = 0 
L2_WB = 672 
n_act = 70317 
n_pre = 70301 
n_ref = 0 
n_req = 105065 
total_req = 105557 

Dual Bus Interface Util: 
issued_total_row = 140618 
issued_total_col = 105557 
Row_Bus_Util =  0.139882 
CoL_Bus_Util = 0.105004 
Either_Row_CoL_Bus_Util = 0.207889 
Issued_on_Two_Bus_Simul_Util = 0.036996 
issued_two_Eff = 0.177961 
queue_avg = 42.884720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105927, Miss = 52327, Miss_rate = 0.494, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 106360, Miss = 51874, Miss_rate = 0.488, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[2]: Access = 110626, Miss = 51979, Miss_rate = 0.470, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[3]: Access = 106526, Miss = 51878, Miss_rate = 0.487, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[4]: Access = 106152, Miss = 51219, Miss_rate = 0.483, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 109199, Miss = 53123, Miss_rate = 0.486, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[6]: Access = 109539, Miss = 51145, Miss_rate = 0.467, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[7]: Access = 105551, Miss = 52003, Miss_rate = 0.493, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[8]: Access = 105682, Miss = 51964, Miss_rate = 0.492, Pending_hits = 77, Reservation_fails = 1450
L2_cache_bank[9]: Access = 106459, Miss = 52049, Miss_rate = 0.489, Pending_hits = 53, Reservation_fails = 1712
L2_cache_bank[10]: Access = 107237, Miss = 51568, Miss_rate = 0.481, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[11]: Access = 105560, Miss = 51684, Miss_rate = 0.490, Pending_hits = 55, Reservation_fails = 94
L2_cache_bank[12]: Access = 106645, Miss = 52265, Miss_rate = 0.490, Pending_hits = 45, Reservation_fails = 6
L2_cache_bank[13]: Access = 107247, Miss = 48667, Miss_rate = 0.454, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 110875, Miss = 58021, Miss_rate = 0.523, Pending_hits = 346, Reservation_fails = 21
L2_cache_bank[15]: Access = 106164, Miss = 51335, Miss_rate = 0.484, Pending_hits = 61, Reservation_fails = 8
L2_cache_bank[16]: Access = 105988, Miss = 51627, Miss_rate = 0.487, Pending_hits = 98, Reservation_fails = 316
L2_cache_bank[17]: Access = 106600, Miss = 52593, Miss_rate = 0.493, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[18]: Access = 107019, Miss = 51561, Miss_rate = 0.482, Pending_hits = 61, Reservation_fails = 109
L2_cache_bank[19]: Access = 105930, Miss = 51252, Miss_rate = 0.484, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[20]: Access = 106985, Miss = 52658, Miss_rate = 0.492, Pending_hits = 22, Reservation_fails = 11
L2_cache_bank[21]: Access = 108510, Miss = 51257, Miss_rate = 0.472, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[22]: Access = 109953, Miss = 52301, Miss_rate = 0.476, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[23]: Access = 106687, Miss = 52636, Miss_rate = 0.493, Pending_hits = 44, Reservation_fails = 0
L2_total_cache_accesses = 2573421
L2_total_cache_misses = 1248986
L2_total_cache_miss_rate = 0.4853
L2_total_cache_pending_hits = 2216
L2_total_cache_reservation_fails = 3727
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1308173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1030881
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 217483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2096
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2558633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14788
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3727
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=2573421
icnt_total_pkts_simt_to_mem=2573421
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2573421
Req_Network_cycles = 391998
Req_Network_injected_packets_per_cycle =       6.5649 
Req_Network_conflicts_per_cycle =      14.5007
Req_Network_conflicts_per_cycle_util =      15.8146
Req_Bank_Level_Parallism =       7.1597
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      55.6912
Req_Network_out_buffer_full_per_cycle =       0.3995
Req_Network_out_buffer_avg_util =      30.6370

Reply_Network_injected_packets_num = 2573421
Reply_Network_cycles = 391998
Reply_Network_injected_packets_per_cycle =        6.5649
Reply_Network_conflicts_per_cycle =        2.9803
Reply_Network_conflicts_per_cycle_util =       3.2672
Reply_Bank_Level_Parallism =       7.1969
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2192
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2188
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 29 sec (2969 sec)
gpgpu_simulation_rate = 13003 (inst/sec)
gpgpu_simulation_rate = 132 (cycle/sec)
gpgpu_silicon_slowdown = 10340909x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5d30f51c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f510..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570c85fcdbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 11344
gpu_sim_insn = 2730335
gpu_ipc =     240.6854
gpu_tot_sim_cycle = 403342
gpu_tot_sim_insn = 41337255
gpu_tot_ipc =     102.4869
gpu_tot_issued_cta = 430
gpu_occupancy = 81.8485% 
gpu_tot_occupancy = 91.9974% 
max_total_param_size = 0
gpu_stall_dramfull = 1184619
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6669
partiton_level_parallism_total  =       6.5678
partiton_level_parallism_util =      13.1096
partiton_level_parallism_util_total  =       9.8306
L2_BW  =     291.2090 GB/Sec
L2_BW_total  =     286.8794 GB/Sec
gpu_total_sim_rate=13633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 103277, Miss = 57969, Miss_rate = 0.561, Pending_hits = 1314, Reservation_fails = 415481
	L1D_cache_core[1]: Access = 141008, Miss = 107593, Miss_rate = 0.763, Pending_hits = 1702, Reservation_fails = 571357
	L1D_cache_core[2]: Access = 126005, Miss = 89192, Miss_rate = 0.708, Pending_hits = 1677, Reservation_fails = 477291
	L1D_cache_core[3]: Access = 138193, Miss = 102680, Miss_rate = 0.743, Pending_hits = 1875, Reservation_fails = 592284
	L1D_cache_core[4]: Access = 122390, Miss = 81982, Miss_rate = 0.670, Pending_hits = 1787, Reservation_fails = 457089
	L1D_cache_core[5]: Access = 88690, Miss = 53665, Miss_rate = 0.605, Pending_hits = 1199, Reservation_fails = 446601
	L1D_cache_core[6]: Access = 122853, Miss = 84735, Miss_rate = 0.690, Pending_hits = 1509, Reservation_fails = 519060
	L1D_cache_core[7]: Access = 100175, Miss = 61050, Miss_rate = 0.609, Pending_hits = 1241, Reservation_fails = 509424
	L1D_cache_core[8]: Access = 105140, Miss = 58459, Miss_rate = 0.556, Pending_hits = 1254, Reservation_fails = 429140
	L1D_cache_core[9]: Access = 139915, Miss = 103614, Miss_rate = 0.741, Pending_hits = 2101, Reservation_fails = 565993
	L1D_cache_core[10]: Access = 136541, Miss = 98699, Miss_rate = 0.723, Pending_hits = 1794, Reservation_fails = 540751
	L1D_cache_core[11]: Access = 121063, Miss = 77293, Miss_rate = 0.638, Pending_hits = 1551, Reservation_fails = 435553
	L1D_cache_core[12]: Access = 136883, Miss = 101317, Miss_rate = 0.740, Pending_hits = 1973, Reservation_fails = 578205
	L1D_cache_core[13]: Access = 129104, Miss = 93495, Miss_rate = 0.724, Pending_hits = 1596, Reservation_fails = 523043
	L1D_cache_core[14]: Access = 123443, Miss = 87433, Miss_rate = 0.708, Pending_hits = 1527, Reservation_fails = 479244
	L1D_cache_core[15]: Access = 122035, Miss = 80667, Miss_rate = 0.661, Pending_hits = 1512, Reservation_fails = 505914
	L1D_cache_core[16]: Access = 140582, Miss = 105378, Miss_rate = 0.750, Pending_hits = 1922, Reservation_fails = 557059
	L1D_cache_core[17]: Access = 120428, Miss = 78758, Miss_rate = 0.654, Pending_hits = 1557, Reservation_fails = 454151
	L1D_cache_core[18]: Access = 122338, Miss = 87003, Miss_rate = 0.711, Pending_hits = 1955, Reservation_fails = 493732
	L1D_cache_core[19]: Access = 140080, Miss = 105158, Miss_rate = 0.751, Pending_hits = 1866, Reservation_fails = 538794
	L1D_cache_core[20]: Access = 122947, Miss = 83231, Miss_rate = 0.677, Pending_hits = 1795, Reservation_fails = 451048
	L1D_cache_core[21]: Access = 119506, Miss = 82963, Miss_rate = 0.694, Pending_hits = 1721, Reservation_fails = 536130
	L1D_cache_core[22]: Access = 139899, Miss = 105417, Miss_rate = 0.754, Pending_hits = 1903, Reservation_fails = 569271
	L1D_cache_core[23]: Access = 105145, Miss = 62286, Miss_rate = 0.592, Pending_hits = 1394, Reservation_fails = 425910
	L1D_cache_core[24]: Access = 119919, Miss = 78400, Miss_rate = 0.654, Pending_hits = 1671, Reservation_fails = 484838
	L1D_cache_core[25]: Access = 123668, Miss = 86334, Miss_rate = 0.698, Pending_hits = 1715, Reservation_fails = 461073
	L1D_cache_core[26]: Access = 139478, Miss = 99112, Miss_rate = 0.711, Pending_hits = 1791, Reservation_fails = 478252
	L1D_cache_core[27]: Access = 137082, Miss = 100331, Miss_rate = 0.732, Pending_hits = 1979, Reservation_fails = 581851
	L1D_cache_core[28]: Access = 122644, Miss = 85618, Miss_rate = 0.698, Pending_hits = 1641, Reservation_fails = 478362
	L1D_cache_core[29]: Access = 136104, Miss = 99125, Miss_rate = 0.728, Pending_hits = 1936, Reservation_fails = 521507
	L1D_total_cache_accesses = 3746535
	L1D_total_cache_misses = 2598957
	L1D_total_cache_miss_rate = 0.6937
	L1D_total_cache_pending_hits = 50458
	L1D_total_cache_reservation_fails = 15078408
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.238
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1047027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2345002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15076991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 253897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 50458
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3696384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50151

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 940183
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14136808
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1417
ctas_completed 430, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4279, 761, 768, 761, 775, 768, 768, 775, 976, 983, 962, 983, 976, 995, 1009, 976, 1831, 1812, 1831, 1812, 1793, 1793, 1812, 1824, 1819, 1800, 1838, 1800, 1793, 1831, 1812, 1812, 
gpgpu_n_tot_thrd_icount = 51302496
gpgpu_n_tot_w_icount = 1603203
gpgpu_n_stall_shd_mem = 3264802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2598899
gpgpu_n_mem_write_global = 50151
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8371375
gpgpu_n_store_insn = 382079
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 385280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3038674
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 226128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626064	W0_Idle:498429	W0_Scoreboard:40969168	W1:5208	W2:7163	W3:4895	W4:8017	W5:8800	W6:13704	W7:9895	W8:9191	W9:11229	W10:22961	W11:28496	W12:8527	W13:8571	W14:14418	W15:10995	W16:9212	W17:16827	W18:13258	W19:11030	W20:18154	W21:12178	W22:13465	W23:13175	W24:13666	W25:15990	W26:46052	W27:74610	W28:65151	W29:77465	W30:73446	W31:72915	W32:884539
single_issue_nums: WS0:402663	WS1:398220	WS2:402126	WS3:400194	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20791192 {8:2598899,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2006040 {40:50151,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103955960 {40:2598899,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 401208 {8:50151,}
maxmflatency = 8450 
max_icnt2mem_latency = 4972 
maxmrqlatency = 6177 
max_icnt2sh_latency = 506 
averagemflatency = 1018 
avg_icnt2mem_latency = 487 
avg_mrq_latency = 163 
avg_icnt2sh_latency = 9 
mrq_lat_table:194017 	8102 	17819 	36326 	71553 	122191 	209596 	323443 	238042 	23421 	6750 	3574 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	154869 	999501 	439994 	793050 	211360 	50269 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	471839 	447067 	483568 	316839 	600189 	247839 	80925 	784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1650528 	336981 	274723 	198682 	111896 	57584 	15123 	3533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	124 	15 	250 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        60        50        52        60        62        64        64        64        64        14        36        14        22        26        24 
dram[1]:        64        64        58        58        54        54        60        60        64        64        16        33        17        17        22        35 
dram[2]:        59        61        50        50        48        48        64        64        63        64        24        24        15        16        26        19 
dram[3]:        64        64        58        58        61        55        64        61        64        64        24        16        18        11        18        23 
dram[4]:        64        59        59        46        52        64        59        61        64        64        21        24        15        18        14        28 
dram[5]:        64        64        60        58        56        56        58        62        64        64        20        20        24        12        16        22 
dram[6]:        60        63        54        54        48        48        64        64        64        64        31        20        17        12        16        36 
dram[7]:        64        64        58        58        60        64        64        64        62        64        32        32        16        14        29        20 
dram[8]:        59        59        49        58        59        59        64        60        64        64        15        13        10        17        18        16 
dram[9]:        64        64        49        49        51        52        58        62        62        64        17        28        12        14        19        30 
dram[10]:        60        64        34        36        48        48        64        64        63        64        23        24        19        16        26        26 
dram[11]:        64        64        49        49        54        60        63        64        51        60        36        25        14        16        19        20 
maximum service time to same row:
dram[0]:      6872      6797      6575      6576      6784      6849      6924      6982      7027      7135      6887      6880      6907      6896      6778      6778 
dram[1]:      6618      6862      6561      6587      6601      6601      6781      7830      7025      7078      6678      6669     13056      6783      6668      6763 
dram[2]:      6629      6677      6672      6674      6677      6626      6874      9278      6926      7120      6676      6676      6758      6761      6670      6676 
dram[3]:      6702      6713      6593      6641      6777      6709     19901      6975      7080      7228      6886      6759      6838      6886      6779      6735 
dram[4]:      6865      6718      6775      6520      6701      6869      6898      6927      7066      7096      6776      6782      6874      6856      6817      6753 
dram[5]:      6669      6633      6464      6446      6662      6668      6849      6919      7023      7085      6776      6665      6804      6826      6659      6802 
dram[6]:      6731      6743      6713      6724      6775      6729     11088     21152      7021      7088      6766      6737      6865      6827      6729      6774 
dram[7]:      6717     10092      6609      6591      6733      6827      6972      7002      7111      7238      6738      6829      6935      6877      6721      6716 
dram[8]:      6726      6748      6528      6701      6761      6752      6945      6899      7056      7143      6760      6754      6871      6867      6865      6747 
dram[9]:      6590      6700      6426      6428      6583      6610      6879      6942      7071      7141      6593      6698      6734      6793      6657      6559 
dram[10]:      6628      6754      6517      6569      6697      6616      6776     17636      7027      7067      6614      6614      6756      6779      6615      6697 
dram[11]:      6759      6685      6548      6551      6681      6779     26542      7029      6685      6657      6678      6684      6822      6891      6676      6730 
average row accesses per activate:
dram[0]:  1.672874  1.619340  1.424018  1.421512  1.411427  1.439360  1.369832  1.388422  1.427674  1.385087  1.393504  1.396105  1.510596  1.541723  1.705909  1.688121 
dram[1]:  1.587494  1.634320  1.476234  1.471784  1.419978  1.440727  1.395397  1.418056  1.428208  1.400000  1.404998  1.407046  1.496860  1.531637  1.640814  1.678831 
dram[2]:  1.620201  1.628050  1.478180  1.532798  1.434645  1.467271  1.391626  1.421183  1.390761  1.434355  1.401230  1.408097  1.496036  1.555803  1.646697  1.626118 
dram[3]:  1.552042  1.633287  1.430254  1.494836  1.422237  1.413550  1.427771  1.408684  1.392207  1.403811  1.402054  1.433246  1.492338  1.503464  1.627540  1.653206 
dram[4]:  1.641649  1.643514  1.473636  1.454854  1.432160  1.432277  1.383681  1.400046  1.404648  1.397874  1.405996  1.419088  1.520055  1.491201  1.632535  1.644270 
dram[5]:  1.595119  1.618324  1.473612  1.485421  1.430875  1.442419  1.434256  1.403676  1.402674  1.411016  1.421970  1.394450  1.489490  1.496185  1.624663  1.632280 
dram[6]:  1.620883  1.509045  1.474026  1.443152  1.464823  1.405387  1.440093  1.374019  1.411281  1.386331  1.406062  1.390974  1.498882  1.455855  1.645698  1.586982 
dram[7]:  1.782638  1.642105  1.521407  1.427838  1.503559  1.403846  1.456904  1.363034  1.431921  1.370998  1.439354  1.359442  1.608969  1.531805  1.771441  1.605773 
dram[8]:  1.663072  1.615837  1.476728  1.474399  1.441599  1.434392  1.394617  1.388751  1.391927  1.430896  1.407505  1.400649  1.529758  1.504772  1.609583  1.651673 
dram[9]:  1.635355  1.624712  1.510023  1.496988  1.405849  1.422860  1.408569  1.383772  1.418401  1.404426  1.428400  1.397947  1.535818  1.490860  1.607119  1.660994 
dram[10]:  1.651272  1.594588  1.494382  1.474255  1.405691  1.406346  1.424751  1.374137  1.420680  1.408965  1.367925  1.382661  1.520097  1.509866  1.607526  1.623394 
dram[11]:  1.581243  1.669027  1.472360  1.496646  1.438387  1.446942  1.411765  1.423682  1.408126  1.443363  1.414831  1.400830  1.561558  1.511757  1.642746  1.656760 
average row locality = 1254950/842634 = 1.489318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7257      7096      6327      6340      6391      6470      6030      6116      6139      5870      5921      5879      6833      6825      7601      7451 
dram[1]:      7033      7103      6472      6424      6381      6407      6123      6126      6177      5915      5960      5911      6663      6791      7320      7383 
dram[2]:      7069      7118      6351      6667      6333      6628      6016      6320      5901      6271      5923      6052      6595      6986      7206      7249 
dram[3]:      6702      7074      6303      6496      6440      6415      6118      6132      5967      6115      5869      6001      6710      6715      7186      7222 
dram[4]:      7065      7124      6439      6412      6377      6451      6037      6121      6165      6050      6050      6007      6658      6768      7339      7298 
dram[5]:      6973      7006      6434      6504      6468      6477      6163      6033      5981      6097      5877      5879      6650      6657      7211      7212 
dram[6]:      7214      6488      6565      6067      6610      6197      6214      5775      6005      5781      5845      5671      6693      6255      7307      6612 
dram[7]:      7879      6993      7162      6386      7171      6412      6795      5966      6657      5909      6598      5745      7665      6801      8235      7267 
dram[8]:      7063      7110      6392      6607      6407      6537      6114      6148      5931      6243      5889      6041      6747      6767      7232      7284 
dram[9]:      6904      7020      6461      6445      6334      6287      6016      5935      5997      5966      5945      5856      6871      6676      7203      7198 
dram[10]:      6981      6634      6634      6513      6512      6372      6286      5972      6224      6098      5945      5933      6908      6720      7327      7183 
dram[11]:      6969      7050      6535      6676      6375      6424      6216      6156      6100      6231      5972      6074      6924      6801      7347      7390 
total dram reads = 1252916
bank skew: 8235/5671 = 1.45
chip skew: 109641/101299 = 1.08
number of total write accesses:
dram[0]:        80        81        65        66        27        40         0         0         0         0         0         0        40        41        81        85 
dram[1]:        95        81        72        70        43        40         0         0         0         0         0         0        40        43        78        92 
dram[2]:        83        79        68        63        44        28         0         0         0         0         0         0        40        45        82        83 
dram[3]:        82        78        52        67        28        44         0         0         0         0         0         0        40        47        88        93 
dram[4]:        86        86        68        66        36        40         0         0         0         0         0         0        42        42        93        71 
dram[5]:        78        91        62        65        42        41         0         0         0         0         0         0        41        40        83        73 
dram[6]:        75        73        65        52        43        47         0         0         0         0         0         0        40        43        70        78 
dram[7]:        89        93        63        59        40        45         0         0         0         0         0         0        50        51        96        75 
dram[8]:        93        98        68        62        44        44         0         0         0         0         0         0        49        45        85        82 
dram[9]:        82       107        66        61        45        48         0         0         0         0         0         0        44        47        81        89 
dram[10]:        84        84        61        60        36        40         0         0         0         0         0         0        49        54        78        73 
dram[11]:        89        76        67        66        39        45         0         0         0         0         0         0        55        52        90        93 
total dram writes = 7618
min_bank_accesses = 0!
chip skew: 672/586 = 1.15
average mf latency per bank:
dram[0]:       3399      2345      3180      2167      3212      2183      3174      2174      3337      2233      3297      2299      3271      2311      3375      2364
dram[1]:       1919      1971      1820      1848      2066      1836      1770      1783      1832      1859      1846      1865      1893      1873      1947      1945
dram[2]:       2046      2433      1925      2228      1978      2193      1899      2159      1972      2230      1961      2217      2045      2306      2089      2448
dram[3]:       2082      1883      1891      1742      1891      1758      1831      1764      1907      1809      1914      1798      1956      1831      2109      1896
dram[4]:       2326      2006      2183      1853      2146      1890      2157      1832      2248      1919      2259      1904      2275      1917      2283      2016
dram[5]:       1841      1769      1692      1660      1731      1677      1673      1647      1741      1708      1752      1708      1789      1737      1854      1768
dram[6]:       1736      1963      1674      1799      1704      1757      1658      1711      1713      1789      1727      1789      1748      1875      1820      2011
dram[7]:       4750      2405      4306      2228      4229      2220      4305      2211      4421      2287      4449      2302      4502      2311      4740      2426
dram[8]:       2023      1789      1911      1722      1880      1701      1857      1705      1950      1744      1953      1742      1987      1784      2014      1851
dram[9]:       2163      1873      1988      1788      1996      1831      1991      1769      2012      1813      2060      1837      2029      1823      2115      1923
dram[10]:       2386      2234      2203      1937      2178      1937      2203      1903      2195      1960      2288      1961      2213      2043      2333      2159
dram[11]:       1934      2155      1783      1950      1790      1981      1737      1938      1791      1990      1822      2011      1900      2037      1952      2090
maximum mf latency per bank:
dram[0]:       7353      7259      5696      4214      5932      4123      6028      4166      6017      4025      5811      3961      5986      5518      7948      5752
dram[1]:       3603      6288      4333      5980      3447      3446      3074      3316      3781      3536      3121      3527      4924      4040      5081      6651
dram[2]:       4336      6985      3354      4073      5328      4491      3330      4261      3310      4278      3395      4251      4945      6318      4631      6453
dram[3]:       4616      4844      3462      3597      3629      3378      3591      3357      3555      3400      3631      3498      3694      3655      5432      4157
dram[4]:       6567      6039      4309      4008      4404      3700      4474      3881      4632      3618      4381      4003      5596      3604      5039      6291
dram[5]:       3357      3370      3684      3608      3241      3630      3702      3251      3528      3710      3458      3363      3634      4255      3767      3420
dram[6]:       3369      4191      5299      4624      3656      3483      3201      3486      3372      3487      3939      3402      4219      3486      4861      6072
dram[7]:       8366      5837      6148      4482      6147      4439      6177      4384      5901      4352      6017      4082      7599      7441      8450      6743
dram[8]:       5516      3674      3805      3349      3701      3370      3475      3384      3728      3155      3692      3280      4563      4758      4199      4350
dram[9]:       7064      4855      7144      3944      3722      4488      3724      3289      3736      3399      3749      3716      3736      3552      3901      4437
dram[10]:       6793      5614      4981      3480      4942      3652      4908      3381      4857      3477      4772      3709      5322      5093      5298      5206
dram[11]:       4992      6729      3623      4005      3535      3894      3412      4060      3585      3982      3652      3940      4934      4501      4044      4806

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=825743 n_act=70382 n_pre=70366 n_ref_event=0 n_req=104704 n_rd=104546 n_rd_L2_A=0 n_write=0 n_wr_bk=606 bw_util=0.4066
n_activity=915097 dram_eff=0.4596
bk0: 7257a 327071i bk1: 7096a 325701i bk2: 6327a 340462i bk3: 6340a 354474i bk4: 6391a 335740i bk5: 6470a 347142i bk6: 6030a 363633i bk7: 6116a 358998i bk8: 6139a 368124i bk9: 5870a 382790i bk10: 5921a 380190i bk11: 5879a 375552i bk12: 6833a 333141i bk13: 6825a 326504i bk14: 7601a 306799i bk15: 7451a 311185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327896
Row_Buffer_Locality_read = 0.327923
Row_Buffer_Locality_write = 0.310127
Bank_Level_Parallism = 12.284327
Bank_Level_Parallism_Col = 2.437204
Bank_Level_Parallism_Ready = 1.121281
write_to_read_ratio_blp_rw_average = 0.051253
GrpLevelPara = 2.095460 

BW Util details:
bwutil = 0.406638 
total_CMD = 1034354 
util_bw = 420608 
Wasted_Col = 467806 
Wasted_Row = 17163 
Idle = 128777 

BW Util Bottlenecks: 
RCDc_limit = 899824 
RCDWRc_limit = 729 
WTRc_limit = 11850 
RTWc_limit = 84419 
CCDLc_limit = 120880 
rwq = 0 
CCDLc_limit_alone = 114741 
WTRc_limit_alone = 11306 
RTWc_limit_alone = 78824 

Commands details: 
total_CMD = 1034354 
n_nop = 825743 
Read = 104546 
Write = 0 
L2_Alloc = 0 
L2_WB = 606 
n_act = 70382 
n_pre = 70366 
n_ref = 0 
n_req = 104704 
total_req = 105152 

Dual Bus Interface Util: 
issued_total_row = 140748 
issued_total_col = 105152 
Row_Bus_Util =  0.136073 
CoL_Bus_Util = 0.101660 
Either_Row_CoL_Bus_Util = 0.201682 
Issued_on_Two_Bus_Simul_Util = 0.036051 
issued_two_Eff = 0.178749 
queue_avg = 41.748146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7481
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=828004 n_act=70034 n_pre=70018 n_ref_event=0 n_req=104364 n_rd=104189 n_rd_L2_A=0 n_write=0 n_wr_bk=654 bw_util=0.4054
n_activity=911962 dram_eff=0.4599
bk0: 7033a 332521i bk1: 7103a 338336i bk2: 6472a 347540i bk3: 6424a 336283i bk4: 6381a 348054i bk5: 6407a 351614i bk6: 6123a 371659i bk7: 6126a 370749i bk8: 6177a 364853i bk9: 5915a 384562i bk10: 5960a 380816i bk11: 5911a 382332i bk12: 6663a 331503i bk13: 6791a 336247i bk14: 7320a 309751i bk15: 7383a 316669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329041
Row_Buffer_Locality_read = 0.328854
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 12.263998
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.121984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.405443 
total_CMD = 1034354 
util_bw = 419372 
Wasted_Col = 464340 
Wasted_Row = 17982 
Idle = 132660 

BW Util Bottlenecks: 
RCDc_limit = 892886 
RCDWRc_limit = 672 
WTRc_limit = 11606 
RTWc_limit = 102996 
CCDLc_limit = 123800 
rwq = 0 
CCDLc_limit_alone = 116304 
WTRc_limit_alone = 10995 
RTWc_limit_alone = 96111 

Commands details: 
total_CMD = 1034354 
n_nop = 828004 
Read = 104189 
Write = 0 
L2_Alloc = 0 
L2_WB = 654 
n_act = 70034 
n_pre = 70018 
n_ref = 0 
n_req = 104364 
total_req = 104843 

Dual Bus Interface Util: 
issued_total_row = 140052 
issued_total_col = 104843 
Row_Bus_Util =  0.135400 
CoL_Bus_Util = 0.101361 
Either_Row_CoL_Bus_Util = 0.199496 
Issued_on_Two_Bus_Simul_Util = 0.037265 
issued_two_Eff = 0.186794 
queue_avg = 41.693542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.6935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=827275 n_act=70068 n_pre=70052 n_ref_event=0 n_req=104846 n_rd=104685 n_rd_L2_A=0 n_write=0 n_wr_bk=615 bw_util=0.4072
n_activity=912548 dram_eff=0.4616
bk0: 7069a 326700i bk1: 7118a 321277i bk2: 6351a 351709i bk3: 6667a 331145i bk4: 6333a 334483i bk5: 6628a 341580i bk6: 6016a 370154i bk7: 6320a 348135i bk8: 5901a 379580i bk9: 6271a 355069i bk10: 5923a 377418i bk11: 6052a 365621i bk12: 6595a 326140i bk13: 6986a 317049i bk14: 7206a 322385i bk15: 7249a 307324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.331801
Row_Buffer_Locality_read = 0.331662
Row_Buffer_Locality_write = 0.422360
Bank_Level_Parallism = 12.398086
Bank_Level_Parallism_Col = 2.525976
Bank_Level_Parallism_Ready = 1.124733
write_to_read_ratio_blp_rw_average = 0.073120
GrpLevelPara = 2.146145 

BW Util details:
bwutil = 0.407211 
total_CMD = 1034354 
util_bw = 421200 
Wasted_Col = 463397 
Wasted_Row = 17756 
Idle = 132001 

BW Util Bottlenecks: 
RCDc_limit = 891011 
RCDWRc_limit = 626 
WTRc_limit = 11544 
RTWc_limit = 123815 
CCDLc_limit = 124321 
rwq = 0 
CCDLc_limit_alone = 115396 
WTRc_limit_alone = 10949 
RTWc_limit_alone = 115485 

Commands details: 
total_CMD = 1034354 
n_nop = 827275 
Read = 104685 
Write = 0 
L2_Alloc = 0 
L2_WB = 615 
n_act = 70068 
n_pre = 70052 
n_ref = 0 
n_req = 104846 
total_req = 105300 

Dual Bus Interface Util: 
issued_total_row = 140120 
issued_total_col = 105300 
Row_Bus_Util =  0.135466 
CoL_Bus_Util = 0.101803 
Either_Row_CoL_Bus_Util = 0.200201 
Issued_on_Two_Bus_Simul_Util = 0.037068 
issued_two_Eff = 0.185152 
queue_avg = 43.737740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.7377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=828205 n_act=69983 n_pre=69967 n_ref_event=0 n_req=103628 n_rd=103465 n_rd_L2_A=0 n_write=0 n_wr_bk=619 bw_util=0.4025
n_activity=913237 dram_eff=0.4559
bk0: 6702a 351473i bk1: 7074a 325686i bk2: 6303a 359790i bk3: 6496a 357060i bk4: 6440a 346455i bk5: 6415a 345002i bk6: 6118a 380446i bk7: 6132a 367767i bk8: 5967a 385165i bk9: 6115a 358846i bk10: 5869a 388309i bk11: 6001a 388334i bk12: 6710a 336389i bk13: 6715a 338163i bk14: 7186a 320489i bk15: 7222a 325666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324767
Row_Buffer_Locality_read = 0.324680
Row_Buffer_Locality_write = 0.380368
Bank_Level_Parallism = 12.160688
Bank_Level_Parallism_Col = 2.414750
Bank_Level_Parallism_Ready = 1.107315
write_to_read_ratio_blp_rw_average = 0.047088
GrpLevelPara = 2.077112 

BW Util details:
bwutil = 0.402508 
total_CMD = 1034354 
util_bw = 416336 
Wasted_Col = 468615 
Wasted_Row = 18507 
Idle = 130896 

BW Util Bottlenecks: 
RCDc_limit = 900015 
RCDWRc_limit = 681 
WTRc_limit = 11781 
RTWc_limit = 81264 
CCDLc_limit = 121629 
rwq = 0 
CCDLc_limit_alone = 115504 
WTRc_limit_alone = 11136 
RTWc_limit_alone = 75784 

Commands details: 
total_CMD = 1034354 
n_nop = 828205 
Read = 103465 
Write = 0 
L2_Alloc = 0 
L2_WB = 619 
n_act = 69983 
n_pre = 69967 
n_ref = 0 
n_req = 103628 
total_req = 104084 

Dual Bus Interface Util: 
issued_total_row = 139950 
issued_total_col = 104084 
Row_Bus_Util =  0.135302 
CoL_Bus_Util = 0.100627 
Either_Row_CoL_Bus_Util = 0.199302 
Issued_on_Two_Bus_Simul_Util = 0.036627 
issued_two_Eff = 0.183775 
queue_avg = 40.076214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.0762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=825878 n_act=70329 n_pre=70313 n_ref_event=0 n_req=104527 n_rd=104361 n_rd_L2_A=0 n_write=0 n_wr_bk=630 bw_util=0.406
n_activity=913537 dram_eff=0.4597
bk0: 7065a 315130i bk1: 7124a 319927i bk2: 6439a 345048i bk3: 6412a 343410i bk4: 6377a 340570i bk5: 6451a 329800i bk6: 6037a 359169i bk7: 6121a 361819i bk8: 6165a 345841i bk9: 6050a 355242i bk10: 6050a 359718i bk11: 6007a 371266i bk12: 6658a 329551i bk13: 6768a 312137i bk14: 7339a 309663i bk15: 7298a 302093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327265
Row_Buffer_Locality_read = 0.327277
Row_Buffer_Locality_write = 0.319277
Bank_Level_Parallism = 12.463964
Bank_Level_Parallism_Col = 2.475016
Bank_Level_Parallism_Ready = 1.110152
write_to_read_ratio_blp_rw_average = 0.062223
GrpLevelPara = 2.120194 

BW Util details:
bwutil = 0.406016 
total_CMD = 1034354 
util_bw = 419964 
Wasted_Col = 467151 
Wasted_Row = 16490 
Idle = 130749 

BW Util Bottlenecks: 
RCDc_limit = 899533 
RCDWRc_limit = 711 
WTRc_limit = 11143 
RTWc_limit = 105112 
CCDLc_limit = 123027 
rwq = 0 
CCDLc_limit_alone = 115146 
WTRc_limit_alone = 10549 
RTWc_limit_alone = 97825 

Commands details: 
total_CMD = 1034354 
n_nop = 825878 
Read = 104361 
Write = 0 
L2_Alloc = 0 
L2_WB = 630 
n_act = 70329 
n_pre = 70313 
n_ref = 0 
n_req = 104527 
total_req = 104991 

Dual Bus Interface Util: 
issued_total_row = 140642 
issued_total_col = 104991 
Row_Bus_Util =  0.135971 
CoL_Bus_Util = 0.101504 
Either_Row_CoL_Bus_Util = 0.201552 
Issued_on_Two_Bus_Simul_Util = 0.035923 
issued_two_Eff = 0.178232 
queue_avg = 42.439663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=827941 n_act=69870 n_pre=69854 n_ref_event=0 n_req=103783 n_rd=103622 n_rd_L2_A=0 n_write=0 n_wr_bk=616 bw_util=0.4031
n_activity=913071 dram_eff=0.4566
bk0: 6973a 328692i bk1: 7006a 331911i bk2: 6434a 358088i bk3: 6504a 326256i bk4: 6468a 328016i bk5: 6477a 325897i bk6: 6163a 363749i bk7: 6033a 371237i bk8: 5981a 364453i bk9: 6097a 354699i bk10: 5877a 385186i bk11: 5879a 372514i bk12: 6650a 330268i bk13: 6657a 332001i bk14: 7211a 321140i bk15: 7212a 324014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326865
Row_Buffer_Locality_read = 0.326909
Row_Buffer_Locality_write = 0.298137
Bank_Level_Parallism = 12.330907
Bank_Level_Parallism_Col = 2.383950
Bank_Level_Parallism_Ready = 1.113632
write_to_read_ratio_blp_rw_average = 0.036539
GrpLevelPara = 2.061841 

BW Util details:
bwutil = 0.403104 
total_CMD = 1034354 
util_bw = 416952 
Wasted_Col = 467949 
Wasted_Row = 18772 
Idle = 130681 

BW Util Bottlenecks: 
RCDc_limit = 896605 
RCDWRc_limit = 719 
WTRc_limit = 11453 
RTWc_limit = 63538 
CCDLc_limit = 119129 
rwq = 0 
CCDLc_limit_alone = 114074 
WTRc_limit_alone = 10828 
RTWc_limit_alone = 59108 

Commands details: 
total_CMD = 1034354 
n_nop = 827941 
Read = 103622 
Write = 0 
L2_Alloc = 0 
L2_WB = 616 
n_act = 69870 
n_pre = 69854 
n_ref = 0 
n_req = 103783 
total_req = 104238 

Dual Bus Interface Util: 
issued_total_row = 139724 
issued_total_col = 104238 
Row_Bus_Util =  0.135083 
CoL_Bus_Util = 0.100776 
Either_Row_CoL_Bus_Util = 0.199557 
Issued_on_Two_Bus_Simul_Util = 0.036302 
issued_two_Eff = 0.181912 
queue_avg = 40.159889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.1599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=831842 n_act=68985 n_pre=68969 n_ref_event=0 n_req=101451 n_rd=101299 n_rd_L2_A=0 n_write=0 n_wr_bk=586 bw_util=0.394
n_activity=905480 dram_eff=0.4501
bk0: 7214a 338586i bk1: 6488a 345305i bk2: 6565a 347592i bk3: 6067a 369958i bk4: 6610a 332796i bk5: 6197a 349863i bk6: 6214a 370548i bk7: 5775a 391486i bk8: 6005a 376523i bk9: 5781a 388176i bk10: 5845a 393262i bk11: 5671a 410596i bk12: 6693a 337930i bk13: 6255a 360365i bk14: 7307a 323957i bk15: 6612a 352962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320115
Row_Buffer_Locality_read = 0.320161
Row_Buffer_Locality_write = 0.289474
Bank_Level_Parallism = 12.154358
Bank_Level_Parallism_Col = 2.444552
Bank_Level_Parallism_Ready = 1.112120
write_to_read_ratio_blp_rw_average = 0.059985
GrpLevelPara = 2.094933 

BW Util details:
bwutil = 0.394004 
total_CMD = 1034354 
util_bw = 407540 
Wasted_Col = 466168 
Wasted_Row = 20722 
Idle = 139924 

BW Util Bottlenecks: 
RCDc_limit = 893493 
RCDWRc_limit = 732 
WTRc_limit = 11607 
RTWc_limit = 98665 
CCDLc_limit = 118844 
rwq = 0 
CCDLc_limit_alone = 111906 
WTRc_limit_alone = 11028 
RTWc_limit_alone = 92306 

Commands details: 
total_CMD = 1034354 
n_nop = 831842 
Read = 101299 
Write = 0 
L2_Alloc = 0 
L2_WB = 586 
n_act = 68985 
n_pre = 68969 
n_ref = 0 
n_req = 101451 
total_req = 101885 

Dual Bus Interface Util: 
issued_total_row = 137954 
issued_total_col = 101885 
Row_Bus_Util =  0.133372 
CoL_Bus_Util = 0.098501 
Either_Row_CoL_Bus_Util = 0.195786 
Issued_on_Two_Bus_Simul_Util = 0.036087 
issued_two_Eff = 0.184320 
queue_avg = 40.108963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=818988 n_act=72506 n_pre=72490 n_ref_event=0 n_req=109822 n_rd=109641 n_rd_L2_A=0 n_write=0 n_wr_bk=661 bw_util=0.4266
n_activity=923374 dram_eff=0.4778
bk0: 7879a 272566i bk1: 6993a 298336i bk2: 7162a 287591i bk3: 6386a 343783i bk4: 7171a 288506i bk5: 6412a 323368i bk6: 6795a 310509i bk7: 5966a 352987i bk8: 6657a 319648i bk9: 5909a 353102i bk10: 6598a 320885i bk11: 5745a 370757i bk12: 7665a 262241i bk13: 6801a 300337i bk14: 8235a 257031i bk15: 7267a 274550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.339877
Row_Buffer_Locality_read = 0.339718
Row_Buffer_Locality_write = 0.436464
Bank_Level_Parallism = 12.803632
Bank_Level_Parallism_Col = 2.583498
Bank_Level_Parallism_Ready = 1.126341
write_to_read_ratio_blp_rw_average = 0.080359
GrpLevelPara = 2.177431 

BW Util details:
bwutil = 0.426554 
total_CMD = 1034354 
util_bw = 441208 
Wasted_Col = 463737 
Wasted_Row = 11079 
Idle = 118330 

BW Util Bottlenecks: 
RCDc_limit = 902861 
RCDWRc_limit = 649 
WTRc_limit = 12493 
RTWc_limit = 137431 
CCDLc_limit = 133709 
rwq = 0 
CCDLc_limit_alone = 123687 
WTRc_limit_alone = 11811 
RTWc_limit_alone = 128091 

Commands details: 
total_CMD = 1034354 
n_nop = 818988 
Read = 109641 
Write = 0 
L2_Alloc = 0 
L2_WB = 661 
n_act = 72506 
n_pre = 72490 
n_ref = 0 
n_req = 109822 
total_req = 110302 

Dual Bus Interface Util: 
issued_total_row = 144996 
issued_total_col = 110302 
Row_Bus_Util =  0.140180 
CoL_Bus_Util = 0.106639 
Either_Row_CoL_Bus_Util = 0.208213 
Issued_on_Two_Bus_Simul_Util = 0.038606 
issued_two_Eff = 0.185415 
queue_avg = 48.466194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4662
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=825962 n_act=70332 n_pre=70316 n_ref_event=0 n_req=104701 n_rd=104512 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.4068
n_activity=912872 dram_eff=0.4609
bk0: 7063a 325621i bk1: 7110a 324185i bk2: 6392a 352932i bk3: 6607a 333435i bk4: 6407a 342270i bk5: 6537a 332708i bk6: 6114a 355938i bk7: 6148a 358595i bk8: 5931a 374017i bk9: 6243a 353526i bk10: 5889a 381434i bk11: 6041a 365505i bk12: 6747a 335827i bk13: 6767a 325110i bk14: 7232a 314178i bk15: 7284a 316418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.328354
Row_Buffer_Locality_read = 0.328278
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 12.348061
Bank_Level_Parallism_Col = 2.493736
Bank_Level_Parallism_Ready = 1.123524
write_to_read_ratio_blp_rw_average = 0.065119
GrpLevelPara = 2.128669 

BW Util details:
bwutil = 0.406754 
total_CMD = 1034354 
util_bw = 420728 
Wasted_Col = 467005 
Wasted_Row = 16795 
Idle = 129826 

BW Util Bottlenecks: 
RCDc_limit = 898195 
RCDWRc_limit = 778 
WTRc_limit = 13581 
RTWc_limit = 108881 
CCDLc_limit = 122841 
rwq = 0 
CCDLc_limit_alone = 114648 
WTRc_limit_alone = 12856 
RTWc_limit_alone = 101413 

Commands details: 
total_CMD = 1034354 
n_nop = 825962 
Read = 104512 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 70332 
n_pre = 70316 
n_ref = 0 
n_req = 104701 
total_req = 105182 

Dual Bus Interface Util: 
issued_total_row = 140648 
issued_total_col = 105182 
Row_Bus_Util =  0.135977 
CoL_Bus_Util = 0.101689 
Either_Row_CoL_Bus_Util = 0.201471 
Issued_on_Two_Bus_Simul_Util = 0.036195 
issued_two_Eff = 0.179652 
queue_avg = 42.187420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=830157 n_act=69329 n_pre=69313 n_ref_event=0 n_req=103292 n_rd=103114 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.4013
n_activity=908829 dram_eff=0.4568
bk0: 6904a 346478i bk1: 7020a 347167i bk2: 6461a 360473i bk3: 6445a 354475i bk4: 6334a 346004i bk5: 6287a 348941i bk6: 6016a 375855i bk7: 5935a 379610i bk8: 5997a 389796i bk9: 5966a 382028i bk10: 5945a 383623i bk11: 5856a 382011i bk12: 6871a 339013i bk13: 6676a 340014i bk14: 7203a 337012i bk15: 7198a 338935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.328903
Row_Buffer_Locality_read = 0.328782
Row_Buffer_Locality_write = 0.398876
Bank_Level_Parallism = 12.140919
Bank_Level_Parallism_Col = 2.434285
Bank_Level_Parallism_Ready = 1.120214
write_to_read_ratio_blp_rw_average = 0.050705
GrpLevelPara = 2.083471 

BW Util details:
bwutil = 0.401348 
total_CMD = 1034354 
util_bw = 415136 
Wasted_Col = 463086 
Wasted_Row = 20338 
Idle = 135794 

BW Util Bottlenecks: 
RCDc_limit = 885802 
RCDWRc_limit = 718 
WTRc_limit = 12959 
RTWc_limit = 83417 
CCDLc_limit = 122507 
rwq = 0 
CCDLc_limit_alone = 116167 
WTRc_limit_alone = 12256 
RTWc_limit_alone = 77780 

Commands details: 
total_CMD = 1034354 
n_nop = 830157 
Read = 103114 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 69329 
n_pre = 69313 
n_ref = 0 
n_req = 103292 
total_req = 103784 

Dual Bus Interface Util: 
issued_total_row = 138642 
issued_total_col = 103784 
Row_Bus_Util =  0.134037 
CoL_Bus_Util = 0.100337 
Either_Row_CoL_Bus_Util = 0.197415 
Issued_on_Two_Bus_Simul_Util = 0.036959 
issued_two_Eff = 0.187216 
queue_avg = 40.946259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.9463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=826464 n_act=70610 n_pre=70594 n_ref_event=0 n_req=104412 n_rd=104242 n_rd_L2_A=0 n_write=0 n_wr_bk=619 bw_util=0.4055
n_activity=916119 dram_eff=0.4578
bk0: 6981a 316213i bk1: 6634a 330694i bk2: 6634a 331262i bk3: 6513a 343571i bk4: 6512a 324702i bk5: 6372a 337097i bk6: 6286a 348721i bk7: 5972a 365632i bk8: 6224a 348618i bk9: 6098a 361289i bk10: 5945a 362011i bk11: 5933a 365933i bk12: 6908a 311249i bk13: 6720a 322422i bk14: 7327a 305806i bk15: 7183a 315723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323833
Row_Buffer_Locality_read = 0.323881
Row_Buffer_Locality_write = 0.294118
Bank_Level_Parallism = 12.422960
Bank_Level_Parallism_Col = 2.510524
Bank_Level_Parallism_Ready = 1.120252
write_to_read_ratio_blp_rw_average = 0.074761
GrpLevelPara = 2.137615 

BW Util details:
bwutil = 0.405513 
total_CMD = 1034354 
util_bw = 419444 
Wasted_Col = 471497 
Wasted_Row = 16340 
Idle = 127073 

BW Util Bottlenecks: 
RCDc_limit = 907697 
RCDWRc_limit = 774 
WTRc_limit = 12276 
RTWc_limit = 123763 
CCDLc_limit = 123643 
rwq = 0 
CCDLc_limit_alone = 114677 
WTRc_limit_alone = 11760 
RTWc_limit_alone = 115313 

Commands details: 
total_CMD = 1034354 
n_nop = 826464 
Read = 104242 
Write = 0 
L2_Alloc = 0 
L2_WB = 619 
n_act = 70610 
n_pre = 70594 
n_ref = 0 
n_req = 104412 
total_req = 104861 

Dual Bus Interface Util: 
issued_total_row = 141204 
issued_total_col = 104861 
Row_Bus_Util =  0.136514 
CoL_Bus_Util = 0.101378 
Either_Row_CoL_Bus_Util = 0.200985 
Issued_on_Two_Bus_Simul_Util = 0.036907 
issued_two_Eff = 0.183631 
queue_avg = 43.168312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.1683
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1034354 n_nop=824997 n_act=70326 n_pre=70310 n_ref_event=0 n_req=105420 n_rd=105240 n_rd_L2_A=0 n_write=0 n_wr_bk=672 bw_util=0.4096
n_activity=914789 dram_eff=0.4631
bk0: 6969a 325298i bk1: 7050a 328715i bk2: 6535a 339461i bk3: 6676a 334721i bk4: 6375a 353469i bk5: 6424a 346065i bk6: 6216a 361087i bk7: 6156a 365835i bk8: 6100a 362234i bk9: 6231a 360858i bk10: 5972a 379432i bk11: 6074a 362711i bk12: 6924a 315875i bk13: 6801a 321908i bk14: 7347a 309906i bk15: 7390a 313111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332992
Row_Buffer_Locality_read = 0.332982
Row_Buffer_Locality_write = 0.338889
Bank_Level_Parallism = 12.346751
Bank_Level_Parallism_Col = 2.494141
Bank_Level_Parallism_Ready = 1.120787
write_to_read_ratio_blp_rw_average = 0.062293
GrpLevelPara = 2.129308 

BW Util details:
bwutil = 0.409577 
total_CMD = 1034354 
util_bw = 423648 
Wasted_Col = 464162 
Wasted_Row = 17770 
Idle = 128774 

BW Util Bottlenecks: 
RCDc_limit = 892323 
RCDWRc_limit = 777 
WTRc_limit = 12058 
RTWc_limit = 107623 
CCDLc_limit = 123706 
rwq = 0 
CCDLc_limit_alone = 115833 
WTRc_limit_alone = 11515 
RTWc_limit_alone = 100293 

Commands details: 
total_CMD = 1034354 
n_nop = 824997 
Read = 105240 
Write = 0 
L2_Alloc = 0 
L2_WB = 672 
n_act = 70326 
n_pre = 70310 
n_ref = 0 
n_req = 105420 
total_req = 105912 

Dual Bus Interface Util: 
issued_total_row = 140636 
issued_total_col = 105912 
Row_Bus_Util =  0.135965 
CoL_Bus_Util = 0.102394 
Either_Row_CoL_Bus_Util = 0.202404 
Issued_on_Two_Bus_Simul_Util = 0.035956 
issued_two_Eff = 0.177644 
queue_avg = 41.740551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 109014, Miss = 52517, Miss_rate = 0.482, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 109503, Miss = 52063, Miss_rate = 0.475, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[2]: Access = 113679, Miss = 52165, Miss_rate = 0.459, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[3]: Access = 109624, Miss = 52075, Miss_rate = 0.475, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 109305, Miss = 51414, Miss_rate = 0.470, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[5]: Access = 112328, Miss = 53309, Miss_rate = 0.475, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[6]: Access = 112704, Miss = 51310, Miss_rate = 0.455, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[7]: Access = 108676, Miss = 52203, Miss_rate = 0.480, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[8]: Access = 108953, Miss = 52161, Miss_rate = 0.479, Pending_hits = 77, Reservation_fails = 1450
L2_cache_bank[9]: Access = 109710, Miss = 52244, Miss_rate = 0.476, Pending_hits = 55, Reservation_fails = 1712
L2_cache_bank[10]: Access = 110425, Miss = 51771, Miss_rate = 0.469, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[11]: Access = 108917, Miss = 51890, Miss_rate = 0.476, Pending_hits = 60, Reservation_fails = 94
L2_cache_bank[12]: Access = 109853, Miss = 52473, Miss_rate = 0.478, Pending_hits = 54, Reservation_fails = 6
L2_cache_bank[13]: Access = 110406, Miss = 48867, Miss_rate = 0.443, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 114087, Miss = 58193, Miss_rate = 0.510, Pending_hits = 349, Reservation_fails = 21
L2_cache_bank[15]: Access = 109213, Miss = 51519, Miss_rate = 0.472, Pending_hits = 63, Reservation_fails = 8
L2_cache_bank[16]: Access = 109105, Miss = 51807, Miss_rate = 0.475, Pending_hits = 98, Reservation_fails = 316
L2_cache_bank[17]: Access = 109784, Miss = 52778, Miss_rate = 0.481, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[18]: Access = 110117, Miss = 51753, Miss_rate = 0.470, Pending_hits = 61, Reservation_fails = 109
L2_cache_bank[19]: Access = 109057, Miss = 51437, Miss_rate = 0.472, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[20]: Access = 110224, Miss = 52850, Miss_rate = 0.479, Pending_hits = 23, Reservation_fails = 11
L2_cache_bank[21]: Access = 111547, Miss = 51447, Miss_rate = 0.461, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[22]: Access = 112964, Miss = 52471, Miss_rate = 0.464, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[23]: Access = 109855, Miss = 52821, Miss_rate = 0.481, Pending_hits = 45, Reservation_fails = 0
L2_total_cache_accesses = 2649050
L2_total_cache_misses = 1253538
L2_total_cache_miss_rate = 0.4732
L2_total_cache_pending_hits = 2284
L2_total_cache_reservation_fails = 3727
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1343819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1032010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 220906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2598899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50151
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3727
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.129

icnt_total_pkts_mem_to_simt=2649050
icnt_total_pkts_simt_to_mem=2649050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2649050
Req_Network_cycles = 403342
Req_Network_injected_packets_per_cycle =       6.5678 
Req_Network_conflicts_per_cycle =      14.2636
Req_Network_conflicts_per_cycle_util =      15.7534
Req_Bank_Level_Parallism =       7.2537
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      54.6935
Req_Network_out_buffer_full_per_cycle =       0.3883
Req_Network_out_buffer_avg_util =      29.7832

Reply_Network_injected_packets_num = 2649050
Reply_Network_cycles = 403342
Reply_Network_injected_packets_per_cycle =        6.5678
Reply_Network_conflicts_per_cycle =        2.9699
Reply_Network_conflicts_per_cycle_util =       3.2968
Reply_Bank_Level_Parallism =       7.2907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1758
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2189
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 32 sec (3032 sec)
gpgpu_simulation_rate = 13633 (inst/sec)
gpgpu_simulation_rate = 133 (cycle/sec)
gpgpu_silicon_slowdown = 10263157x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5d30f4ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570c85fcc40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 382651
gpu_sim_insn = 20772024
gpu_ipc =      54.2845
gpu_tot_sim_cycle = 785993
gpu_tot_sim_insn = 62109279
gpu_tot_ipc =      79.0201
gpu_tot_issued_cta = 645
gpu_occupancy = 91.4711% 
gpu_tot_occupancy = 91.7386% 
max_total_param_size = 0
gpu_stall_dramfull = 2486937
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6205
partiton_level_parallism_total  =       6.5934
partiton_level_parallism_util =       9.2690
partiton_level_parallism_util_total  =       9.5478
L2_BW  =     289.1823 GB/Sec
L2_BW_total  =     288.0005 GB/Sec
gpu_total_sim_rate=10818

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 209961, Miss = 141548, Miss_rate = 0.674, Pending_hits = 3109, Reservation_fails = 906656
	L1D_cache_core[1]: Access = 264320, Miss = 212161, Miss_rate = 0.803, Pending_hits = 3980, Reservation_fails = 1144117
	L1D_cache_core[2]: Access = 246871, Miss = 190802, Miss_rate = 0.773, Pending_hits = 3948, Reservation_fails = 1012483
	L1D_cache_core[3]: Access = 245254, Miss = 184948, Miss_rate = 0.754, Pending_hits = 3593, Reservation_fails = 1051265
	L1D_cache_core[4]: Access = 227173, Miss = 157426, Miss_rate = 0.693, Pending_hits = 3202, Reservation_fails = 955940
	L1D_cache_core[5]: Access = 199764, Miss = 137509, Miss_rate = 0.688, Pending_hits = 2848, Reservation_fails = 935379
	L1D_cache_core[6]: Access = 228130, Miss = 160502, Miss_rate = 0.704, Pending_hits = 3047, Reservation_fails = 951909
	L1D_cache_core[7]: Access = 223706, Miss = 168081, Miss_rate = 0.751, Pending_hits = 3185, Reservation_fails = 1080515
	L1D_cache_core[8]: Access = 199877, Miss = 121456, Miss_rate = 0.608, Pending_hits = 2418, Reservation_fails = 927861
	L1D_cache_core[9]: Access = 243705, Miss = 179597, Miss_rate = 0.737, Pending_hits = 3685, Reservation_fails = 1033081
	L1D_cache_core[10]: Access = 241439, Miss = 175571, Miss_rate = 0.727, Pending_hits = 3270, Reservation_fails = 992187
	L1D_cache_core[11]: Access = 229108, Miss = 162417, Miss_rate = 0.709, Pending_hits = 3108, Reservation_fails = 940115
	L1D_cache_core[12]: Access = 229272, Miss = 162520, Miss_rate = 0.709, Pending_hits = 3104, Reservation_fails = 1061445
	L1D_cache_core[13]: Access = 224868, Miss = 160690, Miss_rate = 0.715, Pending_hits = 2865, Reservation_fails = 978807
	L1D_cache_core[14]: Access = 231026, Miss = 169399, Miss_rate = 0.733, Pending_hits = 3047, Reservation_fails = 946154
	L1D_cache_core[15]: Access = 229372, Miss = 165083, Miss_rate = 0.720, Pending_hits = 3148, Reservation_fails = 976053
	L1D_cache_core[16]: Access = 261501, Miss = 209127, Miss_rate = 0.800, Pending_hits = 4044, Reservation_fails = 1104312
	L1D_cache_core[17]: Access = 242265, Miss = 181901, Miss_rate = 0.751, Pending_hits = 3666, Reservation_fails = 982450
	L1D_cache_core[18]: Access = 230462, Miss = 172108, Miss_rate = 0.747, Pending_hits = 3675, Reservation_fails = 978957
	L1D_cache_core[19]: Access = 243568, Miss = 180719, Miss_rate = 0.742, Pending_hits = 3411, Reservation_fails = 1043271
	L1D_cache_core[20]: Access = 237075, Miss = 173499, Miss_rate = 0.732, Pending_hits = 3541, Reservation_fails = 935748
	L1D_cache_core[21]: Access = 226816, Miss = 165192, Miss_rate = 0.728, Pending_hits = 3276, Reservation_fails = 994385
	L1D_cache_core[22]: Access = 243711, Miss = 181055, Miss_rate = 0.743, Pending_hits = 3447, Reservation_fails = 1074731
	L1D_cache_core[23]: Access = 211526, Miss = 142155, Miss_rate = 0.672, Pending_hits = 2974, Reservation_fails = 894090
	L1D_cache_core[24]: Access = 242386, Miss = 180780, Miss_rate = 0.746, Pending_hits = 3959, Reservation_fails = 991819
	L1D_cache_core[25]: Access = 245880, Miss = 188832, Miss_rate = 0.768, Pending_hits = 3658, Reservation_fails = 1001775
	L1D_cache_core[26]: Access = 247161, Miss = 183511, Miss_rate = 0.742, Pending_hits = 3547, Reservation_fails = 964299
	L1D_cache_core[27]: Access = 242691, Miss = 181091, Miss_rate = 0.746, Pending_hits = 3568, Reservation_fails = 1033619
	L1D_cache_core[28]: Access = 225486, Miss = 160210, Miss_rate = 0.711, Pending_hits = 3297, Reservation_fails = 968093
	L1D_cache_core[29]: Access = 243094, Miss = 182390, Miss_rate = 0.750, Pending_hits = 3650, Reservation_fails = 1002210
	L1D_total_cache_accesses = 7017468
	L1D_total_cache_misses = 5132280
	L1D_total_cache_miss_rate = 0.7314
	L1D_total_cache_pending_hits = 101270
	L1D_total_cache_reservation_fails = 29863726
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.239
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1733817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4575188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29862309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 557028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 101270
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6967303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50165

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1859474
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28002835
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1417
ctas_completed 645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4717, 1199, 1206, 1199, 1213, 1195, 1206, 1213, 1819, 1859, 1805, 1859, 1819, 1849, 1863, 1830, 2696, 2677, 2685, 2677, 2658, 2669, 2677, 2700, 2673, 2654, 2692, 2894, 3042, 2696, 2677, 2666, 
gpgpu_n_tot_thrd_icount = 76586688
gpgpu_n_tot_w_icount = 2393334
gpgpu_n_stall_shd_mem = 8199759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5132216
gpgpu_n_mem_write_global = 50165
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13820997
gpgpu_n_store_insn = 382143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 660480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7757606
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442153
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1023685	W0_Idle:1079783	W0_Scoreboard:81465466	W1:11275	W2:16618	W3:11271	W4:14946	W5:15054	W6:25401	W7:16794	W8:14262	W9:16860	W10:35554	W11:47194	W12:13645	W13:13599	W14:22268	W15:17055	W16:14464	W17:24614	W18:19258	W19:15957	W20:27077	W21:17661	W22:20927	W23:19924	W24:20016	W25:22951	W26:65528	W27:100899	W28:93271	W29:110771	W30:105876	W31:105622	W32:1316722
single_issue_nums: WS0:601301	WS1:593808	WS2:600852	WS3:597373	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41057728 {8:5132216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2006600 {40:50165,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205288640 {40:5132216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 401320 {8:50165,}
maxmflatency = 8450 
max_icnt2mem_latency = 5030 
maxmrqlatency = 6177 
max_icnt2sh_latency = 506 
averagemflatency = 1016 
avg_icnt2mem_latency = 466 
avg_mrq_latency = 162 
avg_icnt2sh_latency = 9 
mrq_lat_table:369491 	15598 	34139 	69597 	137749 	239311 	416397 	658088 	499155 	46487 	9372 	5435 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379829 	1819723 	899503 	1558099 	446154 	79065 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1116995 	903487 	790250 	561195 	1217519 	458575 	132973 	1387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3323590 	671271 	513167 	346491 	182879 	100598 	36525 	7860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	242 	32 	490 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        59        62        60        62        64        64        64        64        16        36        37        40        64        64 
dram[1]:        64        64        58        58        56        56        64        64        64        64        16        33        40        40        64        64 
dram[2]:        64        64        58        59        51        48        64        64        63        64        24        24        40        40        64        64 
dram[3]:        64        64        58        58        61        55        64        62        64        64        24        16        40        40        64        64 
dram[4]:        64        64        63        64        55        64        60        64        64        64        21        24        40        40        64        64 
dram[5]:        64        64        63        63        61        63        63        64        64        64        20        20        40        40        64        64 
dram[6]:        64        64        64        64        54        53        64        64        64        64        31        20        40        40        64        64 
dram[7]:        64        64        64        63        60        64        64        64        64        64        32        32        44        44        64        64 
dram[8]:        64        64        64        64        59        59        64        62        64        64        16        14        44        44        64        64 
dram[9]:        64        64        63        63        56        60        60        62        64        64        17        28        44        44        64        64 
dram[10]:        64        64        63        63        56        56        64        64        63        64        23        24        44        44        64        64 
dram[11]:        64        64        59        57        54        60        63        64        63        64        36        25        40        40        64        64 
maximum service time to same row:
dram[0]:      6872      6797      6575     16300      6784      6849      6924      6982      7027      7135      6887      6880      6907      6896      6778      6778 
dram[1]:      6618      6862      6561      6587      6601      6601      6781      7830      7025      7078      6678      6669     13056      6783      6668      6763 
dram[2]:      6629      6677      6672      6674      6677      6626      6874      9278      6926      7120      6676      6676      6758      6761      6670      6676 
dram[3]:     11415      6733      6593      6641      6777      6709     19901      6975      7080      7228      6886      6759      6838      6886      6779      6735 
dram[4]:      6865      6718     20104      6520      6701      6869      6898      6927      7066      7096      6776      6782      6874      6856      6817      6753 
dram[5]:      6669      6633      6464      6446      6662      6668      6849      6919      7023      7085      6776      6665      6804      6826      6659      6802 
dram[6]:      6731      6743      6713      6724      6775      6729     11088     21152      7021      7088      6766      6737      6865      6827      6729      6774 
dram[7]:      6717     18641      6609      6591      6733      6827      6972      7002      7111      7238      6738      6829      6935      6877      6721      6716 
dram[8]:      6726      6748     12169      6701      6761      6752      6945      6899      7056      7143      6760      6754      6871      6867      6865      6747 
dram[9]:      6590      6700      6426      6428      6583      6610      6879      6942      7071      7141      6593      6698      6734      6793      6657      6559 
dram[10]:      6628      6754      6517      6569      6697      6616      6776     17636      7027      7067      6614      6614      6756      6779      6615      6697 
dram[11]:      6759     13838      6548      6551      6681      6779     26542      7029      6685      6657      6678      6684     17358      6891      6676      6730 
average row accesses per activate:
dram[0]:  1.625798  1.590967  1.417393  1.413777  1.423597  1.421462  1.364033  1.386814  1.438737  1.398831  1.397521  1.404349  1.521058  1.532388  1.651825  1.617514 
dram[1]:  1.589781  1.587016  1.513101  1.454648  1.480743  1.449869  1.441320  1.426269  1.478392  1.410021  1.430968  1.409922  1.537181  1.535915  1.639431  1.632042 
dram[2]:  1.579209  1.592415  1.457153  1.500900  1.425162  1.471619  1.398827  1.431126  1.394394  1.450971  1.418230  1.405631  1.501649  1.568053  1.620093  1.595506 
dram[3]:  1.532519  1.605575  1.433975  1.479403  1.434885  1.425463  1.423496  1.420025  1.394791  1.415730  1.403463  1.434250  1.512454  1.504601  1.600958  1.617230 
dram[4]:  1.603534  1.596473  1.464111  1.454710  1.437077  1.429709  1.391675  1.408966  1.413766  1.407536  1.409804  1.410121  1.525509  1.505094  1.601758  1.597534 
dram[5]:  1.572223  1.577557  1.483897  1.463844  1.453234  1.432791  1.445213  1.400625  1.423569  1.415870  1.415123  1.394359  1.515720  1.508131  1.597053  1.601733 
dram[6]:  1.595836  1.510751  1.461737  1.452367  1.461864  1.425068  1.426405  1.392928  1.418309  1.420536  1.400119  1.403612  1.516626  1.472376  1.597281  1.546501 
dram[7]:  1.661533  1.605588  1.484725  1.446671  1.483534  1.423949  1.427059  1.388649  1.425998  1.402890  1.421459  1.382828  1.558846  1.536724  1.654064  1.593419 
dram[8]:  1.599675  1.572013  1.468633  1.461861  1.449334  1.429772  1.416906  1.386645  1.414093  1.431128  1.419616  1.393950  1.541493  1.501235  1.603780  1.580095 
dram[9]:  1.632298  1.579848  1.501254  1.462366  1.434019  1.408938  1.425513  1.378469  1.421309  1.404480  1.427435  1.387663  1.556693  1.501234  1.599911  1.597244 
dram[10]:  1.573853  1.611526  1.478415  1.500220  1.414542  1.450335  1.425649  1.419860  1.418018  1.447542  1.377757  1.421796  1.516386  1.564244  1.575446  1.667552 
dram[11]:  1.556703  1.597746  1.444139  1.481037  1.426305  1.457883  1.401878  1.427898  1.406831  1.446337  1.412083  1.411682  1.542629  1.521773  1.575832  1.593688 
average row locality = 2500969/1685396 = 1.483906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14219     13631     12810     12445     12817     12574     12204     12179     12435     11732     12062     11819     13777     13488     14765     14275 
dram[1]:     14054     13824     13247     12796     13117     12688     12711     12303     12760     11988     12282     11880     13830     13621     14831     14415 
dram[2]:     13620     13903     12618     13308     12516     13332     12167     12883     11890     12770     11872     12132     13181     14045     14200     14303 
dram[3]:     13251     13901     12633     12860     12838     12818     12420     12438     12104     12348     11754     12052     13522     13386     14327     14321 
dram[4]:     13847     13904     12838     12831     12722     12720     12237     12289     12386     12178     12051     12010     13313     13570     14352     14215 
dram[5]:     13820     13639     13007     12862     13074     12735     12543     12100     12237     12151     11921     11668     13478     13428     14377     14198 
dram[6]:     14068     13033     13012     12518     13105     12527     12414     11975     12162     12022     11789     11737     13481     12771     14300     13267 
dram[7]:     14522     13749     13479     12963     13627     12913     12942     12209     12824     12135     12506     11725     14454     13722     15138     14394 
dram[8]:     13756     13781     12866     12885     12820     12731     12354     12190     12041     12395     11912     11797     13667     13354     14301     13869 
dram[9]:     13827     13707     13139     12752     12874     12523     12516     11921     12273     12101     12206     11698     13969     13363     14423     13987 
dram[10]:     13404     13968     12913     13609     12682     13381     12406     12783     12246     12928     11744     12590     13488     14160     14079     15032 
dram[11]:     13367     13719     12583     13166     12383     12800     12094     12417     12027     12479     11733     12108     13528     13570     14018     14351 
total dram reads = 2497230
bank skew: 15138/11668 = 1.30
chip skew: 213302/204181 = 1.04
number of total write accesses:
dram[0]:       144       145       129       130        82        92         0         0         0         0         0         0        76        77       145       149 
dram[1]:       159       145       136       134        98        92         0         0         0         0         0         0        79        83       142       156 
dram[2]:       147       143       132       127        96        80         0         0         0         0         0         0        80        85       146       147 
dram[3]:       146       142       116       131        80        96         0         0         0         0         0         0        76        87       152       157 
dram[4]:       150       150       132       130        88        92         0         0         0         0         0         0        83        82       157       135 
dram[5]:       142       155       126       129        94        93         0         0         0         0         0         0        81        80       147       137 
dram[6]:       139       137       129       116        95        99         0         0         0         0         0         0        80        83       134       142 
dram[7]:       153       157       127       123        92        97         0         0         0         0         0         0        90        91       160       139 
dram[8]:       157       162       132       126        96        96         0         0         0         0         0         0        89        85       149       146 
dram[9]:       146       171       130       125        97       100         0         0         0         0         0         0        84        87       145       153 
dram[10]:       148       148       125       124        88        92         0         0         0         0         0         0        86        90       142       137 
dram[11]:       153       140       131       130        91        97         0         0         0         0         0         0        93        92       154       157 
total dram writes = 14419
min_bank_accesses = 0!
chip skew: 1238/1154 = 1.07
average mf latency per bank:
dram[0]:       2753      2398      2546      2154      2556      2150      2498      2114      2599      2142      2596      2237      2614      2275      2807      2423
dram[1]:       2086      1945      2079      1800      2168      1799      1897      1727      1933      1759      1981      1804      1995      1841      2086      1957
dram[2]:       2032      2527      1852      2206      1859      2143      1777      2123      1830      2173      1862      2198      1947      2340      2046      2544
dram[3]:       2019      1832      1830      1696      1802      1677      1723      1658      1790      1676      1818      1710      1898      1767      2050      1861
dram[4]:       2508      2029      2307      1837      2213      1849      2243      1785      2328      1841      2364      1868      2428      1924      2538      2055
dram[5]:       1935      1863      1760      1723      1768      1704      1715      1684      1741      1723      1792      1760      1859      1787      1950      1880
dram[6]:       1831      2007      1706      1811      1710      1755      1671      1699      1695      1740      1733      1775      1799      1885      1908      2071
dram[7]:       3621      2186      3252      1994      3146      1981      3181      1950      3226      1994      3306      2034      3361      2074      3620      2224
dram[8]:       1987      1772      1845      1688      1824      1649      1789      1627      1839      1647      1879      1694      1918      1735      2017      1861
dram[9]:       2634      1975      2344      1843      2324      1858      2306      1795      2341      1816      2422      1880      2459      1918      2662      2054
dram[10]:       2502      3165      2222      2605      2193      2583      2186      2589      2168      2633      2284      2641      2307      2857      2513      3169
dram[11]:       1930      2084      1765      1895      1736      1889      1673      1839      1699      1881      1755      1929      1833      1980      1948      2072
maximum mf latency per bank:
dram[0]:       7353      7259      5696      4360      5932      4223      6028      4166      6017      4025      5811      4028      5986      5518      7948      5752
dram[1]:       4362      6288      4333      5980      4584      3566      3074      3462      3781      3536      3172      3556      4924      4967      5081      6651
dram[2]:       4560      6985      3619      4297      5328      4529      3330      4293      3310      4278      3395      4369      4945      6318      4837      6453
dram[3]:       5201      4844      3892      3597      3739      3470      3803      3357      3752      3400      3741      3498      5407      3655      5518      5454
dram[4]:       8102      6039      4773      4008      4976      3987      5122      3881      5141      3646      5078      4003      6291      5224      6414      6291
dram[5]:       3440      4981      3684      3769      3404      4023      3702      3853      3528      3710      3668      3985      5864      4417      4313      4782
dram[6]:       4570      4452      5299      4624      3656      3522      3288      3486      3372      3487      3939      3427      4256      4937      4861      6072
dram[7]:       8366      6550      6148      4482      6147      4439      6177      4384      5901      4352      6017      4082      7599      7441      8450      6743
dram[8]:       5516      3989      4508      3349      3701      3370      3475      3384      3728      3348      3692      3415      4563      5116      5875      4350
dram[9]:       8204      5704      7144      3962      6853      4488      6336      4009      6283      3915      6425      4231      6257      6709      6250      6169
dram[10]:       6793      6944      4981      6050      4942      5898      4908      6117      4857      6093      4866      6249      5575      6559      5298      6319
dram[11]:       5026      6729      3860      4005      3685      3894      3510      4060      3585      3982      3652      3940      4934      7038      4044      6386

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1601727 n_act=140638 n_pre=140622 n_ref_event=0 n_req=207531 n_rd=207232 n_rd_L2_A=0 n_write=0 n_wr_bk=1169 bw_util=0.4136
n_activity=1817363 dram_eff=0.4587
bk0: 14219a 609126i bk1: 13631a 620554i bk2: 12810a 606609i bk3: 12445a 655038i bk4: 12817a 627714i bk5: 12574a 650427i bk6: 12204a 654961i bk7: 12179a 656348i bk8: 12435a 669557i bk9: 11732a 712170i bk10: 12062a 673629i bk11: 11819a 686095i bk12: 13777a 603920i bk13: 13488a 613198i bk14: 14765a 554916i bk15: 14275a 574830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322376
Row_Buffer_Locality_read = 0.322339
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 12.392966
Bank_Level_Parallism_Col = 2.396852
Bank_Level_Parallism_Ready = 1.121622
write_to_read_ratio_blp_rw_average = 0.038823
GrpLevelPara = 2.069319 

BW Util details:
bwutil = 0.413566 
total_CMD = 2015649 
util_bw = 833604 
Wasted_Col = 935414 
Wasted_Row = 30573 
Idle = 216058 

BW Util Bottlenecks: 
RCDc_limit = 1805184 
RCDWRc_limit = 1207 
WTRc_limit = 20890 
RTWc_limit = 125531 
CCDLc_limit = 236840 
rwq = 0 
CCDLc_limit_alone = 227425 
WTRc_limit_alone = 19780 
RTWc_limit_alone = 117226 

Commands details: 
total_CMD = 2015649 
n_nop = 1601727 
Read = 207232 
Write = 0 
L2_Alloc = 0 
L2_WB = 1169 
n_act = 140638 
n_pre = 140622 
n_ref = 0 
n_req = 207531 
total_req = 208401 

Dual Bus Interface Util: 
issued_total_row = 281260 
issued_total_col = 208401 
Row_Bus_Util =  0.139538 
CoL_Bus_Util = 0.103392 
Either_Row_CoL_Bus_Util = 0.205354 
Issued_on_Two_Bus_Simul_Util = 0.037575 
issued_two_Eff = 0.182979 
queue_avg = 42.197853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1602192 n_act=140260 n_pre=140244 n_ref_event=0 n_req=210667 n_rd=210347 n_rd_L2_A=0 n_write=0 n_wr_bk=1224 bw_util=0.4199
n_activity=1810764 dram_eff=0.4674
bk0: 14054a 576666i bk1: 13824a 610795i bk2: 13247a 591473i bk3: 12796a 587652i bk4: 13117a 605336i bk5: 12688a 635205i bk6: 12711a 636789i bk7: 12303a 644899i bk8: 12760a 642711i bk9: 11988a 668830i bk10: 12282a 660659i bk11: 11880a 676584i bk12: 13830a 557802i bk13: 13621a 582401i bk14: 14831a 529379i bk15: 14415a 559015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334257
Row_Buffer_Locality_read = 0.334091
Row_Buffer_Locality_write = 0.443750
Bank_Level_Parallism = 12.665795
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.121968
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.419857 
total_CMD = 2015649 
util_bw = 846284 
Wasted_Col = 914921 
Wasted_Row = 31743 
Idle = 222701 

BW Util Bottlenecks: 
RCDc_limit = 1767074 
RCDWRc_limit = 1131 
WTRc_limit = 19755 
RTWc_limit = 149621 
CCDLc_limit = 249531 
rwq = 0 
CCDLc_limit_alone = 238258 
WTRc_limit_alone = 18545 
RTWc_limit_alone = 139558 

Commands details: 
total_CMD = 2015649 
n_nop = 1602192 
Read = 210347 
Write = 0 
L2_Alloc = 0 
L2_WB = 1224 
n_act = 140260 
n_pre = 140244 
n_ref = 0 
n_req = 210667 
total_req = 211571 

Dual Bus Interface Util: 
issued_total_row = 280504 
issued_total_col = 211571 
Row_Bus_Util =  0.139163 
CoL_Bus_Util = 0.104964 
Either_Row_CoL_Bus_Util = 0.205124 
Issued_on_Two_Bus_Simul_Util = 0.039004 
issued_two_Eff = 0.190148 
queue_avg = 44.635574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.6356
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1601728 n_act=140424 n_pre=140408 n_ref_event=0 n_req=209043 n_rd=208740 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.4166
n_activity=1814261 dram_eff=0.4628
bk0: 13620a 605131i bk1: 13903a 595850i bk2: 12618a 624946i bk3: 13308a 587705i bk4: 12516a 617304i bk5: 13332a 602308i bk6: 12167a 661219i bk7: 12883a 607045i bk8: 11890a 675890i bk9: 12770a 622613i bk10: 11872a 686323i bk11: 12132a 650969i bk12: 13181a 593386i bk13: 14045a 553805i bk14: 14200a 573779i bk15: 14303a 543909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.328301
Row_Buffer_Locality_read = 0.328121
Row_Buffer_Locality_write = 0.452145
Bank_Level_Parallism = 12.624745
Bank_Level_Parallism_Col = 2.456354
Bank_Level_Parallism_Ready = 1.126140
write_to_read_ratio_blp_rw_average = 0.050610
GrpLevelPara = 2.104019 

BW Util details:
bwutil = 0.416586 
total_CMD = 2015649 
util_bw = 839692 
Wasted_Col = 924623 
Wasted_Row = 31583 
Idle = 219751 

BW Util Bottlenecks: 
RCDc_limit = 1786227 
RCDWRc_limit = 1044 
WTRc_limit = 19212 
RTWc_limit = 171204 
CCDLc_limit = 243207 
rwq = 0 
CCDLc_limit_alone = 230521 
WTRc_limit_alone = 18139 
RTWc_limit_alone = 159591 

Commands details: 
total_CMD = 2015649 
n_nop = 1601728 
Read = 208740 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 140424 
n_pre = 140408 
n_ref = 0 
n_req = 209043 
total_req = 209923 

Dual Bus Interface Util: 
issued_total_row = 280832 
issued_total_col = 209923 
Row_Bus_Util =  0.139326 
CoL_Bus_Util = 0.104147 
Either_Row_CoL_Bus_Util = 0.205354 
Issued_on_Two_Bus_Simul_Util = 0.038119 
issued_two_Eff = 0.185625 
queue_avg = 44.056904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.0569
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1603692 n_act=140259 n_pre=140243 n_ref_event=0 n_req=207277 n_rd=206973 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.4131
n_activity=1815247 dram_eff=0.4587
bk0: 13251a 642776i bk1: 13901a 599605i bk2: 12633a 631817i bk3: 12860a 638810i bk4: 12838a 632651i bk5: 12818a 631757i bk6: 12420a 664327i bk7: 12438a 654098i bk8: 12104a 680420i bk9: 12348a 653037i bk10: 11754a 710402i bk11: 12052a 702178i bk12: 13522a 594087i bk13: 13386a 605855i bk14: 14327a 562288i bk15: 14321a 580668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323374
Row_Buffer_Locality_read = 0.323187
Row_Buffer_Locality_write = 0.450658
Bank_Level_Parallism = 12.400905
Bank_Level_Parallism_Col = 2.390830
Bank_Level_Parallism_Ready = 1.109354
write_to_read_ratio_blp_rw_average = 0.036838
GrpLevelPara = 2.060588 

BW Util details:
bwutil = 0.413080 
total_CMD = 2015649 
util_bw = 832624 
Wasted_Col = 932209 
Wasted_Row = 32471 
Idle = 218345 

BW Util Bottlenecks: 
RCDc_limit = 1799427 
RCDWRc_limit = 1031 
WTRc_limit = 18942 
RTWc_limit = 127233 
CCDLc_limit = 241679 
rwq = 0 
CCDLc_limit_alone = 231930 
WTRc_limit_alone = 17800 
RTWc_limit_alone = 118626 

Commands details: 
total_CMD = 2015649 
n_nop = 1603692 
Read = 206973 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 140259 
n_pre = 140243 
n_ref = 0 
n_req = 207277 
total_req = 208156 

Dual Bus Interface Util: 
issued_total_row = 280502 
issued_total_col = 208156 
Row_Bus_Util =  0.139162 
CoL_Bus_Util = 0.103270 
Either_Row_CoL_Bus_Util = 0.204379 
Issued_on_Two_Bus_Simul_Util = 0.038053 
issued_two_Eff = 0.186187 
queue_avg = 41.402607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1603402 n_act=140489 n_pre=140473 n_ref_event=0 n_req=207772 n_rd=207463 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.4141
n_activity=1813938 dram_eff=0.4601
bk0: 13847a 574484i bk1: 13904a 593422i bk2: 12838a 616876i bk3: 12831a 614788i bk4: 12722a 633282i bk5: 12720a 615962i bk6: 12237a 639839i bk7: 12289a 653558i bk8: 12386a 628204i bk9: 12178a 647326i bk10: 12051a 659472i bk11: 12010a 674676i bk12: 13313a 591468i bk13: 13570a 567560i bk14: 14352a 557720i bk15: 14215a 555408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323879
Row_Buffer_Locality_read = 0.323802
Row_Buffer_Locality_write = 0.375405
Bank_Level_Parallism = 12.611801
Bank_Level_Parallism_Col = 2.427595
Bank_Level_Parallism_Ready = 1.113009
write_to_read_ratio_blp_rw_average = 0.047702
GrpLevelPara = 2.088166 

BW Util details:
bwutil = 0.414084 
total_CMD = 2015649 
util_bw = 834648 
Wasted_Col = 930379 
Wasted_Row = 30901 
Idle = 219721 

BW Util Bottlenecks: 
RCDc_limit = 1797326 
RCDWRc_limit = 1179 
WTRc_limit = 20247 
RTWc_limit = 156082 
CCDLc_limit = 243554 
rwq = 0 
CCDLc_limit_alone = 231581 
WTRc_limit_alone = 19026 
RTWc_limit_alone = 145330 

Commands details: 
total_CMD = 2015649 
n_nop = 1603402 
Read = 207463 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 140489 
n_pre = 140473 
n_ref = 0 
n_req = 207772 
total_req = 208662 

Dual Bus Interface Util: 
issued_total_row = 280962 
issued_total_col = 208662 
Row_Bus_Util =  0.139390 
CoL_Bus_Util = 0.103521 
Either_Row_CoL_Bus_Util = 0.204523 
Issued_on_Two_Bus_Simul_Util = 0.038388 
issued_two_Eff = 0.187696 
queue_avg = 43.313725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1605115 n_act=140031 n_pre=140015 n_ref_event=0 n_req=207541 n_rd=207238 n_rd_L2_A=0 n_write=0 n_wr_bk=1184 bw_util=0.4136
n_activity=1813551 dram_eff=0.4597
bk0: 13820a 599766i bk1: 13639a 611764i bk2: 13007a 623604i bk3: 12862a 593897i bk4: 13074a 593378i bk5: 12735a 606132i bk6: 12543a 643073i bk7: 12100a 656898i bk8: 12237a 652514i bk9: 12151a 651267i bk10: 11921a 678631i bk11: 11668a 686975i bk12: 13478a 579897i bk13: 13428a 586287i bk14: 14377a 556118i bk15: 14198a 572146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325333
Row_Buffer_Locality_read = 0.325269
Row_Buffer_Locality_write = 0.369637
Bank_Level_Parallism = 12.575987
Bank_Level_Parallism_Col = 2.370827
Bank_Level_Parallism_Ready = 1.115136
write_to_read_ratio_blp_rw_average = 0.029808
GrpLevelPara = 2.050644 

BW Util details:
bwutil = 0.413608 
total_CMD = 2015649 
util_bw = 833688 
Wasted_Col = 928861 
Wasted_Row = 32930 
Idle = 220170 

BW Util Bottlenecks: 
RCDc_limit = 1789688 
RCDWRc_limit = 1147 
WTRc_limit = 19491 
RTWc_limit = 101455 
CCDLc_limit = 240164 
rwq = 0 
CCDLc_limit_alone = 232176 
WTRc_limit_alone = 18306 
RTWc_limit_alone = 94652 

Commands details: 
total_CMD = 2015649 
n_nop = 1605115 
Read = 207238 
Write = 0 
L2_Alloc = 0 
L2_WB = 1184 
n_act = 140031 
n_pre = 140015 
n_ref = 0 
n_req = 207541 
total_req = 208422 

Dual Bus Interface Util: 
issued_total_row = 280046 
issued_total_col = 208422 
Row_Bus_Util =  0.138936 
CoL_Bus_Util = 0.103402 
Either_Row_CoL_Bus_Util = 0.203673 
Issued_on_Two_Bus_Simul_Util = 0.038664 
issued_two_Eff = 0.189836 
queue_avg = 42.122746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1227
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1609274 n_act=139137 n_pre=139121 n_ref_event=0 n_req=204475 n_rd=204181 n_rd_L2_A=0 n_write=0 n_wr_bk=1154 bw_util=0.4075
n_activity=1804656 dram_eff=0.4551
bk0: 14068a 610096i bk1: 13033a 633874i bk2: 13012a 613877i bk3: 12518a 634248i bk4: 13105a 602429i bk5: 12527a 632605i bk6: 12414a 654268i bk7: 11975a 676717i bk8: 12162a 667833i bk9: 12022a 682359i bk10: 11789a 704402i bk11: 11737a 709827i bk12: 13481a 596240i bk13: 12771a 628678i bk14: 14300a 574570i bk15: 13267a 610953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319589
Row_Buffer_Locality_read = 0.319535
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 12.453925
Bank_Level_Parallism_Col = 2.402964
Bank_Level_Parallism_Ready = 1.112559
write_to_read_ratio_blp_rw_average = 0.043350
GrpLevelPara = 2.072140 

BW Util details:
bwutil = 0.407482 
total_CMD = 2015649 
util_bw = 821340 
Wasted_Col = 929665 
Wasted_Row = 34596 
Idle = 230048 

BW Util Bottlenecks: 
RCDc_limit = 1792585 
RCDWRc_limit = 1218 
WTRc_limit = 20674 
RTWc_limit = 142039 
CCDLc_limit = 238194 
rwq = 0 
CCDLc_limit_alone = 227666 
WTRc_limit_alone = 19493 
RTWc_limit_alone = 132692 

Commands details: 
total_CMD = 2015649 
n_nop = 1609274 
Read = 204181 
Write = 0 
L2_Alloc = 0 
L2_WB = 1154 
n_act = 139137 
n_pre = 139121 
n_ref = 0 
n_req = 204475 
total_req = 205335 

Dual Bus Interface Util: 
issued_total_row = 278258 
issued_total_col = 205335 
Row_Bus_Util =  0.138049 
CoL_Bus_Util = 0.101870 
Either_Row_CoL_Bus_Util = 0.201610 
Issued_on_Two_Bus_Simul_Util = 0.038309 
issued_two_Eff = 0.190017 
queue_avg = 41.576801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.5768
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1594913 n_act=142982 n_pre=142966 n_ref_event=0 n_req=213625 n_rd=213302 n_rd_L2_A=0 n_write=0 n_wr_bk=1229 bw_util=0.4257
n_activity=1824843 dram_eff=0.4702
bk0: 14522a 542934i bk1: 13749a 564830i bk2: 13479a 565035i bk3: 12963a 605350i bk4: 13627a 556099i bk5: 12913a 586322i bk6: 12942a 583348i bk7: 12209a 621094i bk8: 12824a 599334i bk9: 12135a 629520i bk10: 12506a 623406i bk11: 11725a 667421i bk12: 14454a 506560i bk13: 13722a 549908i bk14: 15138a 504451i bk15: 14394a 509817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330734
Row_Buffer_Locality_read = 0.330555
Row_Buffer_Locality_write = 0.448916
Bank_Level_Parallism = 12.854450
Bank_Level_Parallism_Col = 2.469598
Bank_Level_Parallism_Ready = 1.126567
write_to_read_ratio_blp_rw_average = 0.050184
GrpLevelPara = 2.107791 

BW Util details:
bwutil = 0.425731 
total_CMD = 2015649 
util_bw = 858124 
Wasted_Col = 927933 
Wasted_Row = 23500 
Idle = 206092 

BW Util Bottlenecks: 
RCDc_limit = 1804231 
RCDWRc_limit = 1154 
WTRc_limit = 20722 
RTWc_limit = 169858 
CCDLc_limit = 251815 
rwq = 0 
CCDLc_limit_alone = 238981 
WTRc_limit_alone = 19390 
RTWc_limit_alone = 158356 

Commands details: 
total_CMD = 2015649 
n_nop = 1594913 
Read = 213302 
Write = 0 
L2_Alloc = 0 
L2_WB = 1229 
n_act = 142982 
n_pre = 142966 
n_ref = 0 
n_req = 213625 
total_req = 214531 

Dual Bus Interface Util: 
issued_total_row = 285948 
issued_total_col = 214531 
Row_Bus_Util =  0.141864 
CoL_Bus_Util = 0.106433 
Either_Row_CoL_Bus_Util = 0.208735 
Issued_on_Two_Bus_Simul_Util = 0.039562 
issued_two_Eff = 0.189532 
queue_avg = 46.035027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.035
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1604266 n_act=139912 n_pre=139896 n_ref_event=0 n_req=207050 n_rd=206719 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.4127
n_activity=1809712 dram_eff=0.4596
bk0: 13756a 607052i bk1: 13781a 610057i bk2: 12866a 619720i bk3: 12885a 620770i bk4: 12820a 625772i bk5: 12731a 624486i bk6: 12354a 648599i bk7: 12190a 653103i bk8: 12041a 675699i bk9: 12395a 649081i bk10: 11912a 687236i bk11: 11797a 683215i bk12: 13667a 597086i bk13: 13354a 592307i bk14: 14301a 567452i bk15: 13869a 594371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324308
Row_Buffer_Locality_read = 0.324140
Row_Buffer_Locality_write = 0.429003
Bank_Level_Parallism = 12.504235
Bank_Level_Parallism_Col = 2.422836
Bank_Level_Parallism_Ready = 1.121522
write_to_read_ratio_blp_rw_average = 0.043637
GrpLevelPara = 2.084287 

BW Util details:
bwutil = 0.412685 
total_CMD = 2015649 
util_bw = 831828 
Wasted_Col = 928476 
Wasted_Row = 32306 
Idle = 223039 

BW Util Bottlenecks: 
RCDc_limit = 1791268 
RCDWRc_limit = 1155 
WTRc_limit = 22101 
RTWc_limit = 145125 
CCDLc_limit = 240271 
rwq = 0 
CCDLc_limit_alone = 228926 
WTRc_limit_alone = 20732 
RTWc_limit_alone = 135149 

Commands details: 
total_CMD = 2015649 
n_nop = 1604266 
Read = 206719 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 139912 
n_pre = 139896 
n_ref = 0 
n_req = 207050 
total_req = 207957 

Dual Bus Interface Util: 
issued_total_row = 279808 
issued_total_col = 207957 
Row_Bus_Util =  0.138818 
CoL_Bus_Util = 0.103171 
Either_Row_CoL_Bus_Util = 0.204095 
Issued_on_Two_Bus_Simul_Util = 0.037894 
issued_two_Eff = 0.185671 
queue_avg = 42.343800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.3438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1604920 n_act=140010 n_pre=139994 n_ref_event=0 n_req=207599 n_rd=207279 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.4138
n_activity=1810952 dram_eff=0.4606
bk0: 13827a 612407i bk1: 13707a 627377i bk2: 13139a 627458i bk3: 12752a 634039i bk4: 12874a 613843i bk5: 12523a 623230i bk6: 12516a 642227i bk7: 11921a 680711i bk8: 12273a 671185i bk9: 12101a 673761i bk10: 12206a 672793i bk11: 11698a 691776i bk12: 13969a 591493i bk13: 13363a 599838i bk14: 14423a 580039i bk15: 13987a 591749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325623
Row_Buffer_Locality_read = 0.325407
Row_Buffer_Locality_write = 0.465625
Bank_Level_Parallism = 12.450517
Bank_Level_Parallism_Col = 2.419521
Bank_Level_Parallism_Ready = 1.120479
write_to_read_ratio_blp_rw_average = 0.043588
GrpLevelPara = 2.080233 

BW Util details:
bwutil = 0.413796 
total_CMD = 2015649 
util_bw = 834068 
Wasted_Col = 927052 
Wasted_Row = 32927 
Idle = 221602 

BW Util Bottlenecks: 
RCDc_limit = 1788017 
RCDWRc_limit = 1126 
WTRc_limit = 20755 
RTWc_limit = 141570 
CCDLc_limit = 242779 
rwq = 0 
CCDLc_limit_alone = 232047 
WTRc_limit_alone = 19516 
RTWc_limit_alone = 132077 

Commands details: 
total_CMD = 2015649 
n_nop = 1604920 
Read = 207279 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 140010 
n_pre = 139994 
n_ref = 0 
n_req = 207599 
total_req = 208517 

Dual Bus Interface Util: 
issued_total_row = 280004 
issued_total_col = 208517 
Row_Bus_Util =  0.138915 
CoL_Bus_Util = 0.103449 
Either_Row_CoL_Bus_Util = 0.203770 
Issued_on_Two_Bus_Simul_Util = 0.038594 
issued_two_Eff = 0.189400 
queue_avg = 42.576042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1597560 n_act=141942 n_pre=141926 n_ref_event=0 n_req=211724 n_rd=211413 n_rd_L2_A=0 n_write=0 n_wr_bk=1180 bw_util=0.4219
n_activity=1818503 dram_eff=0.4676
bk0: 13404a 582860i bk1: 13968a 569953i bk2: 12913a 598480i bk3: 13609a 564793i bk4: 12682a 599425i bk5: 13381a 557412i bk6: 12406a 627435i bk7: 12783a 594482i bk8: 12246a 641596i bk9: 12928a 597352i bk10: 11744a 661664i bk11: 12590a 607777i bk12: 13488a 568838i bk13: 14160a 544507i bk14: 14079a 550146i bk15: 15032a 528489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329637
Row_Buffer_Locality_read = 0.329620
Row_Buffer_Locality_write = 0.340836
Bank_Level_Parallism = 12.805587
Bank_Level_Parallism_Col = 2.449316
Bank_Level_Parallism_Ready = 1.115832
write_to_read_ratio_blp_rw_average = 0.050014
GrpLevelPara = 2.103229 

BW Util details:
bwutil = 0.421885 
total_CMD = 2015649 
util_bw = 850372 
Wasted_Col = 926357 
Wasted_Row = 25706 
Idle = 213214 

BW Util Bottlenecks: 
RCDc_limit = 1797008 
RCDWRc_limit = 1255 
WTRc_limit = 20910 
RTWc_limit = 162964 
CCDLc_limit = 250266 
rwq = 0 
CCDLc_limit_alone = 238103 
WTRc_limit_alone = 19839 
RTWc_limit_alone = 151872 

Commands details: 
total_CMD = 2015649 
n_nop = 1597560 
Read = 211413 
Write = 0 
L2_Alloc = 0 
L2_WB = 1180 
n_act = 141942 
n_pre = 141926 
n_ref = 0 
n_req = 211724 
total_req = 212593 

Dual Bus Interface Util: 
issued_total_row = 283868 
issued_total_col = 212593 
Row_Bus_Util =  0.140832 
CoL_Bus_Util = 0.105471 
Either_Row_CoL_Bus_Util = 0.207422 
Issued_on_Two_Bus_Simul_Util = 0.038882 
issued_two_Eff = 0.187453 
queue_avg = 45.583179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5832
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2015649 n_nop=1605122 n_act=139432 n_pre=139416 n_ref_event=0 n_req=206665 n_rd=206343 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.4119
n_activity=1810632 dram_eff=0.4586
bk0: 13367a 626730i bk1: 13719a 618796i bk2: 12583a 635728i bk3: 13166a 608954i bk4: 12383a 664577i bk5: 12800a 648564i bk6: 12094a 684269i bk7: 12417a 662853i bk8: 12027a 680867i bk9: 12479a 664064i bk10: 11733a 712841i bk11: 12108a 676260i bk12: 13528a 597417i bk13: 13570a 590998i bk14: 14018a 583592i bk15: 14351a 570604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325372
Row_Buffer_Locality_read = 0.325284
Row_Buffer_Locality_write = 0.381988
Bank_Level_Parallism = 12.420064
Bank_Level_Parallism_Col = 2.418830
Bank_Level_Parallism_Ready = 1.117747
write_to_read_ratio_blp_rw_average = 0.043173
GrpLevelPara = 2.082028 

BW Util details:
bwutil = 0.411939 
total_CMD = 2015649 
util_bw = 830324 
Wasted_Col = 925440 
Wasted_Row = 35200 
Idle = 224685 

BW Util Bottlenecks: 
RCDc_limit = 1783291 
RCDWRc_limit = 1246 
WTRc_limit = 19922 
RTWc_limit = 146227 
CCDLc_limit = 240010 
rwq = 0 
CCDLc_limit_alone = 229031 
WTRc_limit_alone = 18898 
RTWc_limit_alone = 136272 

Commands details: 
total_CMD = 2015649 
n_nop = 1605122 
Read = 206343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 139432 
n_pre = 139416 
n_ref = 0 
n_req = 206665 
total_req = 207581 

Dual Bus Interface Util: 
issued_total_row = 278848 
issued_total_col = 207581 
Row_Bus_Util =  0.138342 
CoL_Bus_Util = 0.102985 
Either_Row_CoL_Bus_Util = 0.203670 
Issued_on_Two_Bus_Simul_Util = 0.037656 
issued_two_Eff = 0.184889 
queue_avg = 41.690887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.6909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213731, Miss = 105107, Miss_rate = 0.492, Pending_hits = 353, Reservation_fails = 94
L2_cache_bank[1]: Access = 213701, Miss = 102159, Miss_rate = 0.478, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[2]: Access = 220637, Miss = 106871, Miss_rate = 0.484, Pending_hits = 294, Reservation_fails = 129
L2_cache_bank[3]: Access = 214463, Miss = 103530, Miss_rate = 0.483, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[4]: Access = 213450, Miss = 102084, Miss_rate = 0.478, Pending_hits = 224, Reservation_fails = 2
L2_cache_bank[5]: Access = 219911, Miss = 106694, Miss_rate = 0.485, Pending_hits = 537, Reservation_fails = 10339
L2_cache_bank[6]: Access = 220669, Miss = 102864, Miss_rate = 0.466, Pending_hits = 220, Reservation_fails = 800
L2_cache_bank[7]: Access = 213090, Miss = 104157, Miss_rate = 0.489, Pending_hits = 131, Reservation_fails = 1
L2_cache_bank[8]: Access = 213407, Miss = 103777, Miss_rate = 0.486, Pending_hits = 296, Reservation_fails = 2303
L2_cache_bank[9]: Access = 214777, Miss = 103730, Miss_rate = 0.483, Pending_hits = 173, Reservation_fails = 1712
L2_cache_bank[10]: Access = 215947, Miss = 104471, Miss_rate = 0.484, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[11]: Access = 212445, Miss = 102806, Miss_rate = 0.484, Pending_hits = 183, Reservation_fails = 204
L2_cache_bank[12]: Access = 214392, Miss = 104351, Miss_rate = 0.487, Pending_hits = 248, Reservation_fails = 250
L2_cache_bank[13]: Access = 217250, Miss = 99871, Miss_rate = 0.460, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[14]: Access = 222217, Miss = 109523, Miss_rate = 0.493, Pending_hits = 544, Reservation_fails = 5884
L2_cache_bank[15]: Access = 213893, Miss = 103850, Miss_rate = 0.486, Pending_hits = 189, Reservation_fails = 7813
L2_cache_bank[16]: Access = 213281, Miss = 103749, Miss_rate = 0.486, Pending_hits = 271, Reservation_fails = 11139
L2_cache_bank[17]: Access = 214648, Miss = 103043, Miss_rate = 0.480, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 216487, Miss = 105249, Miss_rate = 0.486, Pending_hits = 309, Reservation_fails = 3726
L2_cache_bank[19]: Access = 213865, Miss = 102106, Miss_rate = 0.477, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[20]: Access = 214719, Miss = 102995, Miss_rate = 0.480, Pending_hits = 191, Reservation_fails = 11
L2_cache_bank[21]: Access = 220569, Miss = 108473, Miss_rate = 0.492, Pending_hits = 730, Reservation_fails = 4879
L2_cache_bank[22]: Access = 219994, Miss = 101766, Miss_rate = 0.463, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[23]: Access = 214838, Miss = 104629, Miss_rate = 0.487, Pending_hits = 162, Reservation_fails = 311
L2_total_cache_accesses = 5182381
L2_total_cache_misses = 2497855
L2_total_cache_miss_rate = 0.4820
L2_total_cache_pending_hits = 6677
L2_total_cache_reservation_fails = 49597
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2628429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2069694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 427536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6557
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5132216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50165
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 49597
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=5182381
icnt_total_pkts_simt_to_mem=5182381
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5182381
Req_Network_cycles = 785993
Req_Network_injected_packets_per_cycle =       6.5934 
Req_Network_conflicts_per_cycle =      12.9941
Req_Network_conflicts_per_cycle_util =      14.2279
Req_Bank_Level_Parallism =       7.2195
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      49.6575
Req_Network_out_buffer_full_per_cycle =       0.3511
Req_Network_out_buffer_avg_util =      30.5950

Reply_Network_injected_packets_num = 5182381
Reply_Network_cycles = 785993
Reply_Network_injected_packets_per_cycle =        6.5934
Reply_Network_conflicts_per_cycle =        3.0167
Reply_Network_conflicts_per_cycle_util =       3.3152
Reply_Bank_Level_Parallism =       7.2457
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.0738
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 41 sec (5741 sec)
gpgpu_simulation_rate = 10818 (inst/sec)
gpgpu_simulation_rate = 136 (cycle/sec)
gpgpu_silicon_slowdown = 10036764x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5d30f51c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f510..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570c85fcdbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 7659
gpu_sim_insn = 1318941
gpu_ipc =     172.2080
gpu_tot_sim_cycle = 793652
gpu_tot_sim_insn = 63428220
gpu_tot_ipc =      79.9194
gpu_tot_issued_cta = 860
gpu_occupancy = 82.4536% 
gpu_tot_occupancy = 91.7078% 
max_total_param_size = 0
gpu_stall_dramfull = 2486937
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1180
partiton_level_parallism_total  =       6.5502
partiton_level_parallism_util =       8.2681
partiton_level_parallism_util_total  =       9.5432
L2_BW  =      92.5156 GB/Sec
L2_BW_total  =     286.1140 GB/Sec
gpu_total_sim_rate=10994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 210642, Miss = 141777, Miss_rate = 0.673, Pending_hits = 3175, Reservation_fails = 907228
	L1D_cache_core[1]: Access = 265132, Miss = 212422, Miss_rate = 0.801, Pending_hits = 4014, Reservation_fails = 1144641
	L1D_cache_core[2]: Access = 247590, Miss = 191063, Miss_rate = 0.772, Pending_hits = 3973, Reservation_fails = 1012731
	L1D_cache_core[3]: Access = 246051, Miss = 185177, Miss_rate = 0.753, Pending_hits = 3649, Reservation_fails = 1051671
	L1D_cache_core[4]: Access = 227947, Miss = 157687, Miss_rate = 0.692, Pending_hits = 3242, Reservation_fails = 956246
	L1D_cache_core[5]: Access = 200575, Miss = 137770, Miss_rate = 0.687, Pending_hits = 2877, Reservation_fails = 935885
	L1D_cache_core[6]: Access = 228879, Miss = 160741, Miss_rate = 0.702, Pending_hits = 3073, Reservation_fails = 952372
	L1D_cache_core[7]: Access = 224441, Miss = 168342, Miss_rate = 0.750, Pending_hits = 3215, Reservation_fails = 1080845
	L1D_cache_core[8]: Access = 200608, Miss = 121716, Miss_rate = 0.607, Pending_hits = 2434, Reservation_fails = 928194
	L1D_cache_core[9]: Access = 244509, Miss = 179826, Miss_rate = 0.735, Pending_hits = 3728, Reservation_fails = 1033507
	L1D_cache_core[10]: Access = 242015, Miss = 175768, Miss_rate = 0.726, Pending_hits = 3304, Reservation_fails = 992456
	L1D_cache_core[11]: Access = 229674, Miss = 162613, Miss_rate = 0.708, Pending_hits = 3146, Reservation_fails = 940523
	L1D_cache_core[12]: Access = 229880, Miss = 162717, Miss_rate = 0.708, Pending_hits = 3129, Reservation_fails = 1061695
	L1D_cache_core[13]: Access = 225638, Miss = 160951, Miss_rate = 0.713, Pending_hits = 2910, Reservation_fails = 979181
	L1D_cache_core[14]: Access = 231751, Miss = 169660, Miss_rate = 0.732, Pending_hits = 3087, Reservation_fails = 946552
	L1D_cache_core[15]: Access = 229999, Miss = 165280, Miss_rate = 0.719, Pending_hits = 3179, Reservation_fails = 976274
	L1D_cache_core[16]: Access = 262347, Miss = 209388, Miss_rate = 0.798, Pending_hits = 4098, Reservation_fails = 1104733
	L1D_cache_core[17]: Access = 242790, Miss = 182097, Miss_rate = 0.750, Pending_hits = 3680, Reservation_fails = 982630
	L1D_cache_core[18]: Access = 230990, Miss = 172304, Miss_rate = 0.746, Pending_hits = 3694, Reservation_fails = 979175
	L1D_cache_core[19]: Access = 244128, Miss = 180915, Miss_rate = 0.741, Pending_hits = 3431, Reservation_fails = 1043588
	L1D_cache_core[20]: Access = 237635, Miss = 173695, Miss_rate = 0.731, Pending_hits = 3563, Reservation_fails = 935943
	L1D_cache_core[21]: Access = 227501, Miss = 165452, Miss_rate = 0.727, Pending_hits = 3295, Reservation_fails = 994713
	L1D_cache_core[22]: Access = 244079, Miss = 181217, Miss_rate = 0.742, Pending_hits = 3472, Reservation_fails = 1075020
	L1D_cache_core[23]: Access = 212346, Miss = 142414, Miss_rate = 0.671, Pending_hits = 3001, Reservation_fails = 894505
	L1D_cache_core[24]: Access = 243240, Miss = 181009, Miss_rate = 0.744, Pending_hits = 4026, Reservation_fails = 992277
	L1D_cache_core[25]: Access = 246601, Miss = 189093, Miss_rate = 0.767, Pending_hits = 3693, Reservation_fails = 1002160
	L1D_cache_core[26]: Access = 247960, Miss = 183772, Miss_rate = 0.741, Pending_hits = 3584, Reservation_fails = 964825
	L1D_cache_core[27]: Access = 243378, Miss = 181320, Miss_rate = 0.745, Pending_hits = 3630, Reservation_fails = 1034059
	L1D_cache_core[28]: Access = 226167, Miss = 160439, Miss_rate = 0.709, Pending_hits = 3349, Reservation_fails = 968533
	L1D_cache_core[29]: Access = 243862, Miss = 182651, Miss_rate = 0.749, Pending_hits = 3702, Reservation_fails = 1002612
	L1D_total_cache_accesses = 7038355
	L1D_total_cache_misses = 5139276
	L1D_total_cache_miss_rate = 0.7302
	L1D_total_cache_pending_hits = 102353
	L1D_total_cache_reservation_fails = 29874774
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.238
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1737399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4577040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29869175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 562172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 102353
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6978964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59391

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1866340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28002835
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5599
ctas_completed 860, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4767, 1249, 1256, 1249, 1270, 1252, 1263, 1270, 1876, 1916, 1862, 1916, 1876, 1906, 1920, 1887, 2753, 2734, 2742, 2734, 2715, 2726, 2734, 2757, 2698, 2679, 2717, 2919, 3067, 2721, 2702, 2691, 
gpgpu_n_tot_thrd_icount = 78097152
gpgpu_n_tot_w_icount = 2440536
gpgpu_n_stall_shd_mem = 8199873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5139212
gpgpu_n_mem_write_global = 59391
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13999868
gpgpu_n_store_insn = 451274
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 770560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7757720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 442153
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1033164	W0_Idle:1114858	W0_Scoreboard:81659722	W1:11282	W2:16639	W3:11271	W4:14974	W5:15054	W6:25436	W7:16794	W8:14276	W9:16860	W10:35582	W11:47201	W12:13722	W13:13599	W14:22856	W15:17111	W16:14989	W17:24642	W18:19811	W19:15957	W20:27245	W21:17661	W22:20998	W23:19924	W24:20058	W25:22951	W26:65605	W27:100913	W28:93313	W29:110792	W30:105918	W31:105622	W32:1361480
single_issue_nums: WS0:613100	WS1:605607	WS2:612686	WS3:609143	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41113696 {8:5139212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2375640 {40:59391,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205568480 {40:5139212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 475128 {8:59391,}
maxmflatency = 8450 
max_icnt2mem_latency = 5030 
maxmrqlatency = 6177 
max_icnt2sh_latency = 506 
averagemflatency = 1015 
avg_icnt2mem_latency = 465 
avg_mrq_latency = 162 
avg_icnt2sh_latency = 9 
mrq_lat_table:370582 	15760 	34310 	69811 	138252 	239873 	417236 	659040 	499247 	46487 	9372 	5435 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	385257 	1827894 	902126 	1558099 	446154 	79065 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1125844 	908361 	792588 	561356 	1217519 	458575 	132973 	1387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3332634 	673398 	514986 	348401 	184065 	100734 	36525 	7860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	244 	33 	490 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        59        62        60        62        64        64        64        64        16        36        37        40        64        64 
dram[1]:        64        64        58        58        56        56        64        64        64        64        16        33        40        40        64        64 
dram[2]:        64        64        58        59        51        48        64        64        63        64        24        24        40        40        64        64 
dram[3]:        64        64        58        58        61        55        64        62        64        64        24        16        40        40        64        64 
dram[4]:        64        64        63        64        55        64        60        64        64        64        21        24        40        40        64        64 
dram[5]:        64        64        63        63        61        63        63        64        64        64        20        20        40        40        64        64 
dram[6]:        64        64        64        64        54        53        64        64        64        64        31        20        40        40        64        64 
dram[7]:        64        64        64        63        60        64        64        64        64        64        32        32        44        44        64        64 
dram[8]:        64        64        64        64        59        59        64        62        64        64        16        14        44        44        64        64 
dram[9]:        64        64        63        63        56        60        60        62        64        64        17        28        44        44        64        64 
dram[10]:        64        64        63        63        56        56        64        64        63        64        23        24        44        44        64        64 
dram[11]:        64        64        59        57        54        60        63        64        63        64        36        25        40        40        64        64 
maximum service time to same row:
dram[0]:      6872      6797      6575     16300      6784      6849      6924      6982      7027      7135      6887      6880      6907      6896      6778      6778 
dram[1]:      6618      6862      6561      6587      6601      6601      6781      7830      7025      7078      6678      6669     13056      6783      6668      6763 
dram[2]:      6629      6677      6672      6674      6677      6626      6874      9278      6926      7120      6676      6676      6758      6761      6670      6676 
dram[3]:     11415      6733      6593      6641      6777      6709     19901      6975      7080      7228      6886      6759      6838      6886      6779      6735 
dram[4]:      6865      6718     20104      6520      6701      6869      6898      6927      7066      7096      6776      6782      6874      6856      6817      6753 
dram[5]:      6669      6633      6464      6446      6662      6668      6849      6919      7023      7085      6776      6665      6804      6826      6659      6802 
dram[6]:      6731      6743      6713      6724      6775      6729     11088     21152      7021      7088      6766      6737      6865      6827      6729      6774 
dram[7]:      6717     18641      6609      6591      6733      6827      6972      7002      7111      7238      6738      6829      6935      6877      6721      6716 
dram[8]:      6726      6748     12169      6701      6761      6752      6945      6899      7056      7143      6760      6754      6871      6867      6865      6747 
dram[9]:      6590      6700      6426      6428      6583      6610      6879      6942      7071      7141      6593      6698      6734      6793      6657      6559 
dram[10]:      6628      6754      6517      6569      6697      6616      6776     17636      7027      7067      6614      6614      6756      6779      6615      6697 
dram[11]:      6759     13838      6548      6551      6681      6779     26542      7029      6685      6657      6678      6684     17358      6891      6676      6730 
average row accesses per activate:
dram[0]:  1.632455  1.597765  1.420768  1.418602  1.423883  1.421462  1.364033  1.386814  1.438737  1.398831  1.397521  1.404349  1.524859  1.536751  1.658782  1.624562 
dram[1]:  1.596369  1.593704  1.515662  1.456411  1.480743  1.449869  1.441320  1.426269  1.478392  1.410021  1.430968  1.409922  1.541449  1.540245  1.646307  1.639083 
dram[2]:  1.585964  1.599086  1.459519  1.504331  1.425454  1.471788  1.398827  1.431126  1.394394  1.450971  1.418230  1.405631  1.506028  1.572336  1.627190  1.602447 
dram[3]:  1.539260  1.612762  1.436530  1.481528  1.434885  1.425463  1.423496  1.420025  1.394791  1.415730  1.403463  1.434250  1.516752  1.508920  1.607911  1.624254 
dram[4]:  1.610739  1.603618  1.466219  1.456581  1.437366  1.429709  1.391675  1.408966  1.413766  1.407536  1.409804  1.410121  1.529910  1.509357  1.608701  1.604529 
dram[5]:  1.579306  1.584756  1.485662  1.465267  1.453234  1.433079  1.445213  1.400625  1.423569  1.415870  1.415123  1.394359  1.520040  1.512447  1.603966  1.608754 
dram[6]:  1.602444  1.517512  1.462917  1.454514  1.461864  1.425360  1.426405  1.392928  1.418309  1.420536  1.400119  1.403612  1.520948  1.476810  1.604234  1.553760 
dram[7]:  1.668187  1.612385  1.485441  1.449738  1.483808  1.424673  1.427059  1.388649  1.425998  1.402890  1.421459  1.382828  1.563415  1.541471  1.660856  1.600309 
dram[8]:  1.606443  1.578654  1.471995  1.464072  1.449334  1.430061  1.416906  1.386645  1.414093  1.431128  1.419616  1.393950  1.546273  1.506004  1.610757  1.587186 
dram[9]:  1.639167  1.586559  1.503818  1.465630  1.434304  1.408938  1.425513  1.378469  1.421309  1.404480  1.427435  1.387663  1.561415  1.505551  1.606815  1.604349 
dram[10]:  1.580691  1.618243  1.480987  1.503464  1.414830  1.451044  1.425649  1.419860  1.418018  1.447542  1.377757  1.421796  1.520705  1.568656  1.582413  1.674449 
dram[11]:  1.562558  1.604530  1.445347  1.484461  1.426601  1.458172  1.401878  1.427898  1.406831  1.446337  1.412083  1.411682  1.547297  1.526080  1.582829  1.600598 
average row locality = 2505555/1685504 = 1.486532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14279     13691     12842     12489     12821     12574     12204     12179     12435     11732     12062     11819     13813     13528     14829     14339 
dram[1]:     14114     13884     13271     12813     13117     12688     12711     12303     12760     11988     12282     11880     13870     13661     14895     14479 
dram[2]:     13680     13963     12640     13340     12520     13335     12167     12883     11890     12770     11872     12132     13221     14085     14264     14367 
dram[3]:     13311     13965     12657     12880     12838     12818     12420     12438     12104     12348     11754     12052     13562     13426     14391     14385 
dram[4]:     13911     13968     12858     12849     12726     12720     12237     12289     12386     12178     12051     12010     13353     13610     14416     14279 
dram[5]:     13884     13703     13024     12876     13074     12739     12543     12100     12237     12151     11921     11668     13518     13468     14441     14262 
dram[6]:     14128     13093     13024     12538     13105     12531     12414     11975     12162     12022     11789     11737     13521     12811     14364     13331 
dram[7]:     14582     13809     13487     12992     13631     12921     12942     12209     12824     12135     12506     11725     14498     13766     15202     14458 
dram[8]:     13816     13841     12897     12906     12820     12735     12354     12190     12041     12395     11912     11797     13711     13398     14365     13933 
dram[9]:     13887     13767     13163     12782     12878     12523     12516     11921     12273     12101     12206     11698     14013     13403     14487     14051 
dram[10]:     13464     14028     12937     13640     12686     13389     12406     12783     12246     12928     11744     12590     13528     14200     14143     15096 
dram[11]:     13419     13779     12595     13198     12387     12804     12094     12417     12027     12479     11733     12108     13569     13610     14082     14415 
total dram reads = 2501816
bank skew: 15202/11668 = 1.30
chip skew: 213687/204545 = 1.04
number of total write accesses:
dram[0]:       144       145       129       130        82        92         0         0         0         0         0         0        76        77       145       149 
dram[1]:       159       145       136       134        98        92         0         0         0         0         0         0        79        83       142       156 
dram[2]:       147       143       132       127        96        80         0         0         0         0         0         0        80        85       146       147 
dram[3]:       146       142       116       131        80        96         0         0         0         0         0         0        76        87       152       157 
dram[4]:       150       150       132       130        88        92         0         0         0         0         0         0        83        82       157       135 
dram[5]:       142       155       126       129        94        93         0         0         0         0         0         0        81        80       147       137 
dram[6]:       139       137       129       116        95        99         0         0         0         0         0         0        80        83       134       142 
dram[7]:       153       157       127       123        92        97         0         0         0         0         0         0        90        91       160       139 
dram[8]:       157       162       132       126        96        96         0         0         0         0         0         0        89        85       149       146 
dram[9]:       146       171       130       125        97       100         0         0         0         0         0         0        84        87       145       153 
dram[10]:       148       148       125       124        88        92         0         0         0         0         0         0        86        90       142       137 
dram[11]:       153       140       131       130        91        97         0         0         0         0         0         0        93        92       154       157 
total dram writes = 14419
min_bank_accesses = 0!
chip skew: 1238/1154 = 1.07
average mf latency per bank:
dram[0]:       2745      2392      2544      2150      2559      2154      2498      2114      2599      2142      2596      2237      2609      2271      2799      2416
dram[1]:       2082      1941      2079      1802      2172      1804      1897      1727      1933      1759      1981      1804      1992      1838      2081      1953
dram[2]:       2028      2520      1852      2205      1862      2147      1777      2123      1830      2173      1862      2198      1943      2335      2040      2537
dram[3]:       2014      1828      1830      1696      1806      1680      1723      1658      1790      1676      1818      1710      1894      1763      2044      1856
dram[4]:       2500      2024      2307      1838      2216      1853      2243      1785      2328      1841      2364      1868      2423      1920      2530      2050
dram[5]:       1930      1858      1761      1725      1772      1707      1715      1684      1741      1723      1792      1760      1856      1784      1945      1875
dram[6]:       1827      2002      1708      1812      1714      1759      1671      1699      1695      1740      1733      1775      1795      1881      1903      2065
dram[7]:       3610      2180      3253      1993      3149      1983      3181      1950      3226      1994      3306      2034      3353      2069      3609      2218
dram[8]:       1982      1768      1845      1689      1828      1652      1789      1627      1839      1647      1879      1694      1914      1732      2011      1856
dram[9]:       2627      1971      2344      1843      2327      1862      2306      1795      2341      1816      2422      1880      2453      1915      2654      2049
dram[10]:       2495      3156      2221      2602      2196      2585      2186      2589      2168      2633      2284      2641      2303      2851      2506      3159
dram[11]:       1926      2079      1767      1894      1739      1892      1673      1839      1699      1881      1755      1929      1829      1976      1943      2066
maximum mf latency per bank:
dram[0]:       7353      7259      5696      4360      5932      4223      6028      4166      6017      4025      5811      4028      5986      5518      7948      5752
dram[1]:       4362      6288      4333      5980      4584      3566      3074      3462      3781      3536      3172      3556      4924      4967      5081      6651
dram[2]:       4560      6985      3619      4297      5328      4529      3330      4293      3310      4278      3395      4369      4945      6318      4837      6453
dram[3]:       5201      4844      3892      3597      3739      3470      3803      3357      3752      3400      3741      3498      5407      3655      5518      5454
dram[4]:       8102      6039      4773      4008      4976      3987      5122      3881      5141      3646      5078      4003      6291      5224      6414      6291
dram[5]:       3440      4981      3684      3769      3404      4023      3702      3853      3528      3710      3668      3985      5864      4417      4313      4782
dram[6]:       4570      4452      5299      4624      3656      3522      3288      3486      3372      3487      3939      3427      4256      4937      4861      6072
dram[7]:       8366      6550      6148      4482      6147      4439      6177      4384      5901      4352      6017      4082      7599      7441      8450      6743
dram[8]:       5516      3989      4508      3349      3701      3370      3475      3384      3728      3348      3692      3415      4563      5116      5875      4350
dram[9]:       8204      5704      7144      3962      6853      4488      6336      4009      6283      3915      6425      4231      6257      6709      6250      6169
dram[10]:       6793      6944      4981      6050      4942      5898      4908      6117      4857      6093      4866      6249      5575      6559      5298      6319
dram[11]:       5026      6729      3860      4005      3685      3894      3510      4060      3585      3982      3652      3940      4934      7038      4044      6386

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1620944 n_act=140647 n_pre=140631 n_ref_event=0 n_req=207935 n_rd=207636 n_rd_L2_A=0 n_write=0 n_wr_bk=1169 bw_util=0.4104
n_activity=1819386 dram_eff=0.4591
bk0: 14279a 627663i bk1: 13691a 639047i bk2: 12842a 626093i bk3: 12489a 674413i bk4: 12821a 647283i bk5: 12574a 670059i bk6: 12204a 674596i bk7: 12179a 675985i bk8: 12435a 689194i bk9: 11732a 731809i bk10: 12062a 693271i bk11: 11819a 705738i bk12: 13813a 623216i bk13: 13528a 632482i bk14: 14829a 573770i bk15: 14339a 593671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323649
Row_Buffer_Locality_read = 0.323614
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 12.383596
Bank_Level_Parallism_Col = 2.397434
Bank_Level_Parallism_Ready = 1.123554
write_to_read_ratio_blp_rw_average = 0.038785
GrpLevelPara = 2.069957 

BW Util details:
bwutil = 0.410369 
total_CMD = 2035288 
util_bw = 835220 
Wasted_Col = 935595 
Wasted_Row = 30628 
Idle = 233845 

BW Util Bottlenecks: 
RCDc_limit = 1805284 
RCDWRc_limit = 1207 
WTRc_limit = 20890 
RTWc_limit = 125531 
CCDLc_limit = 236936 
rwq = 0 
CCDLc_limit_alone = 227521 
WTRc_limit_alone = 19780 
RTWc_limit_alone = 117226 

Commands details: 
total_CMD = 2035288 
n_nop = 1620944 
Read = 207636 
Write = 0 
L2_Alloc = 0 
L2_WB = 1169 
n_act = 140647 
n_pre = 140631 
n_ref = 0 
n_req = 207935 
total_req = 208805 

Dual Bus Interface Util: 
issued_total_row = 281278 
issued_total_col = 208805 
Row_Bus_Util =  0.138201 
CoL_Bus_Util = 0.102592 
Either_Row_CoL_Bus_Util = 0.203580 
Issued_on_Two_Bus_Simul_Util = 0.037213 
issued_two_Eff = 0.182793 
queue_avg = 41.825176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.8252
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1621447 n_act=140268 n_pre=140252 n_ref_event=0 n_req=211036 n_rd=210716 n_rd_L2_A=0 n_write=0 n_wr_bk=1224 bw_util=0.4165
n_activity=1812581 dram_eff=0.4677
bk0: 14114a 595137i bk1: 13884a 629205i bk2: 13271a 610962i bk3: 12813a 607207i bk4: 13117a 624971i bk5: 12688a 654842i bk6: 12711a 656426i bk7: 12303a 664538i bk8: 12760a 662350i bk9: 11988a 688469i bk10: 12282a 680299i bk11: 11880a 696225i bk12: 13870a 577120i bk13: 13661a 601649i bk14: 14895a 548313i bk15: 14479a 577761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.335384
Row_Buffer_Locality_read = 0.335219
Row_Buffer_Locality_write = 0.443750
Bank_Level_Parallism = 12.657560
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.124103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.416531 
total_CMD = 2035288 
util_bw = 847760 
Wasted_Col = 915035 
Wasted_Row = 31791 
Idle = 240702 

BW Util Bottlenecks: 
RCDc_limit = 1767149 
RCDWRc_limit = 1131 
WTRc_limit = 19755 
RTWc_limit = 149621 
CCDLc_limit = 249596 
rwq = 0 
CCDLc_limit_alone = 238323 
WTRc_limit_alone = 18545 
RTWc_limit_alone = 139558 

Commands details: 
total_CMD = 2035288 
n_nop = 1621447 
Read = 210716 
Write = 0 
L2_Alloc = 0 
L2_WB = 1224 
n_act = 140268 
n_pre = 140252 
n_ref = 0 
n_req = 211036 
total_req = 211940 

Dual Bus Interface Util: 
issued_total_row = 280520 
issued_total_col = 211940 
Row_Bus_Util =  0.137828 
CoL_Bus_Util = 0.104133 
Either_Row_CoL_Bus_Util = 0.203333 
Issued_on_Two_Bus_Simul_Util = 0.038628 
issued_two_Eff = 0.189974 
queue_avg = 44.237343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1620959 n_act=140434 n_pre=140418 n_ref_event=0 n_req=209432 n_rd=209129 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.4133
n_activity=1816318 dram_eff=0.4632
bk0: 13680a 623598i bk1: 13963a 614232i bk2: 12640a 644469i bk3: 13340a 607148i bk4: 12520a 636870i bk5: 13335a 621883i bk6: 12167a 680854i bk7: 12883a 626682i bk8: 11890a 695527i bk9: 12770a 642250i bk10: 11872a 705961i bk11: 12132a 670609i bk12: 13221a 612701i bk13: 14085a 573120i bk14: 14264a 592707i bk15: 14367a 562602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329501
Row_Buffer_Locality_read = 0.329323
Row_Buffer_Locality_write = 0.452145
Bank_Level_Parallism = 12.615557
Bank_Level_Parallism_Col = 2.457042
Bank_Level_Parallism_Ready = 1.128348
write_to_read_ratio_blp_rw_average = 0.050562
GrpLevelPara = 2.104705 

BW Util details:
bwutil = 0.413331 
total_CMD = 2035288 
util_bw = 841248 
Wasted_Col = 924791 
Wasted_Row = 31675 
Idle = 237574 

BW Util Bottlenecks: 
RCDc_limit = 1786359 
RCDWRc_limit = 1044 
WTRc_limit = 19212 
RTWc_limit = 171204 
CCDLc_limit = 243279 
rwq = 0 
CCDLc_limit_alone = 230593 
WTRc_limit_alone = 18139 
RTWc_limit_alone = 159591 

Commands details: 
total_CMD = 2035288 
n_nop = 1620959 
Read = 209129 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 140434 
n_pre = 140418 
n_ref = 0 
n_req = 209432 
total_req = 210312 

Dual Bus Interface Util: 
issued_total_row = 280852 
issued_total_col = 210312 
Row_Bus_Util =  0.137991 
CoL_Bus_Util = 0.103333 
Either_Row_CoL_Bus_Util = 0.203573 
Issued_on_Two_Bus_Simul_Util = 0.037751 
issued_two_Eff = 0.185444 
queue_avg = 43.664639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.6646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1622939 n_act=140267 n_pre=140251 n_ref_event=0 n_req=207653 n_rd=207349 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.4098
n_activity=1817074 dram_eff=0.4591
bk0: 13311a 661271i bk1: 13965a 618043i bk2: 12657a 651314i bk3: 12880a 658302i bk4: 12838a 652286i bk5: 12818a 651392i bk6: 12420a 683963i bk7: 12438a 673735i bk8: 12104a 700058i bk9: 12348a 672677i bk10: 11754a 730043i bk11: 12052a 721820i bk12: 13562a 613371i bk13: 13426a 625140i bk14: 14391a 581203i bk15: 14385a 599453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324561
Row_Buffer_Locality_read = 0.324376
Row_Buffer_Locality_write = 0.450658
Bank_Level_Parallism = 12.392716
Bank_Level_Parallism_Col = 2.391580
Bank_Level_Parallism_Ready = 1.111382
write_to_read_ratio_blp_rw_average = 0.036805
GrpLevelPara = 2.061341 

BW Util details:
bwutil = 0.409833 
total_CMD = 2035288 
util_bw = 834128 
Wasted_Col = 932320 
Wasted_Row = 32519 
Idle = 236321 

BW Util Bottlenecks: 
RCDc_limit = 1799493 
RCDWRc_limit = 1031 
WTRc_limit = 18942 
RTWc_limit = 127233 
CCDLc_limit = 241733 
rwq = 0 
CCDLc_limit_alone = 231984 
WTRc_limit_alone = 17800 
RTWc_limit_alone = 118626 

Commands details: 
total_CMD = 2035288 
n_nop = 1622939 
Read = 207349 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 140267 
n_pre = 140251 
n_ref = 0 
n_req = 207653 
total_req = 208532 

Dual Bus Interface Util: 
issued_total_row = 280518 
issued_total_col = 208532 
Row_Bus_Util =  0.137827 
CoL_Bus_Util = 0.102458 
Either_Row_CoL_Bus_Util = 0.202600 
Issued_on_Two_Bus_Simul_Util = 0.037686 
issued_two_Eff = 0.186010 
queue_avg = 41.038715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.0387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1622646 n_act=140498 n_pre=140482 n_ref_event=0 n_req=208150 n_rd=207841 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.4108
n_activity=1815838 dram_eff=0.4605
bk0: 13911a 592971i bk1: 13968a 611844i bk2: 12858a 636384i bk3: 12849a 634285i bk4: 12726a 652854i bk5: 12720a 635597i bk6: 12237a 659475i bk7: 12289a 673196i bk8: 12386a 647843i bk9: 12178a 666966i bk10: 12051a 679113i bk11: 12010a 694319i bk12: 13353a 610719i bk13: 13610a 586835i bk14: 14416a 576624i bk15: 14279a 574161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325064
Row_Buffer_Locality_read = 0.324989
Row_Buffer_Locality_write = 0.375405
Bank_Level_Parallism = 12.603078
Bank_Level_Parallism_Col = 2.428322
Bank_Level_Parallism_Ready = 1.115109
write_to_read_ratio_blp_rw_average = 0.047659
GrpLevelPara = 2.088878 

BW Util details:
bwutil = 0.410831 
total_CMD = 2035288 
util_bw = 836160 
Wasted_Col = 930521 
Wasted_Row = 30964 
Idle = 237643 

BW Util Bottlenecks: 
RCDc_limit = 1797411 
RCDWRc_limit = 1179 
WTRc_limit = 20247 
RTWc_limit = 156082 
CCDLc_limit = 243634 
rwq = 0 
CCDLc_limit_alone = 231661 
WTRc_limit_alone = 19026 
RTWc_limit_alone = 145330 

Commands details: 
total_CMD = 2035288 
n_nop = 1622646 
Read = 207841 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 140498 
n_pre = 140482 
n_ref = 0 
n_req = 208150 
total_req = 209040 

Dual Bus Interface Util: 
issued_total_row = 280980 
issued_total_col = 209040 
Row_Bus_Util =  0.138054 
CoL_Bus_Util = 0.102708 
Either_Row_CoL_Bus_Util = 0.202744 
Issued_on_Two_Bus_Simul_Util = 0.038018 
issued_two_Eff = 0.187518 
queue_avg = 42.931438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.9314
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1624365 n_act=140040 n_pre=140024 n_ref_event=0 n_req=207912 n_rd=207609 n_rd_L2_A=0 n_write=0 n_wr_bk=1184 bw_util=0.4103
n_activity=1815433 dram_eff=0.46
bk0: 13884a 618279i bk1: 13703a 630198i bk2: 13024a 643145i bk3: 12876a 613428i bk4: 13074a 613008i bk5: 12739a 625700i bk6: 12543a 662707i bk7: 12100a 676535i bk8: 12237a 672152i bk9: 12151a 670907i bk10: 11921a 698272i bk11: 11668a 706618i bk12: 13518a 599188i bk13: 13468a 605599i bk14: 14441a 575121i bk15: 14262a 590886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326494
Row_Buffer_Locality_read = 0.326431
Row_Buffer_Locality_write = 0.369637
Bank_Level_Parallism = 12.567387
Bank_Level_Parallism_Col = 2.371523
Bank_Level_Parallism_Ready = 1.117195
write_to_read_ratio_blp_rw_average = 0.029782
GrpLevelPara = 2.051335 

BW Util details:
bwutil = 0.410346 
total_CMD = 2035288 
util_bw = 835172 
Wasted_Col = 929006 
Wasted_Row = 32990 
Idle = 238120 

BW Util Bottlenecks: 
RCDc_limit = 1789788 
RCDWRc_limit = 1147 
WTRc_limit = 19491 
RTWc_limit = 101455 
CCDLc_limit = 240226 
rwq = 0 
CCDLc_limit_alone = 232238 
WTRc_limit_alone = 18306 
RTWc_limit_alone = 94652 

Commands details: 
total_CMD = 2035288 
n_nop = 1624365 
Read = 207609 
Write = 0 
L2_Alloc = 0 
L2_WB = 1184 
n_act = 140040 
n_pre = 140024 
n_ref = 0 
n_req = 207912 
total_req = 208793 

Dual Bus Interface Util: 
issued_total_row = 280064 
issued_total_col = 208793 
Row_Bus_Util =  0.137604 
CoL_Bus_Util = 0.102586 
Either_Row_CoL_Bus_Util = 0.201899 
Issued_on_Two_Bus_Simul_Util = 0.038291 
issued_two_Eff = 0.189656 
queue_avg = 41.747669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7477
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1628531 n_act=139146 n_pre=139130 n_ref_event=0 n_req=204839 n_rd=204545 n_rd_L2_A=0 n_write=0 n_wr_bk=1154 bw_util=0.4043
n_activity=1806499 dram_eff=0.4555
bk0: 14128a 628619i bk1: 13093a 652353i bk2: 13024a 633422i bk3: 12538a 653780i bk4: 13105a 622063i bk5: 12531a 652178i bk6: 12414a 673903i bk7: 11975a 696354i bk8: 12162a 687472i bk9: 12022a 701998i bk10: 11789a 724041i bk11: 11737a 729469i bk12: 13521a 615585i bk13: 12811a 647947i bk14: 14364a 593526i bk15: 13331a 629749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320754
Row_Buffer_Locality_read = 0.320702
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 12.445484
Bank_Level_Parallism_Col = 2.403617
Bank_Level_Parallism_Ready = 1.114596
write_to_read_ratio_blp_rw_average = 0.043312
GrpLevelPara = 2.072822 

BW Util details:
bwutil = 0.404265 
total_CMD = 2035288 
util_bw = 822796 
Wasted_Col = 929811 
Wasted_Row = 34665 
Idle = 248016 

BW Util Bottlenecks: 
RCDc_limit = 1792678 
RCDWRc_limit = 1218 
WTRc_limit = 20674 
RTWc_limit = 142039 
CCDLc_limit = 238257 
rwq = 0 
CCDLc_limit_alone = 227729 
WTRc_limit_alone = 19493 
RTWc_limit_alone = 132692 

Commands details: 
total_CMD = 2035288 
n_nop = 1628531 
Read = 204545 
Write = 0 
L2_Alloc = 0 
L2_WB = 1154 
n_act = 139146 
n_pre = 139130 
n_ref = 0 
n_req = 204839 
total_req = 205699 

Dual Bus Interface Util: 
issued_total_row = 278276 
issued_total_col = 205699 
Row_Bus_Util =  0.136726 
CoL_Bus_Util = 0.101066 
Either_Row_CoL_Bus_Util = 0.199852 
Issued_on_Two_Bus_Simul_Util = 0.037940 
issued_two_Eff = 0.189838 
queue_avg = 41.206184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2062
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1614148 n_act=142992 n_pre=142976 n_ref_event=0 n_req=214010 n_rd=213687 n_rd_L2_A=0 n_write=0 n_wr_bk=1229 bw_util=0.4224
n_activity=1826901 dram_eff=0.4706
bk0: 14582a 561529i bk1: 13809a 583368i bk2: 13487a 584601i bk3: 12992a 624865i bk4: 13631a 575666i bk5: 12921a 605892i bk6: 12942a 602982i bk7: 12209a 640733i bk8: 12824a 618974i bk9: 12135a 649160i bk10: 12506a 643048i bk11: 11725a 687065i bk12: 14498a 525817i bk13: 13766a 569115i bk14: 15202a 523497i bk15: 14458a 528597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.331891
Row_Buffer_Locality_read = 0.331714
Row_Buffer_Locality_write = 0.448916
Bank_Level_Parallism = 12.845438
Bank_Level_Parallism_Col = 2.470100
Bank_Level_Parallism_Ready = 1.128313
write_to_read_ratio_blp_rw_average = 0.050139
GrpLevelPara = 2.108388 

BW Util details:
bwutil = 0.422380 
total_CMD = 2035288 
util_bw = 859664 
Wasted_Col = 928089 
Wasted_Row = 23564 
Idle = 223971 

BW Util Bottlenecks: 
RCDc_limit = 1804342 
RCDWRc_limit = 1154 
WTRc_limit = 20722 
RTWc_limit = 169858 
CCDLc_limit = 251899 
rwq = 0 
CCDLc_limit_alone = 239065 
WTRc_limit_alone = 19390 
RTWc_limit_alone = 158356 

Commands details: 
total_CMD = 2035288 
n_nop = 1614148 
Read = 213687 
Write = 0 
L2_Alloc = 0 
L2_WB = 1229 
n_act = 142992 
n_pre = 142976 
n_ref = 0 
n_req = 214010 
total_req = 214916 

Dual Bus Interface Util: 
issued_total_row = 285968 
issued_total_col = 214916 
Row_Bus_Util =  0.140505 
CoL_Bus_Util = 0.105595 
Either_Row_CoL_Bus_Util = 0.206919 
Issued_on_Two_Bus_Simul_Util = 0.039181 
issued_two_Eff = 0.189353 
queue_avg = 45.625748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6257
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1623495 n_act=139921 n_pre=139905 n_ref_event=0 n_req=207442 n_rd=207111 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.4095
n_activity=1811774 dram_eff=0.46
bk0: 13816a 625635i bk1: 13841a 628585i bk2: 12897a 639193i bk3: 12906a 640288i bk4: 12820a 645406i bk5: 12735a 644058i bk6: 12354a 668235i bk7: 12190a 672741i bk8: 12041a 695337i bk9: 12395a 668720i bk10: 11912a 706878i bk11: 11797a 702858i bk12: 13711a 616320i bk13: 13398a 611637i bk14: 14365a 586350i bk15: 13933a 613250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325542
Row_Buffer_Locality_read = 0.325376
Row_Buffer_Locality_write = 0.429003
Bank_Level_Parallism = 12.494939
Bank_Level_Parallism_Col = 2.423311
Bank_Level_Parallism_Ready = 1.123316
write_to_read_ratio_blp_rw_average = 0.043596
GrpLevelPara = 2.084882 

BW Util details:
bwutil = 0.409473 
total_CMD = 2035288 
util_bw = 833396 
Wasted_Col = 928650 
Wasted_Row = 32377 
Idle = 240865 

BW Util Bottlenecks: 
RCDc_limit = 1791363 
RCDWRc_limit = 1155 
WTRc_limit = 22101 
RTWc_limit = 145125 
CCDLc_limit = 240360 
rwq = 0 
CCDLc_limit_alone = 229015 
WTRc_limit_alone = 20732 
RTWc_limit_alone = 135149 

Commands details: 
total_CMD = 2035288 
n_nop = 1623495 
Read = 207111 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 139921 
n_pre = 139905 
n_ref = 0 
n_req = 207442 
total_req = 208349 

Dual Bus Interface Util: 
issued_total_row = 279826 
issued_total_col = 208349 
Row_Bus_Util =  0.137487 
CoL_Bus_Util = 0.102368 
Either_Row_CoL_Bus_Util = 0.202327 
Issued_on_Two_Bus_Simul_Util = 0.037529 
issued_two_Eff = 0.185486 
queue_avg = 41.969818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1624152 n_act=140019 n_pre=140003 n_ref_event=0 n_req=207989 n_rd=207669 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.4106
n_activity=1813096 dram_eff=0.4609
bk0: 13887a 630927i bk1: 13767a 645812i bk2: 13163a 646950i bk3: 12782a 653548i bk4: 12878a 633420i bk5: 12523a 642867i bk6: 12516a 661865i bk7: 11921a 700349i bk8: 12273a 690823i bk9: 12101a 693401i bk10: 12206a 692434i bk11: 11698a 711419i bk12: 14013a 610787i bk13: 13403a 619119i bk14: 14487a 599038i bk15: 14051a 610454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326844
Row_Buffer_Locality_read = 0.326630
Row_Buffer_Locality_write = 0.465625
Bank_Level_Parallism = 12.441616
Bank_Level_Parallism_Col = 2.420174
Bank_Level_Parallism_Ready = 1.122612
write_to_read_ratio_blp_rw_average = 0.043548
GrpLevelPara = 2.080860 

BW Util details:
bwutil = 0.410570 
total_CMD = 2035288 
util_bw = 835628 
Wasted_Col = 927229 
Wasted_Row = 33008 
Idle = 239423 

BW Util Bottlenecks: 
RCDc_limit = 1788113 
RCDWRc_limit = 1126 
WTRc_limit = 20755 
RTWc_limit = 141570 
CCDLc_limit = 242884 
rwq = 0 
CCDLc_limit_alone = 232152 
WTRc_limit_alone = 19516 
RTWc_limit_alone = 132077 

Commands details: 
total_CMD = 2035288 
n_nop = 1624152 
Read = 207669 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 140019 
n_pre = 140003 
n_ref = 0 
n_req = 207989 
total_req = 208907 

Dual Bus Interface Util: 
issued_total_row = 280022 
issued_total_col = 208907 
Row_Bus_Util =  0.137583 
CoL_Bus_Util = 0.102642 
Either_Row_CoL_Bus_Util = 0.202004 
Issued_on_Two_Bus_Simul_Util = 0.038222 
issued_two_Eff = 0.189215 
queue_avg = 42.197582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1616787 n_act=141951 n_pre=141935 n_ref_event=0 n_req=212119 n_rd=211808 n_rd_L2_A=0 n_write=0 n_wr_bk=1180 bw_util=0.4186
n_activity=1820511 dram_eff=0.468
bk0: 13464a 601355i bk1: 14028a 588348i bk2: 12937a 617959i bk3: 13640a 584273i bk4: 12686a 618998i bk5: 13389a 576959i bk6: 12406a 647072i bk7: 12783a 614119i bk8: 12246a 661235i bk9: 12928a 616993i bk10: 11744a 681305i bk11: 12590a 627418i bk12: 13528a 588138i bk13: 14200a 563874i bk14: 14143a 569152i bk15: 15096a 547167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330843
Row_Buffer_Locality_read = 0.330828
Row_Buffer_Locality_write = 0.340836
Bank_Level_Parallism = 12.796476
Bank_Level_Parallism_Col = 2.449948
Bank_Level_Parallism_Ready = 1.117957
write_to_read_ratio_blp_rw_average = 0.049967
GrpLevelPara = 2.103847 

BW Util details:
bwutil = 0.418590 
total_CMD = 2035288 
util_bw = 851952 
Wasted_Col = 926518 
Wasted_Row = 25756 
Idle = 231062 

BW Util Bottlenecks: 
RCDc_limit = 1797111 
RCDWRc_limit = 1255 
WTRc_limit = 20910 
RTWc_limit = 162964 
CCDLc_limit = 250361 
rwq = 0 
CCDLc_limit_alone = 238198 
WTRc_limit_alone = 19839 
RTWc_limit_alone = 151872 

Commands details: 
total_CMD = 2035288 
n_nop = 1616787 
Read = 211808 
Write = 0 
L2_Alloc = 0 
L2_WB = 1180 
n_act = 141951 
n_pre = 141935 
n_ref = 0 
n_req = 212119 
total_req = 212988 

Dual Bus Interface Util: 
issued_total_row = 283886 
issued_total_col = 212988 
Row_Bus_Util =  0.139482 
CoL_Bus_Util = 0.104648 
Either_Row_CoL_Bus_Util = 0.205622 
Issued_on_Two_Bus_Simul_Util = 0.038507 
issued_two_Eff = 0.187271 
queue_avg = 45.176514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1765
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2035288 n_nop=1624370 n_act=139441 n_pre=139425 n_ref_event=0 n_req=207038 n_rd=206716 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.4087
n_activity=1812568 dram_eff=0.4589
bk0: 13419a 645360i bk1: 13779a 637322i bk2: 12595a 655273i bk3: 13198a 628409i bk4: 12387a 684146i bk5: 12804a 668134i bk6: 12094a 703905i bk7: 12417a 682491i bk8: 12027a 700507i bk9: 12479a 683705i bk10: 11733a 732484i bk11: 12108a 695904i bk12: 13569a 616813i bk13: 13610a 610267i bk14: 14082a 602646i bk15: 14415a 589390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326544
Row_Buffer_Locality_read = 0.326458
Row_Buffer_Locality_write = 0.381988
Bank_Level_Parallism = 12.410928
Bank_Level_Parallism_Col = 2.419261
Bank_Level_Parallism_Ready = 1.119541
write_to_read_ratio_blp_rw_average = 0.043133
GrpLevelPara = 2.082562 

BW Util details:
bwutil = 0.408697 
total_CMD = 2035288 
util_bw = 831816 
Wasted_Col = 925634 
Wasted_Row = 35277 
Idle = 242561 

BW Util Bottlenecks: 
RCDc_limit = 1783383 
RCDWRc_limit = 1246 
WTRc_limit = 19922 
RTWc_limit = 146227 
CCDLc_limit = 240124 
rwq = 0 
CCDLc_limit_alone = 229145 
WTRc_limit_alone = 18898 
RTWc_limit_alone = 136272 

Commands details: 
total_CMD = 2035288 
n_nop = 1624370 
Read = 206716 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 139441 
n_pre = 139425 
n_ref = 0 
n_req = 207038 
total_req = 207954 

Dual Bus Interface Util: 
issued_total_row = 278866 
issued_total_col = 207954 
Row_Bus_Util =  0.137015 
CoL_Bus_Util = 0.102174 
Either_Row_CoL_Bus_Util = 0.201897 
Issued_on_Two_Bus_Simul_Util = 0.037293 
issued_two_Eff = 0.184713 
queue_avg = 41.320164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.3202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 214434, Miss = 105303, Miss_rate = 0.491, Pending_hits = 353, Reservation_fails = 94
L2_cache_bank[1]: Access = 214364, Miss = 102367, Miss_rate = 0.478, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[2]: Access = 221307, Miss = 107059, Miss_rate = 0.484, Pending_hits = 294, Reservation_fails = 129
L2_cache_bank[3]: Access = 215155, Miss = 103711, Miss_rate = 0.482, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[4]: Access = 214115, Miss = 102274, Miss_rate = 0.478, Pending_hits = 224, Reservation_fails = 2
L2_cache_bank[5]: Access = 220582, Miss = 106893, Miss_rate = 0.485, Pending_hits = 537, Reservation_fails = 10339
L2_cache_bank[6]: Access = 221336, Miss = 103052, Miss_rate = 0.466, Pending_hits = 220, Reservation_fails = 800
L2_cache_bank[7]: Access = 213756, Miss = 104345, Miss_rate = 0.488, Pending_hits = 131, Reservation_fails = 1
L2_cache_bank[8]: Access = 214103, Miss = 103969, Miss_rate = 0.486, Pending_hits = 296, Reservation_fails = 2303
L2_cache_bank[9]: Access = 215449, Miss = 103916, Miss_rate = 0.482, Pending_hits = 173, Reservation_fails = 1712
L2_cache_bank[10]: Access = 216618, Miss = 104656, Miss_rate = 0.483, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[11]: Access = 213118, Miss = 102992, Miss_rate = 0.483, Pending_hits = 183, Reservation_fails = 204
L2_cache_bank[12]: Access = 215068, Miss = 104527, Miss_rate = 0.486, Pending_hits = 248, Reservation_fails = 250
L2_cache_bank[13]: Access = 217922, Miss = 100059, Miss_rate = 0.459, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[14]: Access = 222914, Miss = 109703, Miss_rate = 0.492, Pending_hits = 544, Reservation_fails = 5884
L2_cache_bank[15]: Access = 214565, Miss = 104055, Miss_rate = 0.485, Pending_hits = 189, Reservation_fails = 7813
L2_cache_bank[16]: Access = 213957, Miss = 103948, Miss_rate = 0.486, Pending_hits = 271, Reservation_fails = 11139
L2_cache_bank[17]: Access = 215318, Miss = 103236, Miss_rate = 0.479, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 217187, Miss = 105445, Miss_rate = 0.486, Pending_hits = 309, Reservation_fails = 3726
L2_cache_bank[19]: Access = 214536, Miss = 102300, Miss_rate = 0.477, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[20]: Access = 215392, Miss = 103187, Miss_rate = 0.479, Pending_hits = 191, Reservation_fails = 11
L2_cache_bank[21]: Access = 221231, Miss = 108676, Miss_rate = 0.491, Pending_hits = 730, Reservation_fails = 4879
L2_cache_bank[22]: Access = 220666, Miss = 101939, Miss_rate = 0.462, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[23]: Access = 215510, Miss = 104829, Miss_rate = 0.486, Pending_hits = 162, Reservation_fails = 311
L2_total_cache_accesses = 5198603
L2_total_cache_misses = 2502441
L2_total_cache_miss_rate = 0.4814
L2_total_cache_pending_hits = 6677
L2_total_cache_reservation_fails = 49597
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2630839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2070834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 430982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6557
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5139212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59391
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 49597
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=5198603
icnt_total_pkts_simt_to_mem=5198603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5198603
Req_Network_cycles = 793652
Req_Network_injected_packets_per_cycle =       6.5502 
Req_Network_conflicts_per_cycle =      12.8802
Req_Network_conflicts_per_cycle_util =      14.2019
Req_Bank_Level_Parallism =       7.2223
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      49.1950
Req_Network_out_buffer_full_per_cycle =       0.3477
Req_Network_out_buffer_avg_util =      30.3006

Reply_Network_injected_packets_num = 5198603
Reply_Network_cycles = 793652
Reply_Network_injected_packets_per_cycle =        6.5502
Reply_Network_conflicts_per_cycle =        3.0030
Reply_Network_conflicts_per_cycle_util =       3.3222
Reply_Bank_Level_Parallism =       7.2465
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.0602
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 9 sec (5769 sec)
gpgpu_simulation_rate = 10994 (inst/sec)
gpgpu_simulation_rate = 137 (cycle/sec)
gpgpu_silicon_slowdown = 9963503x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5d30f4ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f4c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570c85fcc40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 388979
gpu_sim_insn = 20491264
gpu_ipc =      52.6796
gpu_tot_sim_cycle = 1182631
gpu_tot_sim_insn = 83919484
gpu_tot_ipc =      70.9600
gpu_tot_issued_cta = 1075
gpu_occupancy = 92.7515% 
gpu_tot_occupancy = 92.0468% 
max_total_param_size = 0
gpu_stall_dramfull = 3703766
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.7214
partiton_level_parallism_total  =       6.6065
partiton_level_parallism_util =       9.5244
partiton_level_parallism_util_total  =       9.5369
L2_BW  =     293.5896 GB/Sec
L2_BW_total  =     288.5728 GB/Sec
gpu_total_sim_rate=9898

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 316676, Miss = 224159, Miss_rate = 0.708, Pending_hits = 5011, Reservation_fails = 1412314
	L1D_cache_core[1]: Access = 357419, Miss = 272587, Miss_rate = 0.763, Pending_hits = 5391, Reservation_fails = 1623961
	L1D_cache_core[2]: Access = 355389, Miss = 276039, Miss_rate = 0.777, Pending_hits = 5622, Reservation_fails = 1519477
	L1D_cache_core[3]: Access = 368397, Miss = 292880, Miss_rate = 0.795, Pending_hits = 6184, Reservation_fails = 1634863
	L1D_cache_core[4]: Access = 349683, Miss = 262605, Miss_rate = 0.751, Pending_hits = 5661, Reservation_fails = 1506646
	L1D_cache_core[5]: Access = 323123, Miss = 243318, Miss_rate = 0.753, Pending_hits = 5382, Reservation_fails = 1498073
	L1D_cache_core[6]: Access = 353425, Miss = 264288, Miss_rate = 0.748, Pending_hits = 5286, Reservation_fails = 1497645
	L1D_cache_core[7]: Access = 329122, Miss = 250712, Miss_rate = 0.762, Pending_hits = 5085, Reservation_fails = 1532622
	L1D_cache_core[8]: Access = 289972, Miss = 177765, Miss_rate = 0.613, Pending_hits = 3606, Reservation_fails = 1382325
	L1D_cache_core[9]: Access = 334281, Miss = 236211, Miss_rate = 0.707, Pending_hits = 4870, Reservation_fails = 1506560
	L1D_cache_core[10]: Access = 352668, Miss = 266803, Miss_rate = 0.757, Pending_hits = 5347, Reservation_fails = 1495347
	L1D_cache_core[11]: Access = 331068, Miss = 236714, Miss_rate = 0.715, Pending_hits = 4751, Reservation_fails = 1373327
	L1D_cache_core[12]: Access = 352691, Miss = 272156, Miss_rate = 0.772, Pending_hits = 5315, Reservation_fails = 1685789
	L1D_cache_core[13]: Access = 317307, Miss = 222790, Miss_rate = 0.702, Pending_hits = 4202, Reservation_fails = 1458459
	L1D_cache_core[14]: Access = 314511, Miss = 227236, Miss_rate = 0.723, Pending_hits = 4211, Reservation_fails = 1388406
	L1D_cache_core[15]: Access = 336533, Miss = 251756, Miss_rate = 0.748, Pending_hits = 5010, Reservation_fails = 1488339
	L1D_cache_core[16]: Access = 370260, Miss = 299084, Miss_rate = 0.808, Pending_hits = 5948, Reservation_fails = 1599028
	L1D_cache_core[17]: Access = 349326, Miss = 269346, Miss_rate = 0.771, Pending_hits = 5523, Reservation_fails = 1467291
	L1D_cache_core[18]: Access = 349373, Miss = 274077, Miss_rate = 0.784, Pending_hits = 6133, Reservation_fails = 1502961
	L1D_cache_core[19]: Access = 349891, Miss = 263244, Miss_rate = 0.752, Pending_hits = 5147, Reservation_fails = 1534684
	L1D_cache_core[20]: Access = 344720, Miss = 262018, Miss_rate = 0.760, Pending_hits = 5234, Reservation_fails = 1436417
	L1D_cache_core[21]: Access = 349590, Miss = 272004, Miss_rate = 0.778, Pending_hits = 5550, Reservation_fails = 1587640
	L1D_cache_core[22]: Access = 368808, Miss = 290542, Miss_rate = 0.788, Pending_hits = 5837, Reservation_fails = 1631067
	L1D_cache_core[23]: Access = 335344, Miss = 248904, Miss_rate = 0.742, Pending_hits = 5213, Reservation_fails = 1443036
	L1D_cache_core[24]: Access = 364223, Miss = 285249, Miss_rate = 0.783, Pending_hits = 6761, Reservation_fails = 1557666
	L1D_cache_core[25]: Access = 367959, Miss = 294688, Miss_rate = 0.801, Pending_hits = 6345, Reservation_fails = 1601875
	L1D_cache_core[26]: Access = 339469, Miss = 241307, Miss_rate = 0.711, Pending_hits = 4798, Reservation_fails = 1410612
	L1D_cache_core[27]: Access = 365306, Miss = 285605, Miss_rate = 0.782, Pending_hits = 5987, Reservation_fails = 1600865
	L1D_cache_core[28]: Access = 333761, Miss = 249144, Miss_rate = 0.746, Pending_hits = 5297, Reservation_fails = 1477568
	L1D_cache_core[29]: Access = 333051, Miss = 240518, Miss_rate = 0.722, Pending_hits = 4983, Reservation_fails = 1460577
	L1D_total_cache_accesses = 10303346
	L1D_total_cache_misses = 7753749
	L1D_total_cache_miss_rate = 0.7525
	L1D_total_cache_pending_hits = 159690
	L1D_total_cache_reservation_fails = 45315440
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.243
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2330580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 159690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6886808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45309841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 866877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 159690
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10243955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59391

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2584334
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42725507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5599
ctas_completed 1075, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5205, 1687, 1694, 1687, 1708, 1668, 1679, 1708, 2741, 2781, 2727, 2781, 2741, 2760, 2796, 2741, 3685, 3627, 3646, 3638, 3636, 3647, 3627, 3678, 3563, 3555, 3582, 3784, 3921, 3575, 3567, 3567, 
gpgpu_n_tot_thrd_icount = 102006944
gpgpu_n_tot_w_icount = 3187717
gpgpu_n_stall_shd_mem = 13323450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7753685
gpgpu_n_mem_write_global = 59391
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19409386
gpgpu_n_store_insn = 451274
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1045760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12666259
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 657191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1573360	W0_Idle:1603447	W0_Scoreboard:121368564	W1:12955	W2:21052	W3:13661	W4:18813	W5:17842	W6:32723	W7:21469	W8:17467	W9:19963	W10:46639	W11:64425	W12:17344	W13:17475	W14:29922	W15:22067	W16:19041	W17:32101	W18:25355	W19:20660	W20:35928	W21:23000	W22:28340	W23:26521	W24:26184	W25:29784	W26:84857	W27:126906	W28:121249	W29:143978	W30:138252	W31:138201	W32:1793543
single_issue_nums: WS0:800802	WS1:791221	WS2:800026	WS3:795668	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62029480 {8:7753685,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2375640 {40:59391,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 310147400 {40:7753685,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 475128 {8:59391,}
maxmflatency = 9221 
max_icnt2mem_latency = 5030 
maxmrqlatency = 6177 
max_icnt2sh_latency = 506 
averagemflatency = 1011 
avg_icnt2mem_latency = 456 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 10 
mrq_lat_table:532768 	22792 	49776 	101121 	199978 	351634 	622575 	1002104 	775607 	70325 	12091 	7232 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	516618 	2755957 	1451790 	2303325 	677117 	108243 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1614013 	1381961 	1284793 	871094 	1812028 	650324 	197119 	1744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4936687 	958797 	756160 	558980 	328169 	181073 	77768 	15442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	368 	51 	730 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        59        62        60        62        64        64        64        64        18        36        37        40        64        64 
dram[1]:        64        64        62        63        61        61        64        64        64        64        28        33        40        40        64        64 
dram[2]:        64        64        59        60        60        53        64        64        64        64        30        24        40        40        64        64 
dram[3]:        64        64        58        58        63        62        64        62        64        64        24        16        40        40        64        64 
dram[4]:        64        64        63        64        60        64        60        64        64        64        21        24        40        40        64        64 
dram[5]:        64        64        63        63        61        63        63        64        64        64        21        20        40        40        64        64 
dram[6]:        64        64        64        64        63        60        64        64        64        64        31        21        40        40        64        64 
dram[7]:        64        64        64        63        63        64        64        64        64        64        32        32        44        44        64        64 
dram[8]:        64        64        64        64        59        59        64        62        64        64        21        14        44        44        64        64 
dram[9]:        64        64        63        63        56        60        60        62        64        64        18        28        44        44        64        64 
dram[10]:        64        64        63        63        61        61        64        64        64        64        23        24        44        44        64        64 
dram[11]:        64        64        59        57        62        61        63        64        64        64        36        25        44        40        64        64 
maximum service time to same row:
dram[0]:      6872      6797     12089     25739      6784      6849      6924      6982      7027      7135      6887      6880      6907      6896      6778      6778 
dram[1]:      6618      6862      6561      6587      6601      6601      6781      7830      7025      7078      6678      6669     13056      6783      6668      6763 
dram[2]:      6629     10073      6672      6674      6677      6626      6874      9278      6926      7120      6676      6676      6758      6761      6670      6676 
dram[3]:     21895      6733      6593     11901      6777      6709     19901      6975      7080      7228      6886      6759      6838      6886      6779      6735 
dram[4]:      6865      6718     27450      6520      6701      6869      6898      6927      7066      7096      6776      6782      6874      6856      6817      6753 
dram[5]:      6669      6633      6464      6446      6662      6668      6849      6919      7023      7085      6776      6665      6804      6826      6659      6802 
dram[6]:      6731      6743      6713      6724      6775      6729     11088     21152      7021      7088      6766      6737      6865      6827      6729      6774 
dram[7]:     14488     25747      6609      6617      6733      6827      6972      7002      7111      7238      6738      6829      6935      6877      6721      6716 
dram[8]:      6726      6748     19722      6701      6761      6752      6945      6899      7056      7143      6760      6754      6871      6867      6865      6747 
dram[9]:      6590      6700      6426      6428      6583      6610      6879      6942      7071      7141      6593      6698      6734      6793      6657      6559 
dram[10]:      6628      6754      6517      6569      6697      6616      6776     17636      7027      7067      6614      6614      6756     10677      6615      6697 
dram[11]:      7304     20035      6548      6551      6681      6779     26542      7029      6685      6657      6678      6684     21513      6891      6676      6730 
average row accesses per activate:
dram[0]:  1.615684  1.576771  1.426853  1.434502  1.424758  1.427429  1.380338  1.403405  1.443607  1.403468  1.400763  1.411169  1.528953  1.530819  1.657808  1.618359 
dram[1]:  1.584258  1.573678  1.509007  1.455477  1.467529  1.451479  1.437028  1.418750  1.481165  1.406130  1.433271  1.415595  1.545165  1.529900  1.636865  1.633049 
dram[2]:  1.564308  1.627454  1.459697  1.522117  1.428440  1.496313  1.404475  1.458191  1.390012  1.467521  1.403140  1.433539  1.501025  1.601251  1.608573  1.651501 
dram[3]:  1.522093  1.588047  1.428056  1.487083  1.427986  1.439575  1.413250  1.430303  1.388984  1.428231  1.394582  1.436800  1.509901  1.510986  1.586723  1.618137 
dram[4]:  1.596605  1.586434  1.477997  1.458137  1.442602  1.436309  1.413083  1.415942  1.427419  1.409748  1.421758  1.406282  1.539622  1.501778  1.626748  1.599550 
dram[5]:  1.576743  1.568461  1.489760  1.463088  1.462511  1.438518  1.451682  1.398631  1.428704  1.420721  1.418162  1.397024  1.521570  1.508757  1.609183  1.598811 
dram[6]:  1.577882  1.536484  1.460661  1.456448  1.458015  1.433288  1.425687  1.405024  1.415016  1.424135  1.399034  1.413618  1.513638  1.480152  1.596974  1.545420 
dram[7]:  1.639599  1.585433  1.483176  1.457437  1.481546  1.430288  1.427831  1.397842  1.426920  1.410028  1.425761  1.386290  1.559047  1.543682  1.640526  1.593932 
dram[8]:  1.602051  1.568196  1.476060  1.470673  1.453195  1.443676  1.429360  1.399086  1.419637  1.434577  1.419342  1.395177  1.544338  1.513465  1.610994  1.576833 
dram[9]:  1.611510  1.581358  1.505013  1.468882  1.443454  1.417099  1.442103  1.386553  1.422418  1.413656  1.424271  1.391222  1.560823  1.511533  1.604787  1.584849 
dram[10]:  1.567342  1.598993  1.490863  1.493216  1.434809  1.454218  1.443672  1.418062  1.427986  1.445406  1.389532  1.409299  1.530216  1.543905  1.593825  1.631779 
dram[11]:  1.563610  1.589541  1.442983  1.494121  1.432316  1.461615  1.409409  1.436120  1.412128  1.459318  1.415026  1.418273  1.538943  1.526014  1.579022  1.582934 
average row locality = 3748202/2520331 = 1.487186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21107     20352     19165     18819     19071     18886     18393     18466     18572     17643     17990     17840     20569     20264     22155     21418 
dram[1]:     20936     20537     19803     18992     19479     18900     19009     18387     19070     17938     18343     17828     20807     20413     22210     21577 
dram[2]:     20222     21418     18911     20426     18637     20462     18202     20037     17674     19700     17608     18798     19740     21724     21109     22341 
dram[3]:     19580     20752     18574     19292     18785     19213     18303     18767     17779     18557     17350     18085     19875     20052     21049     21517 
dram[4]:     20919     20668     19465     19178     19104     18952     18729     18403     18752     18135     18244     17954     20272     20238     21811     21263 
dram[5]:     20843     20403     19520     19195     19508     19032     19033     18192     18446     18252     17944     17555     20358     20129     21641     21194 
dram[6]:     20765     19848     19276     18950     19410     18847     18571     18233     18149     18162     17660     17772     20061     19435     21268     20159 
dram[7]:     21546     20512     19920     19471     20236     19248     19280     18397     18881     18195     18552     17574     21304     20553     22262     21541 
dram[8]:     20715     20586     19342     19384     19135     19161     18636     18377     18160     18529     17861     17702     20588     20146     21396     20786 
dram[9]:     20580     20485     19617     19093     19222     18791     18955     17942     18362     18116     18215     17528     20911     20021     21602     20864 
dram[10]:     20213     20578     19533     20092     19190     19737     18889     18890     18471     19036     17761     18490     20453     20804     21317     21884 
dram[11]:     20109     20496     18818     19775     18650     19096     18304     18727     18047     18707     17685     18100     20379     20440     21095     21388 
total dram reads = 3742810
bank skew: 22341/17350 = 1.29
chip skew: 317472/306566 = 1.04
number of total write accesses:
dram[0]:       208       209       193       194       137       144         0         0         0         0         0         0       101       104       209       213 
dram[1]:       223       209       200       198       150       144         0         0         0         0         0         0       109       108       206       220 
dram[2]:       211       207       196       191       148       132         0         0         0         0         0         0       108       113       207       211 
dram[3]:       210       206       180       195       132       148         0         0         0         0         0         0       103       111       216       221 
dram[4]:       214       214       196       194       140       144         0         0         0         0         0         0       110       114       221       199 
dram[5]:       206       219       190       193       146       145         0         0         0         0         0         0       109       112       210       198 
dram[6]:       203       201       193       180       147       151         0         0         0         0         0         0       112       111       198       206 
dram[7]:       217       221       191       187       144       149         0         0         0         0         0         0       118       121       224       203 
dram[8]:       221       226       196       190       148       148         0         0         0         0         0         0       123       115       213       210 
dram[9]:       210       235       194       189       149       152         0         0         0         0         0         0       115       122       209       217 
dram[10]:       212       212       189       188       140       144         0         0         0         0         0         0       117       122       206       200 
dram[11]:       217       204       195       194       143       149         0         0         0         0         0         0       125       124       218       221 
total dram writes = 20978
min_bank_accesses = 0!
chip skew: 1792/1702 = 1.05
average mf latency per bank:
dram[0]:       2621      2323      2417      2088      2420      2081      2335      2029      2440      2060      2439      2141      2477      2191      2651      2344
dram[1]:       2068      2135      2000      1926      2049      1932      1845      1853      1884      1871      1920      1940      1949      1994      2057      2130
dram[2]:       2132      3455      1939      2869      1937      2802      1851      2771      1894      2851      1937      2896      2025      3122      2133      3445
dram[3]:       2001      1798      1822      1662      1783      1640      1689      1604      1753      1622      1779      1661      1889      1725      2027      1822
dram[4]:       2478      2130      2283      1931      2200      1935      2199      1854      2289      1922      2325      1939      2384      2008      2495      2144
dram[5]:       1916      1861      1757      1725      1755      1691      1685      1665      1715      1698      1764      1736      1827      1770      1926      1876
dram[6]:       1843      2037      1719      1833      1713      1782      1667      1717      1684      1759      1722      1788      1803      1892      1912      2079
dram[7]:       3374      2187      3049      1990      2926      1975      2944      1934      3007      1975      3068      2020      3167      2077      3407      2232
dram[8]:       1993      1796      1833      1695      1819      1653      1770      1622      1819      1644      1862      1694      1902      1741      2030      1884
dram[9]:       2526      2000      2262      1844      2240      1847      2192      1783      2239      1806      2318      1866      2352      1913      2551      2067
dram[10]:       2518      2825      2221      2348      2189      2322      2163      2306      2168      2347      2276      2362      2299      2540      2532      2834
dram[11]:       1946      2069      1778      1881      1735      1874      1673      1813      1699      1852      1752      1902      1824      1950      1952      2057
maximum mf latency per bank:
dram[0]:       7353      7259      5696      4360      5932      4223      6028      4166      6017      4025      5811      4028      5986      5518      7948      6577
dram[1]:       4362      6288      5284      5980      4584      4523      3246      4224      3781      4353      3640      4377      5848      4967      5081      6651
dram[2]:       5137      9221      3865      6392      5328      6286      3488      6262      3360      6085      3395      6182      5924      7725      5519      7534
dram[3]:       5201      4844      3892      3597      3739      3833      3803      3357      3752      3400      3741      3498      6103      3967      5518      5454
dram[4]:       8102      6039      4773      4027      4976      3987      5122      3902      5141      3998      5078      4003      7292      5224      6414      6863
dram[5]:       3834      4981      3684      3769      3694      4023      3702      3853      3528      3710      3668      3985      5864      4417      4313      4782
dram[6]:       4570      5265      5299      4624      3656      3522      3288      3486      3372      3620      3939      3567      4598      4937      5675      6072
dram[7]:       8366      6550      6148      4482      6147      4439      6177      4384      5901      4352      6017      4084      7651      7441      8450      6743
dram[8]:       5516      3989      4508      3590      3701      3677      3777      3384      3728      3430      3692      3415      4563      5116      5875      4626
dram[9]:       8204      5704      7144      3962      6853      4488      6336      4009      6283      3915      6425      4231      6539      6709      6250      6169
dram[10]:       6793      6944      4981      6050      4942      5898      4908      6117      4857      6093      4866      6249      5575      6559      5298      6319
dram[11]:       5207      6729      3860      6272      3685      3942      3510      4060      3585      3982      3652      3940      4934      7038      4044      6386

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2415920 n_act=210126 n_pre=210110 n_ref_event=0 n_req=311146 n_rd=310710 n_rd_L2_A=0 n_write=0 n_wr_bk=1712 bw_util=0.4121
n_activity=2716813 dram_eff=0.46
bk0: 21107a 910648i bk1: 20352a 929450i bk2: 19165a 904717i bk3: 18819a 957449i bk4: 19071a 937914i bk5: 18886a 957143i bk6: 18393a 974924i bk7: 18466a 967151i bk8: 18572a 1003291i bk9: 17643a 1050308i bk10: 17990a 1003907i bk11: 17840a 1012902i bk12: 20569a 886422i bk13: 20264a 895503i bk14: 22155a 829383i bk15: 21418a 846103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.324703
Row_Buffer_Locality_read = 0.324631
Row_Buffer_Locality_write = 0.376147
Bank_Level_Parallism = 12.561687
Bank_Level_Parallism_Col = 2.384902
Bank_Level_Parallism_Ready = 1.123906
write_to_read_ratio_blp_rw_average = 0.033448
GrpLevelPara = 2.062288 

BW Util details:
bwutil = 0.412056 
total_CMD = 3032810 
util_bw = 1249688 
Wasted_Col = 1393555 
Wasted_Row = 46845 
Idle = 342722 

BW Util Bottlenecks: 
RCDc_limit = 2688388 
RCDWRc_limit = 1661 
WTRc_limit = 29375 
RTWc_limit = 163515 
CCDLc_limit = 356238 
rwq = 0 
CCDLc_limit_alone = 343798 
WTRc_limit_alone = 27703 
RTWc_limit_alone = 152747 

Commands details: 
total_CMD = 3032810 
n_nop = 2415920 
Read = 310710 
Write = 0 
L2_Alloc = 0 
L2_WB = 1712 
n_act = 210126 
n_pre = 210110 
n_ref = 0 
n_req = 311146 
total_req = 312422 

Dual Bus Interface Util: 
issued_total_row = 420236 
issued_total_col = 312422 
Row_Bus_Util =  0.138563 
CoL_Bus_Util = 0.103014 
Either_Row_CoL_Bus_Util = 0.203405 
Issued_on_Two_Bus_Simul_Util = 0.038172 
issued_two_Eff = 0.187664 
queue_avg = 42.774326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2414547 n_act=209840 n_pre=209824 n_ref_event=0 n_req=314686 n_rd=314229 n_rd_L2_A=0 n_write=0 n_wr_bk=1767 bw_util=0.4168
n_activity=2711724 dram_eff=0.4661
bk0: 20936a 869216i bk1: 20537a 917775i bk2: 19803a 884400i bk3: 18992a 907769i bk4: 19479a 905578i bk5: 18900a 953897i bk6: 19009a 938063i bk7: 18387a 965240i bk8: 19070a 969929i bk9: 17938a 1001391i bk10: 18343a 994381i bk11: 17828a 1010312i bk12: 20807a 836978i bk13: 20413a 868278i bk14: 22210a 794555i bk15: 21577a 835518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333208
Row_Buffer_Locality_read = 0.333053
Row_Buffer_Locality_write = 0.439825
Bank_Level_Parallism = 12.739096
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.119478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.416770 
total_CMD = 3032810 
util_bw = 1263984 
Wasted_Col = 1372795 
Wasted_Row = 48673 
Idle = 347358 

BW Util Bottlenecks: 
RCDc_limit = 2650156 
RCDWRc_limit = 1547 
WTRc_limit = 28059 
RTWc_limit = 189113 
CCDLc_limit = 368508 
rwq = 0 
CCDLc_limit_alone = 353937 
WTRc_limit_alone = 26252 
RTWc_limit_alone = 176349 

Commands details: 
total_CMD = 3032810 
n_nop = 2414547 
Read = 314229 
Write = 0 
L2_Alloc = 0 
L2_WB = 1767 
n_act = 209840 
n_pre = 209824 
n_ref = 0 
n_req = 314686 
total_req = 315996 

Dual Bus Interface Util: 
issued_total_row = 419664 
issued_total_col = 315996 
Row_Bus_Util =  0.138375 
CoL_Bus_Util = 0.104192 
Either_Row_CoL_Bus_Util = 0.203858 
Issued_on_Two_Bus_Simul_Util = 0.038709 
issued_two_Eff = 0.189882 
queue_avg = 44.315247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.3152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2407255 n_act=211348 n_pre=211332 n_ref_event=0 n_req=317448 n_rd=317009 n_rd_L2_A=0 n_write=0 n_wr_bk=1724 bw_util=0.4204
n_activity=2720003 dram_eff=0.4687
bk0: 20222a 896936i bk1: 21418a 854193i bk2: 18911a 920157i bk3: 20426a 847317i bk4: 18637a 928987i bk5: 20462a 855668i bk6: 18202a 984432i bk7: 20037a 861523i bk8: 17674a 1015801i bk9: 19700a 891638i bk10: 17608a 1030248i bk11: 18798a 937624i bk12: 19740a 879630i bk13: 21724a 797072i bk14: 21109a 849173i bk15: 22341a 778228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334259
Row_Buffer_Locality_read = 0.334095
Row_Buffer_Locality_write = 0.453303
Bank_Level_Parallism = 12.818183
Bank_Level_Parallism_Col = 2.457440
Bank_Level_Parallism_Ready = 1.128148
write_to_read_ratio_blp_rw_average = 0.047255
GrpLevelPara = 2.104830 

BW Util details:
bwutil = 0.420380 
total_CMD = 3032810 
util_bw = 1274932 
Wasted_Col = 1375446 
Wasted_Row = 44021 
Idle = 338411 

BW Util Bottlenecks: 
RCDc_limit = 2662651 
RCDWRc_limit = 1485 
WTRc_limit = 27435 
RTWc_limit = 237628 
CCDLc_limit = 371557 
rwq = 0 
CCDLc_limit_alone = 353771 
WTRc_limit_alone = 25759 
RTWc_limit_alone = 221518 

Commands details: 
total_CMD = 3032810 
n_nop = 2407255 
Read = 317009 
Write = 0 
L2_Alloc = 0 
L2_WB = 1724 
n_act = 211348 
n_pre = 211332 
n_ref = 0 
n_req = 317448 
total_req = 318733 

Dual Bus Interface Util: 
issued_total_row = 422680 
issued_total_col = 318733 
Row_Bus_Util =  0.139369 
CoL_Bus_Util = 0.105095 
Either_Row_CoL_Bus_Util = 0.206263 
Issued_on_Two_Bus_Simul_Util = 0.038202 
issued_two_Eff = 0.185208 
queue_avg = 46.120342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.1203
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2421138 n_act=208602 n_pre=208586 n_ref_event=0 n_req=307970 n_rd=307530 n_rd_L2_A=0 n_write=0 n_wr_bk=1722 bw_util=0.4079
n_activity=2709903 dram_eff=0.4565
bk0: 19580a 979721i bk1: 20752a 914274i bk2: 18574a 973274i bk3: 19292a 967711i bk4: 18785a 976055i bk5: 19213a 950780i bk6: 18303a 1018687i bk7: 18767a 983191i bk8: 17779a 1042330i bk9: 18557a 988874i bk10: 17350a 1080907i bk11: 18085a 1062255i bk12: 19875a 911527i bk13: 20052a 922591i bk14: 21049a 880568i bk15: 21517a 882957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322687
Row_Buffer_Locality_read = 0.322482
Row_Buffer_Locality_write = 0.465909
Bank_Level_Parallism = 12.431204
Bank_Level_Parallism_Col = 2.381237
Bank_Level_Parallism_Ready = 1.114417
write_to_read_ratio_blp_rw_average = 0.034349
GrpLevelPara = 2.054255 

BW Util details:
bwutil = 0.407875 
total_CMD = 3032810 
util_bw = 1237008 
Wasted_Col = 1391442 
Wasted_Row = 52160 
Idle = 352200 

BW Util Bottlenecks: 
RCDc_limit = 2681303 
RCDWRc_limit = 1430 
WTRc_limit = 27711 
RTWc_limit = 173699 
CCDLc_limit = 356952 
rwq = 0 
CCDLc_limit_alone = 343480 
WTRc_limit_alone = 25939 
RTWc_limit_alone = 161999 

Commands details: 
total_CMD = 3032810 
n_nop = 2421138 
Read = 307530 
Write = 0 
L2_Alloc = 0 
L2_WB = 1722 
n_act = 208602 
n_pre = 208586 
n_ref = 0 
n_req = 307970 
total_req = 309252 

Dual Bus Interface Util: 
issued_total_row = 417188 
issued_total_col = 309252 
Row_Bus_Util =  0.137558 
CoL_Bus_Util = 0.101969 
Either_Row_CoL_Bus_Util = 0.201685 
Issued_on_Two_Bus_Simul_Util = 0.037842 
issued_two_Eff = 0.187630 
queue_avg = 40.966206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.9662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2414606 n_act=210387 n_pre=210371 n_ref_event=0 n_req=312535 n_rd=312087 n_rd_L2_A=0 n_write=0 n_wr_bk=1746 bw_util=0.4139
n_activity=2714692 dram_eff=0.4624
bk0: 20919a 848359i bk1: 20668a 880998i bk2: 19465a 900802i bk3: 19178a 905765i bk4: 19104a 928101i bk5: 18952a 919542i bk6: 18729a 927908i bk7: 18403a 972097i bk8: 18752a 924824i bk9: 18135a 963893i bk10: 18244a 970321i bk11: 17954a 998693i bk12: 20272a 859281i bk13: 20238a 850096i bk14: 21811a 832317i bk15: 21263a 825152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326869
Row_Buffer_Locality_read = 0.326793
Row_Buffer_Locality_write = 0.379464
Bank_Level_Parallism = 12.781186
Bank_Level_Parallism_Col = 2.411451
Bank_Level_Parallism_Ready = 1.115582
write_to_read_ratio_blp_rw_average = 0.041211
GrpLevelPara = 2.080924 

BW Util details:
bwutil = 0.413917 
total_CMD = 3032810 
util_bw = 1255332 
Wasted_Col = 1386811 
Wasted_Row = 45870 
Idle = 344797 

BW Util Bottlenecks: 
RCDc_limit = 2680506 
RCDWRc_limit = 1631 
WTRc_limit = 28878 
RTWc_limit = 199551 
CCDLc_limit = 363681 
rwq = 0 
CCDLc_limit_alone = 348208 
WTRc_limit_alone = 27121 
RTWc_limit_alone = 185835 

Commands details: 
total_CMD = 3032810 
n_nop = 2414606 
Read = 312087 
Write = 0 
L2_Alloc = 0 
L2_WB = 1746 
n_act = 210387 
n_pre = 210371 
n_ref = 0 
n_req = 312535 
total_req = 313833 

Dual Bus Interface Util: 
issued_total_row = 420758 
issued_total_col = 313833 
Row_Bus_Util =  0.138735 
CoL_Bus_Util = 0.103479 
Either_Row_CoL_Bus_Util = 0.203839 
Issued_on_Two_Bus_Simul_Util = 0.038376 
issued_two_Eff = 0.188266 
queue_avg = 44.202976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2417297 n_act=209837 n_pre=209821 n_ref_event=0 n_req=311685 n_rd=311245 n_rd_L2_A=0 n_write=0 n_wr_bk=1728 bw_util=0.4128
n_activity=2714454 dram_eff=0.4612
bk0: 20843a 883840i bk1: 20403a 908400i bk2: 19520a 916967i bk3: 19195a 891619i bk4: 19508a 891989i bk5: 19032a 913722i bk6: 19033a 941507i bk7: 18192a 968650i bk8: 18446a 969588i bk9: 18252a 965817i bk10: 17944a 1002366i bk11: 17555a 1017575i bk12: 20358a 854040i bk13: 20129a 869169i bk14: 21641a 828598i bk15: 21194a 854595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326798
Row_Buffer_Locality_read = 0.326707
Row_Buffer_Locality_write = 0.390909
Bank_Level_Parallism = 12.718669
Bank_Level_Parallism_Col = 2.365786
Bank_Level_Parallism_Ready = 1.119381
write_to_read_ratio_blp_rw_average = 0.026271
GrpLevelPara = 2.048490 

BW Util details:
bwutil = 0.412783 
total_CMD = 3032810 
util_bw = 1251892 
Wasted_Col = 1387474 
Wasted_Row = 48215 
Idle = 345229 

BW Util Bottlenecks: 
RCDc_limit = 2676439 
RCDWRc_limit = 1591 
WTRc_limit = 26955 
RTWc_limit = 134272 
CCDLc_limit = 358673 
rwq = 0 
CCDLc_limit_alone = 348059 
WTRc_limit_alone = 25350 
RTWc_limit_alone = 125263 

Commands details: 
total_CMD = 3032810 
n_nop = 2417297 
Read = 311245 
Write = 0 
L2_Alloc = 0 
L2_WB = 1728 
n_act = 209837 
n_pre = 209821 
n_ref = 0 
n_req = 311685 
total_req = 312973 

Dual Bus Interface Util: 
issued_total_row = 419658 
issued_total_col = 312973 
Row_Bus_Util =  0.138373 
CoL_Bus_Util = 0.103196 
Either_Row_CoL_Bus_Util = 0.202951 
Issued_on_Two_Bus_Simul_Util = 0.038617 
issued_two_Eff = 0.190277 
queue_avg = 42.741295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7413
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2422663 n_act=208567 n_pre=208551 n_ref_event=0 n_req=306998 n_rd=306566 n_rd_L2_A=0 n_write=0 n_wr_bk=1702 bw_util=0.4066
n_activity=2704809 dram_eff=0.4559
bk0: 20765a 916263i bk1: 19848a 931372i bk2: 19276a 924728i bk3: 18950a 940403i bk4: 19410a 902605i bk5: 18847a 946434i bk6: 18571a 975339i bk7: 18233a 991206i bk8: 18149a 999811i bk9: 18162a 1012093i bk10: 17660a 1048945i bk11: 17772a 1046624i bk12: 20061a 898460i bk13: 19435a 921308i bk14: 21268a 856900i bk15: 20159a 898404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320657
Row_Buffer_Locality_read = 0.320541
Row_Buffer_Locality_write = 0.402778
Bank_Level_Parallism = 12.576720
Bank_Level_Parallism_Col = 2.388308
Bank_Level_Parallism_Ready = 1.114167
write_to_read_ratio_blp_rw_average = 0.038157
GrpLevelPara = 2.066705 

BW Util details:
bwutil = 0.406577 
total_CMD = 3032810 
util_bw = 1233072 
Wasted_Col = 1391624 
Wasted_Row = 50749 
Idle = 357365 

BW Util Bottlenecks: 
RCDc_limit = 2684570 
RCDWRc_limit = 1646 
WTRc_limit = 30088 
RTWc_limit = 186336 
CCDLc_limit = 354457 
rwq = 0 
CCDLc_limit_alone = 340404 
WTRc_limit_alone = 28285 
RTWc_limit_alone = 174086 

Commands details: 
total_CMD = 3032810 
n_nop = 2422663 
Read = 306566 
Write = 0 
L2_Alloc = 0 
L2_WB = 1702 
n_act = 208567 
n_pre = 208551 
n_ref = 0 
n_req = 306998 
total_req = 308268 

Dual Bus Interface Util: 
issued_total_row = 417118 
issued_total_col = 308268 
Row_Bus_Util =  0.137535 
CoL_Bus_Util = 0.101644 
Either_Row_CoL_Bus_Util = 0.201182 
Issued_on_Two_Bus_Simul_Util = 0.037997 
issued_two_Eff = 0.188871 
queue_avg = 42.052158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.0522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2408249 n_act=212845 n_pre=212829 n_ref_event=0 n_req=317932 n_rd=317472 n_rd_L2_A=0 n_write=0 n_wr_bk=1775 bw_util=0.4211
n_activity=2727288 dram_eff=0.4682
bk0: 21546a 833540i bk1: 20512a 856506i bk2: 19920a 865354i bk3: 19471a 903858i bk4: 20236a 849685i bk5: 19248a 890735i bk6: 19280a 883684i bk7: 18397a 934330i bk8: 18881a 933496i bk9: 18195a 957062i bk10: 18552a 962897i bk11: 17574a 1006539i bk12: 21304a 792927i bk13: 20553a 830915i bk14: 22262a 792430i bk15: 21541a 778521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330564
Row_Buffer_Locality_read = 0.330417
Row_Buffer_Locality_write = 0.432609
Bank_Level_Parallism = 12.873590
Bank_Level_Parallism_Col = 2.440500
Bank_Level_Parallism_Ready = 1.128522
write_to_read_ratio_blp_rw_average = 0.042868
GrpLevelPara = 2.090774 

BW Util details:
bwutil = 0.421058 
total_CMD = 3032810 
util_bw = 1276988 
Wasted_Col = 1386554 
Wasted_Row = 39168 
Idle = 330100 

BW Util Bottlenecks: 
RCDc_limit = 2690135 
RCDWRc_limit = 1603 
WTRc_limit = 28591 
RTWc_limit = 215571 
CCDLc_limit = 372672 
rwq = 0 
CCDLc_limit_alone = 356274 
WTRc_limit_alone = 26735 
RTWc_limit_alone = 201029 

Commands details: 
total_CMD = 3032810 
n_nop = 2408249 
Read = 317472 
Write = 0 
L2_Alloc = 0 
L2_WB = 1775 
n_act = 212845 
n_pre = 212829 
n_ref = 0 
n_req = 317932 
total_req = 319247 

Dual Bus Interface Util: 
issued_total_row = 425674 
issued_total_col = 319247 
Row_Bus_Util =  0.140356 
CoL_Bus_Util = 0.105264 
Either_Row_CoL_Bus_Util = 0.205935 
Issued_on_Two_Bus_Simul_Util = 0.039686 
issued_two_Eff = 0.192711 
queue_avg = 45.433804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4338
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2418179 n_act=209357 n_pre=209341 n_ref_event=0 n_req=310974 n_rd=310504 n_rd_L2_A=0 n_write=0 n_wr_bk=1790 bw_util=0.4119
n_activity=2709111 dram_eff=0.4611
bk0: 20715a 892489i bk1: 20586a 915121i bk2: 19342a 910777i bk3: 19384a 915703i bk4: 19135a 936546i bk5: 19161a 933688i bk6: 18636a 966174i bk7: 18377a 971849i bk8: 18160a 996792i bk9: 18529a 968132i bk10: 17861a 1017541i bk11: 17702a 1018583i bk12: 20588a 876648i bk13: 20146a 883878i bk14: 21396a 852834i bk15: 20786a 876336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.326802
Row_Buffer_Locality_read = 0.326630
Row_Buffer_Locality_write = 0.440426
Bank_Level_Parallism = 12.647989
Bank_Level_Parallism_Col = 2.411128
Bank_Level_Parallism_Ready = 1.125570
write_to_read_ratio_blp_rw_average = 0.038547
GrpLevelPara = 2.075257 

BW Util details:
bwutil = 0.411887 
total_CMD = 3032810 
util_bw = 1249176 
Wasted_Col = 1384198 
Wasted_Row = 49051 
Idle = 350385 

BW Util Bottlenecks: 
RCDc_limit = 2670594 
RCDWRc_limit = 1592 
WTRc_limit = 29755 
RTWc_limit = 191062 
CCDLc_limit = 360803 
rwq = 0 
CCDLc_limit_alone = 345865 
WTRc_limit_alone = 27980 
RTWc_limit_alone = 177899 

Commands details: 
total_CMD = 3032810 
n_nop = 2418179 
Read = 310504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1790 
n_act = 209357 
n_pre = 209341 
n_ref = 0 
n_req = 310974 
total_req = 312294 

Dual Bus Interface Util: 
issued_total_row = 418698 
issued_total_col = 312294 
Row_Bus_Util =  0.138056 
CoL_Bus_Util = 0.102972 
Either_Row_CoL_Bus_Util = 0.202661 
Issued_on_Two_Bus_Simul_Util = 0.038367 
issued_two_Eff = 0.189318 
queue_avg = 43.030506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.0305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2418026 n_act=209108 n_pre=209092 n_ref_event=0 n_req=310763 n_rd=310304 n_rd_L2_A=0 n_write=0 n_wr_bk=1792 bw_util=0.4116
n_activity=2708428 dram_eff=0.4609
bk0: 20580a 914278i bk1: 20485a 931251i bk2: 19617a 934378i bk3: 19093a 944005i bk4: 19222a 919608i bk5: 18791a 931951i bk6: 18955a 960956i bk7: 17942a 1019095i bk8: 18362a 1004512i bk9: 18116a 1007979i bk10: 18215a 1004241i bk11: 17528a 1032250i bk12: 20911a 886274i bk13: 20021a 894028i bk14: 21602a 867771i bk15: 20864a 877502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327146
Row_Buffer_Locality_read = 0.326934
Row_Buffer_Locality_write = 0.470588
Bank_Level_Parallism = 12.575253
Bank_Level_Parallism_Col = 2.403502
Bank_Level_Parallism_Ready = 1.124625
write_to_read_ratio_blp_rw_average = 0.037685
GrpLevelPara = 2.071603 

BW Util details:
bwutil = 0.411626 
total_CMD = 3032810 
util_bw = 1248384 
Wasted_Col = 1383211 
Wasted_Row = 50556 
Idle = 350659 

BW Util Bottlenecks: 
RCDc_limit = 2666945 
RCDWRc_limit = 1499 
WTRc_limit = 28937 
RTWc_limit = 181365 
CCDLc_limit = 359751 
rwq = 0 
CCDLc_limit_alone = 345745 
WTRc_limit_alone = 27103 
RTWc_limit_alone = 169193 

Commands details: 
total_CMD = 3032810 
n_nop = 2418026 
Read = 310304 
Write = 0 
L2_Alloc = 0 
L2_WB = 1792 
n_act = 209108 
n_pre = 209092 
n_ref = 0 
n_req = 310763 
total_req = 312096 

Dual Bus Interface Util: 
issued_total_row = 418200 
issued_total_col = 312096 
Row_Bus_Util =  0.137892 
CoL_Bus_Util = 0.102907 
Either_Row_CoL_Bus_Util = 0.202711 
Issued_on_Two_Bus_Simul_Util = 0.038087 
issued_two_Eff = 0.187890 
queue_avg = 42.757565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2411195 n_act=211611 n_pre=211595 n_ref_event=0 n_req=315788 n_rd=315338 n_rd_L2_A=0 n_write=0 n_wr_bk=1730 bw_util=0.4182
n_activity=2719631 dram_eff=0.4663
bk0: 20213a 881114i bk1: 20578a 871773i bk2: 19533a 886252i bk3: 20092a 856489i bk4: 19190a 893187i bk5: 19737a 862186i bk6: 18889a 930488i bk7: 18890a 912922i bk8: 18471a 957283i bk9: 19036a 918690i bk10: 17761a 983309i bk11: 18490a 927971i bk12: 20453a 845451i bk13: 20804a 834361i bk14: 21317a 836265i bk15: 21884a 819853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.329927
Row_Buffer_Locality_read = 0.329868
Row_Buffer_Locality_write = 0.371111
Bank_Level_Parallism = 12.860785
Bank_Level_Parallism_Col = 2.422980
Bank_Level_Parallism_Ready = 1.119397
write_to_read_ratio_blp_rw_average = 0.041979
GrpLevelPara = 2.086374 

BW Util details:
bwutil = 0.418184 
total_CMD = 3032810 
util_bw = 1268272 
Wasted_Col = 1383613 
Wasted_Row = 42262 
Idle = 338663 

BW Util Bottlenecks: 
RCDc_limit = 2680147 
RCDWRc_limit = 1721 
WTRc_limit = 29641 
RTWc_limit = 202847 
CCDLc_limit = 371129 
rwq = 0 
CCDLc_limit_alone = 355711 
WTRc_limit_alone = 28081 
RTWc_limit_alone = 188989 

Commands details: 
total_CMD = 3032810 
n_nop = 2411195 
Read = 315338 
Write = 0 
L2_Alloc = 0 
L2_WB = 1730 
n_act = 211611 
n_pre = 211595 
n_ref = 0 
n_req = 315788 
total_req = 317068 

Dual Bus Interface Util: 
issued_total_row = 423206 
issued_total_col = 317068 
Row_Bus_Util =  0.139543 
CoL_Bus_Util = 0.104546 
Either_Row_CoL_Bus_Util = 0.204963 
Issued_on_Two_Bus_Simul_Util = 0.039125 
issued_two_Eff = 0.190888 
queue_avg = 45.113838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1138
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3032810 n_nop=2419387 n_act=208823 n_pre=208807 n_ref_event=0 n_req=310277 n_rd=309816 n_rd_L2_A=0 n_write=0 n_wr_bk=1790 bw_util=0.411
n_activity=2709899 dram_eff=0.46
bk0: 20109a 941899i bk1: 20496a 937087i bk2: 18818a 954583i bk3: 19775a 913229i bk4: 18650a 988566i bk5: 19096a 973852i bk6: 18304a 1004538i bk7: 18727a 977313i bk8: 18047a 1016213i bk9: 18707a 996897i bk10: 17685a 1051236i bk11: 18100a 1015927i bk12: 20379a 887533i bk13: 20440a 877367i bk14: 21095a 877256i bk15: 21388a 861059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327011
Row_Buffer_Locality_read = 0.326881
Row_Buffer_Locality_write = 0.414317
Bank_Level_Parallism = 12.528234
Bank_Level_Parallism_Col = 2.395704
Bank_Level_Parallism_Ready = 1.117629
write_to_read_ratio_blp_rw_average = 0.035827
GrpLevelPara = 2.067876 

BW Util details:
bwutil = 0.410980 
total_CMD = 3032810 
util_bw = 1246424 
Wasted_Col = 1382124 
Wasted_Row = 52119 
Idle = 352143 

BW Util Bottlenecks: 
RCDc_limit = 2664074 
RCDWRc_limit = 1625 
WTRc_limit = 27639 
RTWc_limit = 180757 
CCDLc_limit = 359361 
rwq = 0 
CCDLc_limit_alone = 345630 
WTRc_limit_alone = 26175 
RTWc_limit_alone = 168490 

Commands details: 
total_CMD = 3032810 
n_nop = 2419387 
Read = 309816 
Write = 0 
L2_Alloc = 0 
L2_WB = 1790 
n_act = 208823 
n_pre = 208807 
n_ref = 0 
n_req = 310277 
total_req = 311606 

Dual Bus Interface Util: 
issued_total_row = 417630 
issued_total_col = 311606 
Row_Bus_Util =  0.137704 
CoL_Bus_Util = 0.102745 
Either_Row_CoL_Bus_Util = 0.202262 
Issued_on_Two_Bus_Simul_Util = 0.038187 
issued_two_Eff = 0.188798 
queue_avg = 41.941143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9411

========= L2 cache stats =========
L2_cache_bank[0]: Access = 322313, Miss = 157040, Miss_rate = 0.487, Pending_hits = 582, Reservation_fails = 196
L2_cache_bank[1]: Access = 323199, Miss = 153704, Miss_rate = 0.476, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[2]: Access = 329269, Miss = 159696, Miss_rate = 0.485, Pending_hits = 490, Reservation_fails = 129
L2_cache_bank[3]: Access = 323264, Miss = 154587, Miss_rate = 0.478, Pending_hits = 396, Reservation_fails = 538
L2_cache_bank[4]: Access = 321722, Miss = 152123, Miss_rate = 0.473, Pending_hits = 450, Reservation_fails = 2
L2_cache_bank[5]: Access = 333006, Miss = 164924, Miss_rate = 0.495, Pending_hits = 1160, Reservation_fails = 29826
L2_cache_bank[6]: Access = 331655, Miss = 151310, Miss_rate = 0.456, Pending_hits = 374, Reservation_fails = 872
L2_cache_bank[7]: Access = 322335, Miss = 156268, Miss_rate = 0.485, Pending_hits = 218, Reservation_fails = 234
L2_cache_bank[8]: Access = 322308, Miss = 157327, Miss_rate = 0.488, Pending_hits = 501, Reservation_fails = 6790
L2_cache_bank[9]: Access = 324543, Miss = 154804, Miss_rate = 0.477, Pending_hits = 312, Reservation_fails = 3045
L2_cache_bank[10]: Access = 325260, Miss = 157307, Miss_rate = 0.484, Pending_hits = 410, Reservation_fails = 7
L2_cache_bank[11]: Access = 320687, Miss = 153977, Miss_rate = 0.480, Pending_hits = 280, Reservation_fails = 204
L2_cache_bank[12]: Access = 322678, Miss = 155180, Miss_rate = 0.481, Pending_hits = 362, Reservation_fails = 250
L2_cache_bank[13]: Access = 328434, Miss = 151427, Miss_rate = 0.461, Pending_hits = 531, Reservation_fails = 283
L2_cache_bank[14]: Access = 333749, Miss = 162012, Miss_rate = 0.485, Pending_hits = 803, Reservation_fails = 6218
L2_cache_bank[15]: Access = 323373, Miss = 155531, Miss_rate = 0.481, Pending_hits = 408, Reservation_fails = 8637
L2_cache_bank[16]: Access = 322005, Miss = 155865, Miss_rate = 0.484, Pending_hits = 462, Reservation_fails = 11194
L2_cache_bank[17]: Access = 323962, Miss = 154712, Miss_rate = 0.478, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[18]: Access = 325868, Miss = 157486, Miss_rate = 0.483, Pending_hits = 481, Reservation_fails = 15560
L2_cache_bank[19]: Access = 322831, Miss = 152894, Miss_rate = 0.474, Pending_hits = 325, Reservation_fails = 2678
L2_cache_bank[20]: Access = 324041, Miss = 155860, Miss_rate = 0.481, Pending_hits = 379, Reservation_fails = 2027
L2_cache_bank[21]: Access = 332166, Miss = 159533, Miss_rate = 0.480, Pending_hits = 940, Reservation_fails = 4879
L2_cache_bank[22]: Access = 330851, Miss = 153120, Miss_rate = 0.463, Pending_hits = 395, Reservation_fails = 6
L2_cache_bank[23]: Access = 323557, Miss = 156748, Miss_rate = 0.484, Pending_hits = 263, Reservation_fails = 377
L2_total_cache_accesses = 7813076
L2_total_cache_misses = 3743435
L2_total_cache_miss_rate = 0.4791
L2_total_cache_pending_hits = 11188
L2_total_cache_reservation_fails = 93952
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3999807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3105883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 636927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11068
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7753685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59391
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93952
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=7813076
icnt_total_pkts_simt_to_mem=7813076
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7813076
Req_Network_cycles = 1182631
Req_Network_injected_packets_per_cycle =       6.6065 
Req_Network_conflicts_per_cycle =      12.9209
Req_Network_conflicts_per_cycle_util =      14.2483
Req_Bank_Level_Parallism =       7.2852
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      47.9900
Req_Network_out_buffer_full_per_cycle =       0.3507
Req_Network_out_buffer_avg_util =      29.9482

Reply_Network_injected_packets_num = 7813076
Reply_Network_cycles = 1182631
Reply_Network_injected_packets_per_cycle =        6.6065
Reply_Network_conflicts_per_cycle =        3.0712
Reply_Network_conflicts_per_cycle_util =       3.3968
Reply_Bank_Level_Parallism =       7.3070
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4422
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2202
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 18 sec (8478 sec)
gpgpu_simulation_rate = 9898 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 9820143x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc5d30f51c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc5d30f510..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570c85fcdbb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 6613
gpu_sim_insn = 934490
gpu_ipc =     141.3111
gpu_tot_sim_cycle = 1189244
gpu_tot_sim_insn = 84853974
gpu_tot_ipc =      71.3512
gpu_tot_issued_cta = 1290
gpu_occupancy = 85.1377% 
gpu_tot_occupancy = 92.0369% 
max_total_param_size = 0
gpu_stall_dramfull = 3703766
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0416
partiton_level_parallism_total  =       6.5756
partiton_level_parallism_util =      10.3114
partiton_level_parallism_util_total  =       9.5375
L2_BW  =      45.4964 GB/Sec
L2_BW_total  =     287.2211 GB/Sec
gpu_total_sim_rate=9985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 316916, Miss = 224352, Miss_rate = 0.708, Pending_hits = 5014, Reservation_fails = 1412498
	L1D_cache_core[1]: Access = 357659, Miss = 272780, Miss_rate = 0.763, Pending_hits = 5395, Reservation_fails = 1624125
	L1D_cache_core[2]: Access = 355629, Miss = 276232, Miss_rate = 0.777, Pending_hits = 5627, Reservation_fails = 1519652
	L1D_cache_core[3]: Access = 368691, Miss = 293116, Miss_rate = 0.795, Pending_hits = 6188, Reservation_fails = 1635095
	L1D_cache_core[4]: Access = 349963, Miss = 262830, Miss_rate = 0.751, Pending_hits = 5664, Reservation_fails = 1506831
	L1D_cache_core[5]: Access = 323363, Miss = 243511, Miss_rate = 0.753, Pending_hits = 5386, Reservation_fails = 1498264
	L1D_cache_core[6]: Access = 353745, Miss = 264545, Miss_rate = 0.748, Pending_hits = 5290, Reservation_fails = 1497917
	L1D_cache_core[7]: Access = 329402, Miss = 250937, Miss_rate = 0.762, Pending_hits = 5090, Reservation_fails = 1532822
	L1D_cache_core[8]: Access = 290212, Miss = 177958, Miss_rate = 0.613, Pending_hits = 3610, Reservation_fails = 1382504
	L1D_cache_core[9]: Access = 334601, Miss = 236468, Miss_rate = 0.707, Pending_hits = 4877, Reservation_fails = 1506826
	L1D_cache_core[10]: Access = 352908, Miss = 266996, Miss_rate = 0.757, Pending_hits = 5351, Reservation_fails = 1495531
	L1D_cache_core[11]: Access = 331388, Miss = 236970, Miss_rate = 0.715, Pending_hits = 4751, Reservation_fails = 1373520
	L1D_cache_core[12]: Access = 352971, Miss = 272381, Miss_rate = 0.772, Pending_hits = 5319, Reservation_fails = 1686003
	L1D_cache_core[13]: Access = 317587, Miss = 223015, Miss_rate = 0.702, Pending_hits = 4207, Reservation_fails = 1458682
	L1D_cache_core[14]: Access = 314831, Miss = 227493, Miss_rate = 0.723, Pending_hits = 4223, Reservation_fails = 1388655
	L1D_cache_core[15]: Access = 336853, Miss = 252013, Miss_rate = 0.748, Pending_hits = 5018, Reservation_fails = 1488520
	L1D_cache_core[16]: Access = 370580, Miss = 299341, Miss_rate = 0.808, Pending_hits = 5955, Reservation_fails = 1599227
	L1D_cache_core[17]: Access = 349606, Miss = 269571, Miss_rate = 0.771, Pending_hits = 5527, Reservation_fails = 1467509
	L1D_cache_core[18]: Access = 349693, Miss = 274334, Miss_rate = 0.784, Pending_hits = 6136, Reservation_fails = 1503178
	L1D_cache_core[19]: Access = 350171, Miss = 263469, Miss_rate = 0.752, Pending_hits = 5150, Reservation_fails = 1534901
	L1D_cache_core[20]: Access = 345040, Miss = 262275, Miss_rate = 0.760, Pending_hits = 5240, Reservation_fails = 1436626
	L1D_cache_core[21]: Access = 349910, Miss = 272261, Miss_rate = 0.778, Pending_hits = 5562, Reservation_fails = 1587839
	L1D_cache_core[22]: Access = 369088, Miss = 290767, Miss_rate = 0.788, Pending_hits = 5840, Reservation_fails = 1631315
	L1D_cache_core[23]: Access = 335624, Miss = 249129, Miss_rate = 0.742, Pending_hits = 5216, Reservation_fails = 1443244
	L1D_cache_core[24]: Access = 364503, Miss = 285474, Miss_rate = 0.783, Pending_hits = 6764, Reservation_fails = 1557897
	L1D_cache_core[25]: Access = 368239, Miss = 294913, Miss_rate = 0.801, Pending_hits = 6349, Reservation_fails = 1602099
	L1D_cache_core[26]: Access = 339749, Miss = 241532, Miss_rate = 0.711, Pending_hits = 4801, Reservation_fails = 1410821
	L1D_cache_core[27]: Access = 365626, Miss = 285862, Miss_rate = 0.782, Pending_hits = 5991, Reservation_fails = 1601146
	L1D_cache_core[28]: Access = 334041, Miss = 249369, Miss_rate = 0.747, Pending_hits = 5301, Reservation_fails = 1477782
	L1D_cache_core[29]: Access = 333331, Miss = 240743, Miss_rate = 0.722, Pending_hits = 4988, Reservation_fails = 1460819
	L1D_total_cache_accesses = 10311920
	L1D_total_cache_misses = 7760637
	L1D_total_cache_miss_rate = 0.7526
	L1D_total_cache_pending_hits = 159830
	L1D_total_cache_reservation_fails = 45321848
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.243
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2332126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 159830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6888552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45316249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 872021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 159830
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10252529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59391

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2590742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42725507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5599
ctas_completed 1290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5241, 1723, 1730, 1723, 1744, 1704, 1715, 1744, 2777, 2817, 2763, 2817, 2777, 2796, 2832, 2777, 3703, 3645, 3664, 3656, 3654, 3665, 3645, 3696, 3581, 3573, 3600, 3802, 3939, 3593, 3585, 3585, 
gpgpu_n_tot_thrd_icount = 102996384
gpgpu_n_tot_w_icount = 3218637
gpgpu_n_stall_shd_mem = 13323450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7760573
gpgpu_n_mem_write_global = 59391
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19519126
gpgpu_n_store_insn = 451274
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1155840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12666259
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 657191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582980	W0_Idle:1607203	W0_Scoreboard:121507660	W1:12955	W2:21052	W3:13661	W4:18813	W5:17842	W6:32723	W7:21469	W8:17467	W9:19963	W10:46639	W11:64425	W12:17344	W13:17475	W14:29922	W15:22067	W16:19041	W17:32101	W18:25355	W19:20660	W20:35928	W21:23000	W22:28348	W23:26521	W24:26184	W25:29784	W26:84857	W27:126906	W28:121249	W29:143978	W30:138252	W31:138201	W32:1824455
single_issue_nums: WS0:808534	WS1:798953	WS2:807758	WS3:803392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62084584 {8:7760573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2375640 {40:59391,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 310422920 {40:7760573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 475128 {8:59391,}
maxmflatency = 9221 
max_icnt2mem_latency = 5030 
maxmrqlatency = 6177 
max_icnt2sh_latency = 506 
averagemflatency = 1010 
avg_icnt2mem_latency = 456 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 10 
mrq_lat_table:533635 	22954 	49943 	101338 	200544 	352271 	623480 	1003031 	775691 	70325 	12091 	7232 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	517673 	2759217 	1454363 	2303325 	677117 	108243 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1616575 	1383970 	1286982 	871222 	1812028 	650324 	197119 	1744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4941612 	959398 	756777 	559520 	328374 	181073 	77768 	15442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	369 	52 	730 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        59        62        60        62        64        64        64        64        18        36        37        40        64        64 
dram[1]:        64        64        62        63        61        61        64        64        64        64        28        33        40        40        64        64 
dram[2]:        64        64        59        60        60        53        64        64        64        64        30        24        40        40        64        64 
dram[3]:        64        64        58        58        63        62        64        62        64        64        24        16        40        40        64        64 
dram[4]:        64        64        63        64        60        64        60        64        64        64        21        24        40        40        64        64 
dram[5]:        64        64        63        63        61        63        63        64        64        64        21        20        40        40        64        64 
dram[6]:        64        64        64        64        63        60        64        64        64        64        31        21        40        40        64        64 
dram[7]:        64        64        64        63        63        64        64        64        64        64        32        32        44        44        64        64 
dram[8]:        64        64        64        64        59        59        64        62        64        64        21        14        44        44        64        64 
dram[9]:        64        64        63        63        56        60        60        62        64        64        18        28        44        44        64        64 
dram[10]:        64        64        63        63        61        61        64        64        64        64        23        24        44        44        64        64 
dram[11]:        64        64        59        57        62        61        63        64        64        64        36        25        44        40        64        64 
maximum service time to same row:
dram[0]:      6872      6797     12089     25739      6784      6849      6924      6982      7027      7135      6887      6880      6907      6896      6778      6778 
dram[1]:      6618      6862      6561      6587      6601      6601      6781      7830      7025      7078      6678      6669     13056      6783      6668      6763 
dram[2]:      6629     10073      6672      6674      6677      6626      6874      9278      6926      7120      6676      6676      6758      6761      6670      6676 
dram[3]:     21895      6733      6593     11901      6777      6709     19901      6975      7080      7228      6886      6759      6838      6886      6779      6735 
dram[4]:      6865      6718     27450      6520      6701      6869      6898      6927      7066      7096      6776      6782      6874      6856      6817      6753 
dram[5]:      6669      6633      6464      6446      6662      6668      6849      6919      7023      7085      6776      6665      6804      6826      6659      6802 
dram[6]:      6731      6743      6713      6724      6775      6729     11088     21152      7021      7088      6766      6737      6865      6827      6729      6774 
dram[7]:     14488     25747      6609      6617      6733      6827      6972      7002      7111      7238      6738      6829      6935      6877      6721      6716 
dram[8]:      6726      6748     19722      6701      6761      6752      6945      6899      7056      7143      6760      6754      6871      6867      6865      6747 
dram[9]:      6590      6700      6426      6428      6583      6610      6879      6942      7071      7141      6593      6698      6734      6793      6657      6559 
dram[10]:      6628      6754      6517      6569      6697      6616      6776     17636      7027      7067      6614      6614      6756     10677      6615      6697 
dram[11]:      7304     20035      6548      6551      6681      6779     26542      7029      6685      6657      6678      6684     21513      6891      6676      6730 
average row accesses per activate:
dram[0]:  1.620142  1.581286  1.428826  1.436521  1.425248  1.427623  1.380338  1.403405  1.443607  1.403468  1.400763  1.411169  1.531809  1.533419  1.662462  1.623060 
dram[1]:  1.588666  1.577837  1.511628  1.457964  1.468019  1.451675  1.437028  1.418750  1.481165  1.406130  1.433271  1.415595  1.547868  1.532780  1.641450  1.637757 
dram[2]:  1.568817  1.631878  1.462048  1.523788  1.428560  1.496313  1.404475  1.458191  1.390012  1.467521  1.403140  1.433539  1.503948  1.604078  1.613315  1.656098 
dram[3]:  1.526316  1.592200  1.428791  1.488199  1.427986  1.439575  1.413250  1.430303  1.388984  1.428231  1.394582  1.436800  1.512820  1.513882  1.591415  1.622816 
dram[4]:  1.600746  1.590599  1.479400  1.459240  1.442602  1.436309  1.413083  1.415942  1.427419  1.409748  1.421758  1.406282  1.542539  1.504631  1.631387  1.604232 
dram[5]:  1.580850  1.572633  1.490941  1.464497  1.462701  1.438518  1.451682  1.398631  1.428704  1.420721  1.418162  1.397024  1.524442  1.511638  1.613810  1.603507 
dram[6]:  1.582007  1.540689  1.462062  1.457257  1.458205  1.433483  1.425687  1.405024  1.415016  1.424135  1.399034  1.413618  1.516537  1.483081  1.601648  1.550195 
dram[7]:  1.643724  1.589935  1.483809  1.459419  1.481730  1.430775  1.427831  1.397842  1.426920  1.410028  1.425761  1.386290  1.562148  1.546866  1.645109  1.598539 
dram[8]:  1.606554  1.572633  1.478383  1.473286  1.453195  1.443676  1.429360  1.399086  1.419637  1.434577  1.419342  1.395177  1.547517  1.516652  1.615679  1.581555 
dram[9]:  1.616069  1.585854  1.506428  1.470611  1.443454  1.417099  1.442103  1.386553  1.422418  1.413656  1.424271  1.391222  1.563688  1.514434  1.609411  1.589577 
dram[10]:  1.571859  1.603518  1.493186  1.495107  1.434809  1.454699  1.443672  1.418062  1.427986  1.445406  1.389532  1.409299  1.533204  1.546869  1.598479  1.636418 
dram[11]:  1.567829  1.593750  1.443484  1.495817  1.432743  1.462114  1.409409  1.436120  1.412128  1.459318  1.415026  1.418273  1.542034  1.529179  1.583682  1.587541 
average row locality = 3752734/2520437 = 1.488922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21167     20412     19193     18847     19079     18890     18393     18466     18572     17643     17990     17840     20609     20300     22219     21482 
dram[1]:     20996     20593     19839     19026     19487     18904     19009     18387     19070     17938     18343     17828     20845     20453     22274     21641 
dram[2]:     20282     21478     18943     20450     18640     20462     18202     20037     17674     19700     17608     18798     19780     21764     21173     22405 
dram[3]:     19636     20808     18585     19308     18785     19213     18303     18767     17779     18557     17350     18085     19915     20092     21113     21581 
dram[4]:     20975     20724     19485     19194     19104     18952     18729     18403     18752     18135     18244     17954     20312     20278     21875     21327 
dram[5]:     20899     20459     19537     19215     19512     19032     19033     18192     18446     18252     17944     17555     20398     20169     21705     21258 
dram[6]:     20821     19904     19296     18962     19414     18851     18571     18233     18149     18162     17660     17772     20101     19475     21332     20223 
dram[7]:     21602     20572     19930     19499     20240     19256     19280     18397     18881     18195     18552     17574     21348     20597     22326     21605 
dram[8]:     20775     20646     19374     19420     19135     19161     18636     18377     18160     18529     17861     17702     20632     20190     21460     20850 
dram[9]:     20640     20545     19637     19117     19222     18791     18955     17942     18362     18116     18215     17528     20951     20061     21666     20928 
dram[10]:     20273     20638     19565     20119     19190     19745     18889     18890     18471     19036     17761     18490     20493     20844     21381     21948 
dram[11]:     20165     20552     18826     19799     18657     19104     18304     18727     18047     18707     17685     18100     20420     20484     21159     21452 
total dram reads = 3747342
bank skew: 22405/17350 = 1.29
chip skew: 317854/306926 = 1.04
number of total write accesses:
dram[0]:       208       209       193       194       137       144         0         0         0         0         0         0       101       104       209       213 
dram[1]:       223       209       200       198       150       144         0         0         0         0         0         0       109       108       206       220 
dram[2]:       211       207       196       191       148       132         0         0         0         0         0         0       108       113       207       211 
dram[3]:       210       206       180       195       132       148         0         0         0         0         0         0       103       111       216       221 
dram[4]:       214       214       196       194       140       144         0         0         0         0         0         0       110       114       221       199 
dram[5]:       206       219       190       193       146       145         0         0         0         0         0         0       109       112       210       198 
dram[6]:       203       201       193       180       147       151         0         0         0         0         0         0       112       111       198       206 
dram[7]:       217       221       191       187       144       149         0         0         0         0         0         0       118       121       224       203 
dram[8]:       221       226       196       190       148       148         0         0         0         0         0         0       123       115       213       210 
dram[9]:       210       235       194       189       149       152         0         0         0         0         0         0       115       122       209       217 
dram[10]:       212       212       189       188       140       144         0         0         0         0         0         0       117       122       206       200 
dram[11]:       217       204       195       194       143       149         0         0         0         0         0         0       125       124       218       221 
total dram writes = 20978
min_bank_accesses = 0!
chip skew: 1792/1702 = 1.05
average mf latency per bank:
dram[0]:       2616      2318      2414      2086      2420      2081      2335      2029      2440      2060      2439      2141      2473      2188      2645      2339
dram[1]:       2064      2132      1997      1924      2049      1933      1845      1853      1884      1871      1920      1940      1947      1991      2052      2126
dram[2]:       2128      3448      1937      2867      1938      2803      1851      2771      1894      2851      1937      2896      2021      3117      2128      3437
dram[3]:       1998      1795      1822      1661      1784      1641      1689      1604      1753      1622      1779      1661      1886      1722      2023      1818
dram[4]:       2473      2127      2282      1931      2201      1936      2199      1854      2289      1922      2325      1939      2380      2005      2490      2139
dram[5]:       1913      1858      1756      1724      1756      1692      1685      1665      1715      1698      1764      1736      1825      1767      1922      1873
dram[6]:       1840      2034      1718      1833      1714      1783      1667      1717      1684      1759      1722      1788      1800      1889      1908      2075
dram[7]:       3367      2183      3049      1988      2926      1975      2944      1934      3007      1975      3068      2020      3162      2074      3399      2227
dram[8]:       1989      1792      1831      1693      1820      1654      1770      1622      1819      1644      1862      1694      1899      1739      2025      1880
dram[9]:       2521      1996      2261      1843      2241      1848      2192      1783      2239      1806      2318      1866      2349      1910      2546      2063
dram[10]:       2513      2819      2219      2346      2189      2322      2163      2306      2168      2347      2276      2362      2296      2537      2526      2827
dram[11]:       1942      2066      1778      1880      1735      1874      1673      1813      1699      1852      1752      1902      1821      1947      1948      2052
maximum mf latency per bank:
dram[0]:       7353      7259      5696      4360      5932      4223      6028      4166      6017      4025      5811      4028      5986      5518      7948      6577
dram[1]:       4362      6288      5284      5980      4584      4523      3246      4224      3781      4353      3640      4377      5848      4967      5081      6651
dram[2]:       5137      9221      3865      6392      5328      6286      3488      6262      3360      6085      3395      6182      5924      7725      5519      7534
dram[3]:       5201      4844      3892      3597      3739      3833      3803      3357      3752      3400      3741      3498      6103      3967      5518      5454
dram[4]:       8102      6039      4773      4027      4976      3987      5122      3902      5141      3998      5078      4003      7292      5224      6414      6863
dram[5]:       3834      4981      3684      3769      3694      4023      3702      3853      3528      3710      3668      3985      5864      4417      4313      4782
dram[6]:       4570      5265      5299      4624      3656      3522      3288      3486      3372      3620      3939      3567      4598      4937      5675      6072
dram[7]:       8366      6550      6148      4482      6147      4439      6177      4384      5901      4352      6017      4084      7651      7441      8450      6743
dram[8]:       5516      3989      4508      3590      3701      3677      3777      3384      3728      3430      3692      3415      4563      5116      5875      4626
dram[9]:       8204      5704      7144      3962      6853      4488      6336      4009      6283      3915      6425      4231      6539      6709      6250      6169
dram[10]:       6793      6944      4981      6050      4942      5898      4908      6117      4857      6093      4866      6249      5575      6559      5298      6319
dram[11]:       5207      6729      3860      6272      3685      3942      3510      4060      3585      3982      3652      3940      4934      7038      4044      6386

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2432466 n_act=210136 n_pre=210120 n_ref_event=0 n_req=311538 n_rd=311102 n_rd_L2_A=0 n_write=0 n_wr_bk=1712 bw_util=0.4103
n_activity=2718898 dram_eff=0.4602
bk0: 21167a 926500i bk1: 20412a 945196i bk2: 19193a 921495i bk3: 18847a 974241i bk4: 19079a 954786i bk5: 18890a 974032i bk6: 18393a 991878i bk7: 18466a 984108i bk8: 18572a 1020249i bk9: 17643a 1067266i bk10: 17990a 1020866i bk11: 17840a 1029864i bk12: 20609a 903005i bk13: 20300a 912136i bk14: 22219a 845670i bk15: 21482a 862151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.325520
Row_Buffer_Locality_read = 0.325450
Row_Buffer_Locality_write = 0.376147
Bank_Level_Parallism = 12.555207
Bank_Level_Parallism_Col = 2.385314
Bank_Level_Parallism_Ready = 1.125260
write_to_read_ratio_blp_rw_average = 0.033426
GrpLevelPara = 2.062707 

BW Util details:
bwutil = 0.410279 
total_CMD = 3049767 
util_bw = 1251256 
Wasted_Col = 1393767 
Wasted_Row = 46938 
Idle = 357806 

BW Util Bottlenecks: 
RCDc_limit = 2688494 
RCDWRc_limit = 1661 
WTRc_limit = 29375 
RTWc_limit = 163515 
CCDLc_limit = 356365 
rwq = 0 
CCDLc_limit_alone = 343925 
WTRc_limit_alone = 27703 
RTWc_limit_alone = 152747 

Commands details: 
total_CMD = 3049767 
n_nop = 2432466 
Read = 311102 
Write = 0 
L2_Alloc = 0 
L2_WB = 1712 
n_act = 210136 
n_pre = 210120 
n_ref = 0 
n_req = 311538 
total_req = 312814 

Dual Bus Interface Util: 
issued_total_row = 420256 
issued_total_col = 312814 
Row_Bus_Util =  0.137799 
CoL_Bus_Util = 0.102570 
Either_Row_CoL_Bus_Util = 0.202409 
Issued_on_Two_Bus_Simul_Util = 0.037960 
issued_two_Eff = 0.187541 
queue_avg = 42.559685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5597
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2431080 n_act=209850 n_pre=209834 n_ref_event=0 n_req=315090 n_rd=314633 n_rd_L2_A=0 n_write=0 n_wr_bk=1767 bw_util=0.415
n_activity=2713672 dram_eff=0.4664
bk0: 20996a 885043i bk1: 20593a 933559i bk2: 19839a 901103i bk3: 19026a 924482i bk4: 19487a 922441i bk5: 18904a 970777i bk6: 19009a 955016i bk7: 18387a 982198i bk8: 19070a 986887i bk9: 17938a 1018349i bk10: 18343a 1011339i bk11: 17828a 1027274i bk12: 20845a 853644i bk13: 20453a 884940i bk14: 22274a 810853i bk15: 21641a 851582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334032
Row_Buffer_Locality_read = 0.333878
Row_Buffer_Locality_write = 0.439825
Bank_Level_Parallism = 12.732532
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.120787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.414983 
total_CMD = 3049767 
util_bw = 1265600 
Wasted_Col = 1372946 
Wasted_Row = 48745 
Idle = 362476 

BW Util Bottlenecks: 
RCDc_limit = 2650263 
RCDWRc_limit = 1547 
WTRc_limit = 28059 
RTWc_limit = 189113 
CCDLc_limit = 368587 
rwq = 0 
CCDLc_limit_alone = 354016 
WTRc_limit_alone = 26252 
RTWc_limit_alone = 176349 

Commands details: 
total_CMD = 3049767 
n_nop = 2431080 
Read = 314633 
Write = 0 
L2_Alloc = 0 
L2_WB = 1767 
n_act = 209850 
n_pre = 209834 
n_ref = 0 
n_req = 315090 
total_req = 316400 

Dual Bus Interface Util: 
issued_total_row = 419684 
issued_total_col = 316400 
Row_Bus_Util =  0.137612 
CoL_Bus_Util = 0.103746 
Either_Row_CoL_Bus_Util = 0.202864 
Issued_on_Two_Bus_Simul_Util = 0.038494 
issued_two_Eff = 0.189752 
queue_avg = 44.090469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.0905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2423807 n_act=211357 n_pre=211341 n_ref_event=0 n_req=317835 n_rd=317396 n_rd_L2_A=0 n_write=0 n_wr_bk=1724 bw_util=0.4186
n_activity=2721993 dram_eff=0.469
bk0: 20282a 912785i bk1: 21478a 869947i bk2: 18943a 936909i bk3: 20450a 864148i bk4: 18640a 945880i bk5: 20462a 872620i bk6: 18202a 1001387i bk7: 20037a 878479i bk8: 17674a 1032758i bk9: 19700a 908596i bk10: 17608a 1047206i bk11: 18798a 954586i bk12: 19780a 896276i bk13: 21764a 813771i bk14: 21173a 865473i bk15: 22405a 794334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.335042
Row_Buffer_Locality_read = 0.334878
Row_Buffer_Locality_write = 0.453303
Bank_Level_Parallism = 12.811565
Bank_Level_Parallism_Col = 2.457729
Bank_Level_Parallism_Ready = 1.129430
write_to_read_ratio_blp_rw_average = 0.047225
GrpLevelPara = 2.105204 

BW Util details:
bwutil = 0.418550 
total_CMD = 3049767 
util_bw = 1276480 
Wasted_Col = 1375637 
Wasted_Row = 44117 
Idle = 353533 

BW Util Bottlenecks: 
RCDc_limit = 2662763 
RCDWRc_limit = 1485 
WTRc_limit = 27435 
RTWc_limit = 237628 
CCDLc_limit = 371652 
rwq = 0 
CCDLc_limit_alone = 353866 
WTRc_limit_alone = 25759 
RTWc_limit_alone = 221518 

Commands details: 
total_CMD = 3049767 
n_nop = 2423807 
Read = 317396 
Write = 0 
L2_Alloc = 0 
L2_WB = 1724 
n_act = 211357 
n_pre = 211341 
n_ref = 0 
n_req = 317835 
total_req = 319120 

Dual Bus Interface Util: 
issued_total_row = 422698 
issued_total_col = 319120 
Row_Bus_Util =  0.138600 
CoL_Bus_Util = 0.104638 
Either_Row_CoL_Bus_Util = 0.205248 
Issued_on_Two_Bus_Simul_Util = 0.037989 
issued_two_Eff = 0.185089 
queue_avg = 45.884590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2437732 n_act=208610 n_pre=208594 n_ref_event=0 n_req=308317 n_rd=307877 n_rd_L2_A=0 n_write=0 n_wr_bk=1722 bw_util=0.4061
n_activity=2711488 dram_eff=0.4567
bk0: 19636a 995652i bk1: 20808a 930058i bk2: 18585a 990115i bk3: 19308a 984529i bk4: 18785a 993004i bk5: 19213a 967731i bk6: 18303a 1035640i bk7: 18767a 1000147i bk8: 17779a 1059288i bk9: 18557a 1005834i bk10: 17350a 1097868i bk11: 18085a 1079218i bk12: 19915a 928155i bk13: 20092a 939180i bk14: 21113a 896835i bk15: 21581a 899061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.323424
Row_Buffer_Locality_read = 0.323220
Row_Buffer_Locality_write = 0.465909
Bank_Level_Parallism = 12.425946
Bank_Level_Parallism_Col = 2.381727
Bank_Level_Parallism_Ready = 1.115735
write_to_read_ratio_blp_rw_average = 0.034330
GrpLevelPara = 2.054765 

BW Util details:
bwutil = 0.406062 
total_CMD = 3049767 
util_bw = 1238396 
Wasted_Col = 1391552 
Wasted_Row = 52208 
Idle = 367611 

BW Util Bottlenecks: 
RCDc_limit = 2681368 
RCDWRc_limit = 1430 
WTRc_limit = 27711 
RTWc_limit = 173699 
CCDLc_limit = 357013 
rwq = 0 
CCDLc_limit_alone = 343541 
WTRc_limit_alone = 25939 
RTWc_limit_alone = 161999 

Commands details: 
total_CMD = 3049767 
n_nop = 2437732 
Read = 307877 
Write = 0 
L2_Alloc = 0 
L2_WB = 1722 
n_act = 208610 
n_pre = 208594 
n_ref = 0 
n_req = 308317 
total_req = 309599 

Dual Bus Interface Util: 
issued_total_row = 417204 
issued_total_col = 309599 
Row_Bus_Util =  0.136799 
CoL_Bus_Util = 0.101516 
Either_Row_CoL_Bus_Util = 0.200683 
Issued_on_Two_Bus_Simul_Util = 0.037632 
issued_two_Eff = 0.187519 
queue_avg = 40.761848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2431191 n_act=210395 n_pre=210379 n_ref_event=0 n_req=312891 n_rd=312443 n_rd_L2_A=0 n_write=0 n_wr_bk=1746 bw_util=0.4121
n_activity=2716341 dram_eff=0.4627
bk0: 20975a 864221i bk1: 20724a 896788i bk2: 19485a 917622i bk3: 19194a 922567i bk4: 19104a 945052i bk5: 18952a 936497i bk6: 18729a 944864i bk7: 18403a 989055i bk8: 18752a 941782i bk9: 18135a 980852i bk10: 18244a 987281i bk11: 17954a 1015654i bk12: 20312a 875865i bk13: 20278a 866681i bk14: 21875a 848558i bk15: 21327a 841237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327609
Row_Buffer_Locality_read = 0.327535
Row_Buffer_Locality_write = 0.379464
Bank_Level_Parallism = 12.775578
Bank_Level_Parallism_Col = 2.411968
Bank_Level_Parallism_Ready = 1.116934
write_to_read_ratio_blp_rw_average = 0.041187
GrpLevelPara = 2.081432 

BW Util details:
bwutil = 0.412083 
total_CMD = 3049767 
util_bw = 1256756 
Wasted_Col = 1386916 
Wasted_Row = 45937 
Idle = 360158 

BW Util Bottlenecks: 
RCDc_limit = 2680582 
RCDWRc_limit = 1631 
WTRc_limit = 28878 
RTWc_limit = 199551 
CCDLc_limit = 363726 
rwq = 0 
CCDLc_limit_alone = 348253 
WTRc_limit_alone = 27121 
RTWc_limit_alone = 185835 

Commands details: 
total_CMD = 3049767 
n_nop = 2431191 
Read = 312443 
Write = 0 
L2_Alloc = 0 
L2_WB = 1746 
n_act = 210395 
n_pre = 210379 
n_ref = 0 
n_req = 312891 
total_req = 314189 

Dual Bus Interface Util: 
issued_total_row = 420774 
issued_total_col = 314189 
Row_Bus_Util =  0.137969 
CoL_Bus_Util = 0.103021 
Either_Row_CoL_Bus_Util = 0.202827 
Issued_on_Two_Bus_Simul_Util = 0.038163 
issued_two_Eff = 0.188153 
queue_avg = 43.980671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.9807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2433875 n_act=209846 n_pre=209830 n_ref_event=0 n_req=312046 n_rd=311606 n_rd_L2_A=0 n_write=0 n_wr_bk=1728 bw_util=0.411
n_activity=2716252 dram_eff=0.4614
bk0: 20899a 899662i bk1: 20459a 924145i bk2: 19537a 933808i bk3: 19215a 908411i bk4: 19512a 908884i bk5: 19032a 930676i bk6: 19033a 958462i bk7: 18192a 985605i bk8: 18446a 986545i bk9: 18252a 982774i bk10: 17944a 1019325i bk11: 17555a 1034535i bk12: 20398a 870658i bk13: 20169a 885760i bk14: 21705a 844861i bk15: 21258a 870667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327548
Row_Buffer_Locality_read = 0.327458
Row_Buffer_Locality_write = 0.390909
Bank_Level_Parallism = 12.712626
Bank_Level_Parallism_Col = 2.366285
Bank_Level_Parallism_Ready = 1.120814
write_to_read_ratio_blp_rw_average = 0.026255
GrpLevelPara = 2.048950 

BW Util details:
bwutil = 0.410961 
total_CMD = 3049767 
util_bw = 1253336 
Wasted_Col = 1387654 
Wasted_Row = 48311 
Idle = 360466 

BW Util Bottlenecks: 
RCDc_limit = 2676569 
RCDWRc_limit = 1591 
WTRc_limit = 26955 
RTWc_limit = 134272 
CCDLc_limit = 358739 
rwq = 0 
CCDLc_limit_alone = 348125 
WTRc_limit_alone = 25350 
RTWc_limit_alone = 125263 

Commands details: 
total_CMD = 3049767 
n_nop = 2433875 
Read = 311606 
Write = 0 
L2_Alloc = 0 
L2_WB = 1728 
n_act = 209846 
n_pre = 209830 
n_ref = 0 
n_req = 312046 
total_req = 313334 

Dual Bus Interface Util: 
issued_total_row = 419676 
issued_total_col = 313334 
Row_Bus_Util =  0.137609 
CoL_Bus_Util = 0.102740 
Either_Row_CoL_Bus_Util = 0.201947 
Issued_on_Two_Bus_Simul_Util = 0.038402 
issued_two_Eff = 0.190160 
queue_avg = 42.524654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2439240 n_act=208577 n_pre=208561 n_ref_event=0 n_req=307358 n_rd=306926 n_rd_L2_A=0 n_write=0 n_wr_bk=1702 bw_util=0.4048
n_activity=2706632 dram_eff=0.4561
bk0: 20821a 932095i bk1: 19904a 947095i bk2: 19296a 941527i bk3: 18962a 957230i bk4: 19414a 919495i bk5: 18851a 963325i bk6: 18571a 992293i bk7: 18233a 1008162i bk8: 18149a 1016767i bk9: 18162a 1029049i bk10: 17660a 1065905i bk11: 17772a 1063585i bk12: 20101a 915169i bk13: 19475a 937912i bk14: 21332a 873230i bk15: 20223a 914489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.321420
Row_Buffer_Locality_read = 0.321305
Row_Buffer_Locality_write = 0.402778
Bank_Level_Parallism = 12.570552
Bank_Level_Parallism_Col = 2.388744
Bank_Level_Parallism_Ready = 1.115564
write_to_read_ratio_blp_rw_average = 0.038133
GrpLevelPara = 2.067144 

BW Util details:
bwutil = 0.404789 
total_CMD = 3049767 
util_bw = 1234512 
Wasted_Col = 1391816 
Wasted_Row = 50862 
Idle = 372577 

BW Util Bottlenecks: 
RCDc_limit = 2684717 
RCDWRc_limit = 1646 
WTRc_limit = 30088 
RTWc_limit = 186336 
CCDLc_limit = 354530 
rwq = 0 
CCDLc_limit_alone = 340477 
WTRc_limit_alone = 28285 
RTWc_limit_alone = 174086 

Commands details: 
total_CMD = 3049767 
n_nop = 2439240 
Read = 306926 
Write = 0 
L2_Alloc = 0 
L2_WB = 1702 
n_act = 208577 
n_pre = 208561 
n_ref = 0 
n_req = 307358 
total_req = 308628 

Dual Bus Interface Util: 
issued_total_row = 417138 
issued_total_col = 308628 
Row_Bus_Util =  0.136777 
CoL_Bus_Util = 0.101197 
Either_Row_CoL_Bus_Util = 0.200188 
Issued_on_Two_Bus_Simul_Util = 0.037786 
issued_two_Eff = 0.188753 
queue_avg = 41.839428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.8394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2424804 n_act=212855 n_pre=212839 n_ref_event=0 n_req=318314 n_rd=317854 n_rd_L2_A=0 n_write=0 n_wr_bk=1775 bw_util=0.4192
n_activity=2729202 dram_eff=0.4685
bk0: 21602a 849442i bk1: 20572a 872344i bk2: 19930a 882207i bk3: 19499a 920655i bk4: 20240a 866569i bk5: 19256a 907601i bk6: 19280a 900634i bk7: 18397a 951283i bk8: 18881a 950450i bk9: 18195a 974017i bk10: 18552a 979857i bk11: 17574a 1023499i bk12: 21348a 809494i bk13: 20597a 847459i bk14: 22326a 808655i bk15: 21605a 794590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.331336
Row_Buffer_Locality_read = 0.331190
Row_Buffer_Locality_write = 0.432609
Bank_Level_Parallism = 12.867375
Bank_Level_Parallism_Col = 2.440932
Bank_Level_Parallism_Ready = 1.129807
write_to_read_ratio_blp_rw_average = 0.042841
GrpLevelPara = 2.091253 

BW Util details:
bwutil = 0.419218 
total_CMD = 3049767 
util_bw = 1278516 
Wasted_Col = 1386709 
Wasted_Row = 39251 
Idle = 345291 

BW Util Bottlenecks: 
RCDc_limit = 2690232 
RCDWRc_limit = 1603 
WTRc_limit = 28591 
RTWc_limit = 215571 
CCDLc_limit = 372755 
rwq = 0 
CCDLc_limit_alone = 356357 
WTRc_limit_alone = 26735 
RTWc_limit_alone = 201029 

Commands details: 
total_CMD = 3049767 
n_nop = 2424804 
Read = 317854 
Write = 0 
L2_Alloc = 0 
L2_WB = 1775 
n_act = 212855 
n_pre = 212839 
n_ref = 0 
n_req = 318314 
total_req = 319629 

Dual Bus Interface Util: 
issued_total_row = 425694 
issued_total_col = 319629 
Row_Bus_Util =  0.139582 
CoL_Bus_Util = 0.104804 
Either_Row_CoL_Bus_Util = 0.204922 
Issued_on_Two_Bus_Simul_Util = 0.039465 
issued_two_Eff = 0.192587 
queue_avg = 45.205212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.2052
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2434716 n_act=209365 n_pre=209349 n_ref_event=0 n_req=311378 n_rd=310908 n_rd_L2_A=0 n_write=0 n_wr_bk=1790 bw_util=0.4101
n_activity=2710991 dram_eff=0.4614
bk0: 20775a 908361i bk1: 20646a 930921i bk2: 19374a 927482i bk3: 19420a 932368i bk4: 19135a 953494i bk5: 19161a 950641i bk6: 18636a 983129i bk7: 18377a 988807i bk8: 18160a 1013752i bk9: 18529a 985093i bk10: 17861a 1034502i bk11: 17702a 1035546i bk12: 20632a 893193i bk13: 20190a 900466i bk14: 21460a 869002i bk15: 20850a 892428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327650
Row_Buffer_Locality_read = 0.327480
Row_Buffer_Locality_write = 0.440426
Bank_Level_Parallism = 12.641804
Bank_Level_Parallism_Col = 2.411615
Bank_Level_Parallism_Ready = 1.126895
write_to_read_ratio_blp_rw_average = 0.038522
GrpLevelPara = 2.075776 

BW Util details:
bwutil = 0.410127 
total_CMD = 3049767 
util_bw = 1250792 
Wasted_Col = 1384318 
Wasted_Row = 49099 
Idle = 365558 

BW Util Bottlenecks: 
RCDc_limit = 2670666 
RCDWRc_limit = 1592 
WTRc_limit = 29755 
RTWc_limit = 191062 
CCDLc_limit = 360874 
rwq = 0 
CCDLc_limit_alone = 345936 
WTRc_limit_alone = 27980 
RTWc_limit_alone = 177899 

Commands details: 
total_CMD = 3049767 
n_nop = 2434716 
Read = 310908 
Write = 0 
L2_Alloc = 0 
L2_WB = 1790 
n_act = 209365 
n_pre = 209349 
n_ref = 0 
n_req = 311378 
total_req = 312698 

Dual Bus Interface Util: 
issued_total_row = 418714 
issued_total_col = 312698 
Row_Bus_Util =  0.137294 
CoL_Bus_Util = 0.102532 
Either_Row_CoL_Bus_Util = 0.201671 
Issued_on_Two_Bus_Simul_Util = 0.038154 
issued_two_Eff = 0.189189 
queue_avg = 42.815487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8155
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2434596 n_act=209116 n_pre=209100 n_ref_event=0 n_req=311135 n_rd=310676 n_rd_L2_A=0 n_write=0 n_wr_bk=1792 bw_util=0.4098
n_activity=2710307 dram_eff=0.4612
bk0: 20640a 930077i bk1: 20545a 946967i bk2: 19637a 951203i bk3: 19117a 960833i bk4: 19222a 936561i bk5: 18791a 948907i bk6: 18955a 977912i bk7: 17942a 1036052i bk8: 18362a 1021470i bk9: 18116a 1024938i bk10: 18215a 1021200i bk11: 17528a 1049210i bk12: 20951a 902965i bk13: 20061a 910573i bk14: 21666a 884082i bk15: 20928a 893502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327925
Row_Buffer_Locality_read = 0.327714
Row_Buffer_Locality_write = 0.470588
Bank_Level_Parallism = 12.569551
Bank_Level_Parallism_Col = 2.403982
Bank_Level_Parallism_Ready = 1.126028
write_to_read_ratio_blp_rw_average = 0.037662
GrpLevelPara = 2.072043 

BW Util details:
bwutil = 0.409825 
total_CMD = 3049767 
util_bw = 1249872 
Wasted_Col = 1383375 
Wasted_Row = 50610 
Idle = 365910 

BW Util Bottlenecks: 
RCDc_limit = 2667024 
RCDWRc_limit = 1499 
WTRc_limit = 28937 
RTWc_limit = 181365 
CCDLc_limit = 359851 
rwq = 0 
CCDLc_limit_alone = 345845 
WTRc_limit_alone = 27103 
RTWc_limit_alone = 169193 

Commands details: 
total_CMD = 3049767 
n_nop = 2434596 
Read = 310676 
Write = 0 
L2_Alloc = 0 
L2_WB = 1792 
n_act = 209116 
n_pre = 209100 
n_ref = 0 
n_req = 311135 
total_req = 312468 

Dual Bus Interface Util: 
issued_total_row = 418216 
issued_total_col = 312468 
Row_Bus_Util =  0.137130 
CoL_Bus_Util = 0.102456 
Either_Row_CoL_Bus_Util = 0.201711 
Issued_on_Two_Bus_Simul_Util = 0.037876 
issued_two_Eff = 0.187774 
queue_avg = 42.541420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5414
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2427743 n_act=211618 n_pre=211602 n_ref_event=0 n_req=316183 n_rd=315733 n_rd_L2_A=0 n_write=0 n_wr_bk=1730 bw_util=0.4164
n_activity=2721603 dram_eff=0.4666
bk0: 20273a 896940i bk1: 20638a 887518i bk2: 19565a 902983i bk3: 20119a 873269i bk4: 19190a 910141i bk5: 19745a 879058i bk6: 18889a 947442i bk7: 18890a 929877i bk8: 18471a 974240i bk9: 19036a 935647i bk10: 17761a 1000267i bk11: 18490a 944929i bk12: 20493a 862224i bk13: 20844a 851065i bk14: 21381a 852534i bk15: 21948a 835867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.330742
Row_Buffer_Locality_read = 0.330684
Row_Buffer_Locality_write = 0.371111
Bank_Level_Parallism = 12.854406
Bank_Level_Parallism_Col = 2.423377
Bank_Level_Parallism_Ready = 1.120765
write_to_read_ratio_blp_rw_average = 0.041952
GrpLevelPara = 2.086805 

BW Util details:
bwutil = 0.416377 
total_CMD = 3049767 
util_bw = 1269852 
Wasted_Col = 1383768 
Wasted_Row = 42334 
Idle = 353813 

BW Util Bottlenecks: 
RCDc_limit = 2680205 
RCDWRc_limit = 1721 
WTRc_limit = 29641 
RTWc_limit = 202847 
CCDLc_limit = 371234 
rwq = 0 
CCDLc_limit_alone = 355816 
WTRc_limit_alone = 28081 
RTWc_limit_alone = 188989 

Commands details: 
total_CMD = 3049767 
n_nop = 2427743 
Read = 315733 
Write = 0 
L2_Alloc = 0 
L2_WB = 1730 
n_act = 211618 
n_pre = 211602 
n_ref = 0 
n_req = 316183 
total_req = 317463 

Dual Bus Interface Util: 
issued_total_row = 423220 
issued_total_col = 317463 
Row_Bus_Util =  0.138771 
CoL_Bus_Util = 0.104094 
Either_Row_CoL_Bus_Util = 0.203958 
Issued_on_Two_Bus_Simul_Util = 0.038908 
issued_two_Eff = 0.190763 
queue_avg = 44.884537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.8845
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3049767 n_nop=2435954 n_act=208832 n_pre=208816 n_ref_event=0 n_req=310649 n_rd=310188 n_rd_L2_A=0 n_write=0 n_wr_bk=1790 bw_util=0.4092
n_activity=2711793 dram_eff=0.4602
bk0: 20165a 957769i bk1: 20552a 952870i bk2: 18826a 971446i bk3: 19799a 930045i bk4: 18657a 1005450i bk5: 19104a 990730i bk6: 18304a 1021489i bk7: 18727a 994268i bk8: 18047a 1033168i bk9: 18707a 1013854i bk10: 17685a 1068195i bk11: 18100a 1032887i bk12: 20420a 904281i bk13: 20484a 893903i bk14: 21159a 893634i bk15: 21452a 877095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327788
Row_Buffer_Locality_read = 0.327659
Row_Buffer_Locality_write = 0.414317
Bank_Level_Parallism = 12.522111
Bank_Level_Parallism_Col = 2.396076
Bank_Level_Parallism_Ready = 1.118932
write_to_read_ratio_blp_rw_average = 0.035805
GrpLevelPara = 2.068276 

BW Util details:
bwutil = 0.409183 
total_CMD = 3049767 
util_bw = 1247912 
Wasted_Col = 1382315 
Wasted_Row = 52196 
Idle = 367344 

BW Util Bottlenecks: 
RCDc_limit = 2664157 
RCDWRc_limit = 1625 
WTRc_limit = 27639 
RTWc_limit = 180757 
CCDLc_limit = 359485 
rwq = 0 
CCDLc_limit_alone = 345754 
WTRc_limit_alone = 26175 
RTWc_limit_alone = 168490 

Commands details: 
total_CMD = 3049767 
n_nop = 2435954 
Read = 310188 
Write = 0 
L2_Alloc = 0 
L2_WB = 1790 
n_act = 208832 
n_pre = 208816 
n_ref = 0 
n_req = 310649 
total_req = 311978 

Dual Bus Interface Util: 
issued_total_row = 417648 
issued_total_col = 311978 
Row_Bus_Util =  0.136944 
CoL_Bus_Util = 0.102296 
Either_Row_CoL_Bus_Util = 0.201266 
Issued_on_Two_Bus_Simul_Util = 0.037974 
issued_two_Eff = 0.188678 
queue_avg = 41.730499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 322600, Miss = 157240, Miss_rate = 0.487, Pending_hits = 582, Reservation_fails = 196
L2_cache_bank[1]: Access = 323483, Miss = 153896, Miss_rate = 0.476, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[2]: Access = 329553, Miss = 159902, Miss_rate = 0.485, Pending_hits = 490, Reservation_fails = 129
L2_cache_bank[3]: Access = 323548, Miss = 154785, Miss_rate = 0.478, Pending_hits = 396, Reservation_fails = 538
L2_cache_bank[4]: Access = 322006, Miss = 152322, Miss_rate = 0.473, Pending_hits = 450, Reservation_fails = 2
L2_cache_bank[5]: Access = 333290, Miss = 165112, Miss_rate = 0.495, Pending_hits = 1160, Reservation_fails = 29826
L2_cache_bank[6]: Access = 331939, Miss = 151481, Miss_rate = 0.456, Pending_hits = 374, Reservation_fails = 872
L2_cache_bank[7]: Access = 322619, Miss = 156444, Miss_rate = 0.485, Pending_hits = 218, Reservation_fails = 234
L2_cache_bank[8]: Access = 322592, Miss = 157507, Miss_rate = 0.488, Pending_hits = 501, Reservation_fails = 6790
L2_cache_bank[9]: Access = 324827, Miss = 154980, Miss_rate = 0.477, Pending_hits = 312, Reservation_fails = 3045
L2_cache_bank[10]: Access = 325544, Miss = 157488, Miss_rate = 0.484, Pending_hits = 410, Reservation_fails = 7
L2_cache_bank[11]: Access = 320971, Miss = 154157, Miss_rate = 0.480, Pending_hits = 280, Reservation_fails = 204
L2_cache_bank[12]: Access = 322962, Miss = 155364, Miss_rate = 0.481, Pending_hits = 362, Reservation_fails = 250
L2_cache_bank[13]: Access = 328718, Miss = 151603, Miss_rate = 0.461, Pending_hits = 531, Reservation_fails = 283
L2_cache_bank[14]: Access = 334066, Miss = 162190, Miss_rate = 0.486, Pending_hits = 803, Reservation_fails = 6218
L2_cache_bank[15]: Access = 323661, Miss = 155735, Miss_rate = 0.481, Pending_hits = 408, Reservation_fails = 8637
L2_cache_bank[16]: Access = 322293, Miss = 156065, Miss_rate = 0.484, Pending_hits = 462, Reservation_fails = 11194
L2_cache_bank[17]: Access = 324250, Miss = 154916, Miss_rate = 0.478, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[18]: Access = 326156, Miss = 157670, Miss_rate = 0.483, Pending_hits = 481, Reservation_fails = 15560
L2_cache_bank[19]: Access = 323119, Miss = 153082, Miss_rate = 0.474, Pending_hits = 325, Reservation_fails = 2678
L2_cache_bank[20]: Access = 324329, Miss = 156056, Miss_rate = 0.481, Pending_hits = 379, Reservation_fails = 2027
L2_cache_bank[21]: Access = 332454, Miss = 159732, Miss_rate = 0.480, Pending_hits = 940, Reservation_fails = 4879
L2_cache_bank[22]: Access = 331139, Miss = 153296, Miss_rate = 0.463, Pending_hits = 395, Reservation_fails = 6
L2_cache_bank[23]: Access = 323845, Miss = 156944, Miss_rate = 0.485, Pending_hits = 263, Reservation_fails = 377
L2_total_cache_accesses = 7819964
L2_total_cache_misses = 3747967
L2_total_cache_miss_rate = 0.4793
L2_total_cache_pending_hits = 11188
L2_total_cache_reservation_fails = 93952
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4002163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3107011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 640331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11068
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7760573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59391
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 93952
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=7819964
icnt_total_pkts_simt_to_mem=7819964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7819964
Req_Network_cycles = 1189244
Req_Network_injected_packets_per_cycle =       6.5756 
Req_Network_conflicts_per_cycle =      12.8532
Req_Network_conflicts_per_cycle_util =      14.2440
Req_Bank_Level_Parallism =       7.2871
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      47.7312
Req_Network_out_buffer_full_per_cycle =       0.3487
Req_Network_out_buffer_avg_util =      29.7819

Reply_Network_injected_packets_num = 7819964
Reply_Network_cycles = 1189244
Reply_Network_injected_packets_per_cycle =        6.5756
Reply_Network_conflicts_per_cycle =        3.0568
Reply_Network_conflicts_per_cycle_util =       3.3967
Reply_Bank_Level_Parallism =       7.3068
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4295
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2192
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 21 min, 38 sec (8498 sec)
gpgpu_simulation_rate = 9985 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 9820143x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 8494361.350000 ms.
Verifying...
	runtime [serial] = 37.577000 ms.
Correct
GPGPU-Sim: *** exit detected ***
