Flow report for DDL_Lab6
Thu Mar 13 14:41:33 2014
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+------------------------------------+-----------------------------------------------+
; Flow Status                        ; Successful - Thu Mar 13 14:41:33 2014         ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; DDL_Lab6                                      ;
; Top-level Entity Name              ; lab6                                          ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C16F484C6                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 8,673 / 15,408 ( 56 % )                       ;
;     Total combinational functions  ; 8,647 / 15,408 ( 56 % )                       ;
;     Dedicated logic registers      ; 4,727 / 15,408 ( 31 % )                       ;
; Total registers                    ; 4727                                          ;
; Total pins                         ; 11 / 347 ( 3 % )                              ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 2 / 112 ( 2 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/13/2014 14:32:13 ;
; Main task         ; Compilation         ;
; Revision Name     ; DDL_Lab6            ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 132129500026423.139474273310868 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; lab6        ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; lab6        ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; lab6        ; Top            ;
; TOP_LEVEL_ENTITY                    ; lab6                            ; DDL_Lab6      ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:02:43     ; 1.0                     ; 369 MB              ; 00:02:41                           ;
; Fitter                    ; 00:04:14     ; 1.0                     ; 497 MB              ; 00:04:12                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 327 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:01:24     ; 1.0                     ; 389 MB              ; 00:01:23                           ;
; EDA Netlist Writer        ; 00:00:44     ; 1.0                     ; 333 MB              ; 00:00:43                           ;
; Total                     ; 00:09:10     ; --                      ; --                  ; 00:09:04                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Leibniz          ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Leibniz          ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Leibniz          ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Leibniz          ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Leibniz          ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DDL_Lab6 -c DDL_Lab6
quartus_fit --read_settings_files=off --write_settings_files=off DDL_Lab6 -c DDL_Lab6
quartus_asm --read_settings_files=off --write_settings_files=off DDL_Lab6 -c DDL_Lab6
quartus_sta DDL_Lab6 -c DDL_Lab6
quartus_eda --read_settings_files=off --write_settings_files=off DDL_Lab6 -c DDL_Lab6



