// Seed: 2156421572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire _id_4,
    input  uwire id_5
);
  assign id_3 = id_5;
  integer [id_4  *  -1 'b0 : 'b0] id_7 = 'h0;
  logic id_8;
  ;
  assign id_8 = (-1 & 1'b0 & (id_8) & 1 & -1'b0 == 1);
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8
  );
  wire [id_4 : -1] id_9;
endmodule
