
murakumo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005768  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  080058f8  080058f8  000158f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b54  08005b54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005b54  08005b54  00015b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b5c  08005b5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b5c  08005b5c  00015b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b60  08005b60  00015b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  20000070  08005bd4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  08005bd4  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dcdc  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f53  00000000  00000000  0002dd7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da8  00000000  00000000  0002fcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cc8  00000000  00000000  00030a78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002098e  00000000  00000000  00031740  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009fe8  00000000  00000000  000520ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4f36  00000000  00000000  0005c0b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120fec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004068  00000000  00000000  00121068  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080058e0 	.word	0x080058e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080058e0 	.word	0x080058e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <__io_putchar>:
static void MX_TIM6_Init(void);
static void MX_TIM4_Init(void);
static void MX_TIM10_Init(void);
/* USER CODE BEGIN PFP */
PUTCHAR_PROTOTYPE
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*) &ch, 1, 0xFFFF);
 8000578:	1d39      	adds	r1, r7, #4
 800057a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800057e:	2201      	movs	r2, #1
 8000580:	4803      	ldr	r0, [pc, #12]	; (8000590 <__io_putchar+0x20>)
 8000582:	f003 fdd4 	bl	800412e <HAL_UART_Transmit>
	return ch;
 8000586:	687b      	ldr	r3, [r7, #4]
}
 8000588:	4618      	mov	r0, r3
 800058a:	3708      	adds	r7, #8
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000248 	.word	0x20000248

08000594 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	// ADC END Program
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <HAL_TIM_PeriodElapsedCallback>:

uint8_t rotary_read();
void led_rgb(char r, char g, char b);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	  {
	    analogbuffers[sensgettime][index] = analograw[index];
	  }
	}
#endif	// DISABLEANOTHERTIMERS
	if(htim->Instance == TIM10)	// TIM10 // 1ms
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a3f      	ldr	r2, [pc, #252]	; (80006b4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d177      	bne.n	80006aa <HAL_TIM_PeriodElapsedCallback+0x102>
	{
#if SUBSENSTIM10
		unsigned char subsens, first, second;

		subsens = !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) ? 1 : 0; // right
 80005ba:	2104      	movs	r1, #4
 80005bc:	483e      	ldr	r0, [pc, #248]	; (80006b8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80005be:	f002 fb47 	bl	8002c50 <HAL_GPIO_ReadPin>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	bf0c      	ite	eq
 80005c8:	2301      	moveq	r3, #1
 80005ca:	2300      	movne	r3, #0
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	73fb      	strb	r3, [r7, #15]
		subsens += !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) ? 2 : 0; // left
 80005d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005d4:	4838      	ldr	r0, [pc, #224]	; (80006b8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80005d6:	f002 fb3b 	bl	8002c50 <HAL_GPIO_ReadPin>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d101      	bne.n	80005e4 <HAL_TIM_PeriodElapsedCallback+0x3c>
 80005e0:	2302      	movs	r3, #2
 80005e2:	e000      	b.n	80005e6 <HAL_TIM_PeriodElapsedCallback+0x3e>
 80005e4:	2300      	movs	r3, #0
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	7bfb      	ldrb	r3, [r7, #15]
 80005ea:	4413      	add	r3, r2
 80005ec:	73fb      	strb	r3, [r7, #15]

		if(subsens != subsensbuf)
 80005ee:	4b33      	ldr	r3, [pc, #204]	; (80006bc <HAL_TIM_PeriodElapsedCallback+0x114>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	7bfa      	ldrb	r2, [r7, #15]
 80005f4:	429a      	cmp	r2, r3
 80005f6:	d058      	beq.n	80006aa <HAL_TIM_PeriodElapsedCallback+0x102>
		{
			subsensbuf = subsens;
 80005f8:	4a30      	ldr	r2, [pc, #192]	; (80006bc <HAL_TIM_PeriodElapsedCallback+0x114>)
 80005fa:	7bfb      	ldrb	r3, [r7, #15]
 80005fc:	7013      	strb	r3, [r2, #0]
			marker += subsens << (2 * sidedeltacount);
 80005fe:	7bfa      	ldrb	r2, [r7, #15]
 8000600:	4b2f      	ldr	r3, [pc, #188]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	fa02 f303 	lsl.w	r3, r2, r3
 800060a:	b2da      	uxtb	r2, r3
 800060c:	4b2d      	ldr	r3, [pc, #180]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4413      	add	r3, r2
 8000612:	b2da      	uxtb	r2, r3
 8000614:	4b2b      	ldr	r3, [pc, #172]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000616:	701a      	strb	r2, [r3, #0]
			if(subsens == 0b00 && sidedeltacount != 0)
 8000618:	7bfb      	ldrb	r3, [r7, #15]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d13f      	bne.n	800069e <HAL_TIM_PeriodElapsedCallback+0xf6>
 800061e:	4b28      	ldr	r3, [pc, #160]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d03b      	beq.n	800069e <HAL_TIM_PeriodElapsedCallback+0xf6>
			{
				first = (marker & 0b0011);
 8000626:	4b27      	ldr	r3, [pc, #156]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	f003 0303 	and.w	r3, r3, #3
 800062e:	73bb      	strb	r3, [r7, #14]
				second = (marker & 0b1100) >> 2;
 8000630:	4b24      	ldr	r3, [pc, #144]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	109b      	asrs	r3, r3, #2
 8000636:	b2db      	uxtb	r3, r3
 8000638:	f003 0303 	and.w	r3, r3, #3
 800063c:	737b      	strb	r3, [r7, #13]
				if(second == 0b00)
 800063e:	7b7b      	ldrb	r3, [r7, #13]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d11f      	bne.n	8000684 <HAL_TIM_PeriodElapsedCallback+0xdc>
				{
					if(first == 0b01)
 8000644:	7bbb      	ldrb	r3, [r7, #14]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d111      	bne.n	800066e <HAL_TIM_PeriodElapsedCallback+0xc6>
					{
						// right -> stop
						markerstate = 0b01;
 800064a:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800064c:	2201      	movs	r2, #1
 800064e:	701a      	strb	r2, [r3, #0]
						if(rightmarkercount == 0)
 8000650:	4b1e      	ldr	r3, [pc, #120]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d106      	bne.n	8000666 <HAL_TIM_PeriodElapsedCallback+0xbe>
						{
							rightmarkercount++;
 8000658:	4b1c      	ldr	r3, [pc, #112]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x124>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	3301      	adds	r3, #1
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000662:	701a      	strb	r2, [r3, #0]
 8000664:	e011      	b.n	800068a <HAL_TIM_PeriodElapsedCallback+0xe2>
						}
						else
						{
							motorenable = 0;
 8000666:	4b1a      	ldr	r3, [pc, #104]	; (80006d0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000668:	2200      	movs	r2, #0
 800066a:	701a      	strb	r2, [r3, #0]
 800066c:	e00d      	b.n	800068a <HAL_TIM_PeriodElapsedCallback+0xe2>
						}
					}
					else if(first == 0b10)
 800066e:	7bbb      	ldrb	r3, [r7, #14]
 8000670:	2b02      	cmp	r3, #2
 8000672:	d103      	bne.n	800067c <HAL_TIM_PeriodElapsedCallback+0xd4>
					{
						// left -> curve
						markerstate = 0b10;
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000676:	2202      	movs	r2, #2
 8000678:	701a      	strb	r2, [r3, #0]
 800067a:	e006      	b.n	800068a <HAL_TIM_PeriodElapsedCallback+0xe2>
					}
					else
					{
						// cross
						markerstate = 0b11;
 800067c:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800067e:	2203      	movs	r2, #3
 8000680:	701a      	strb	r2, [r3, #0]
 8000682:	e002      	b.n	800068a <HAL_TIM_PeriodElapsedCallback+0xe2>
					}
				}
				else
				{
					// cross
					markerstate = 0b11;
 8000684:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000686:	2203      	movs	r2, #3
 8000688:	701a      	strb	r2, [r3, #0]
				}
				sidedeltacount = 0;
 800068a:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]
				marker = 0;
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
				markerstate = 0;
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM13)	// TIM13 // 1ms
	{
	}
#endif
}
 800069c:	e005      	b.n	80006aa <HAL_TIM_PeriodElapsedCallback+0x102>
				sidedeltacount++;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	3301      	adds	r3, #1
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80006a8:	701a      	strb	r2, [r3, #0]
}
 80006aa:	bf00      	nop
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40014400 	.word	0x40014400
 80006b8:	40020400 	.word	0x40020400
 80006bc:	20000152 	.word	0x20000152
 80006c0:	20000153 	.word	0x20000153
 80006c4:	20000204 	.word	0x20000204
 80006c8:	200001a0 	.word	0x200001a0
 80006cc:	2000037c 	.word	0x2000037c
 80006d0:	200000a4 	.word	0x200000a4

080006d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	b089      	sub	sp, #36	; 0x24
 80006d8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006da:	f001 f821 	bl	8001720 <HAL_Init>

  /* USER CODE BEGIN Init */
  motorenable = 0;
 80006de:	4bae      	ldr	r3, [pc, #696]	; (8000998 <main+0x2c4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	701a      	strb	r2, [r3, #0]
  subsensbuf = 0;
 80006e4:	4bad      	ldr	r3, [pc, #692]	; (800099c <main+0x2c8>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
  marker = 0;
 80006ea:	4bad      	ldr	r3, [pc, #692]	; (80009a0 <main+0x2cc>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]
  sidedeltacount = 0;
 80006f0:	4bac      	ldr	r3, [pc, #688]	; (80009a4 <main+0x2d0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	701a      	strb	r2, [r3, #0]
  markerstate = 0;
 80006f6:	4bac      	ldr	r3, [pc, #688]	; (80009a8 <main+0x2d4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
  rightmarkercount = 0;
 80006fc:	4bab      	ldr	r3, [pc, #684]	; (80009ac <main+0x2d8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]

  for(unsigned char i = 0; CALIBRATIONSIZE > i; i++)
 8000702:	2300      	movs	r3, #0
 8000704:	71fb      	strb	r3, [r7, #7]
 8000706:	e00d      	b.n	8000724 <main+0x50>
  {
	  analogmax[i] = 0;
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	4aa9      	ldr	r2, [pc, #676]	; (80009b0 <main+0x2dc>)
 800070c:	2100      	movs	r1, #0
 800070e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  analogmin[i] = 4096;
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4aa7      	ldr	r2, [pc, #668]	; (80009b4 <main+0x2e0>)
 8000716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800071a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(unsigned char i = 0; CALIBRATIONSIZE > i; i++)
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	3301      	adds	r3, #1
 8000722:	71fb      	strb	r3, [r7, #7]
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b0b      	cmp	r3, #11
 8000728:	d9ee      	bls.n	8000708 <main+0x34>
  }

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 f973 	bl	8000a14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072e:	f000 fc07 	bl	8000f40 <MX_GPIO_Init>
  MX_DMA_Init();
 8000732:	f000 fbe5 	bl	8000f00 <MX_DMA_Init>
  MX_ADC1_Init();
 8000736:	f000 f9d7 	bl	8000ae8 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 800073a:	f000 fbb7 	bl	8000eac <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800073e:	f000 fb5b 	bl	8000df8 <MX_TIM6_Init>
  MX_TIM4_Init();
 8000742:	f000 faf5 	bl	8000d30 <MX_TIM4_Init>
  MX_TIM10_Init();
 8000746:	f000 fb8d 	bl	8000e64 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  printf(ESC_DEF);
 800074a:	489b      	ldr	r0, [pc, #620]	; (80009b8 <main+0x2e4>)
 800074c:	f004 f980 	bl	8004a50 <iprintf>
	printf("\r\n\r\n\r\nStarting Program...\r\n\r\n");
 8000750:	489a      	ldr	r0, [pc, #616]	; (80009bc <main+0x2e8>)
 8000752:	f004 f9f1 	bl	8004b38 <puts>


	printf("Push Switch ...\r\n");
 8000756:	489a      	ldr	r0, [pc, #616]	; (80009c0 <main+0x2ec>)
 8000758:	f004 f9ee 	bl	8004b38 <puts>
	led_rgb(1, 0, 0);	// Red
 800075c:	2200      	movs	r2, #0
 800075e:	2100      	movs	r1, #0
 8000760:	2001      	movs	r0, #1
 8000762:	f000 fcc7 	bl	80010f4 <led_rgb>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14))
 8000766:	e002      	b.n	800076e <main+0x9a>
	{
	  HAL_Delay(100);
 8000768:	2064      	movs	r0, #100	; 0x64
 800076a:	f001 f84b 	bl	8001804 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14))
 800076e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000772:	4894      	ldr	r0, [pc, #592]	; (80009c4 <main+0x2f0>)
 8000774:	f002 fa6c 	bl	8002c50 <HAL_GPIO_ReadPin>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d1f4      	bne.n	8000768 <main+0x94>
	}

	printf("Starting TIM4 as PWM Generation\r\n");
 800077e:	4892      	ldr	r0, [pc, #584]	; (80009c8 <main+0x2f4>)
 8000780:	f004 f9da 	bl	8004b38 <puts>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	// 50kHz (0.02ms)
 8000784:	2100      	movs	r1, #0
 8000786:	4891      	ldr	r0, [pc, #580]	; (80009cc <main+0x2f8>)
 8000788:	f002 ff4a 	bl	8003620 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800078c:	2104      	movs	r1, #4
 800078e:	488f      	ldr	r0, [pc, #572]	; (80009cc <main+0x2f8>)
 8000790:	f002 ff46 	bl	8003620 <HAL_TIM_PWM_Start>
	printf("Starting TIM6\r\n");
 8000794:	488e      	ldr	r0, [pc, #568]	; (80009d0 <main+0x2fc>)
 8000796:	f004 f9cf 	bl	8004b38 <puts>
//	HAL_TIM_Base_Start_IT(&htim6);	// 1ms // PID
	printf("Starting TIM7\r\n");
 800079a:	488e      	ldr	r0, [pc, #568]	; (80009d4 <main+0x300>)
 800079c:	f004 f9cc 	bl	8004b38 <puts>
//	HAL_TIM_Base_Start_IT(&htim7);	// 0.1ms	// SensorGet
	printf("Starting TIM10\r\n");
 80007a0:	488d      	ldr	r0, [pc, #564]	; (80009d8 <main+0x304>)
 80007a2:	f004 f9c9 	bl	8004b38 <puts>
	HAL_TIM_Base_Start_IT(&htim10);	// 1ms	// D_Sidesensor
 80007a6:	488d      	ldr	r0, [pc, #564]	; (80009dc <main+0x308>)
 80007a8:	f002 feeb 	bl	8003582 <HAL_TIM_Base_Start_IT>
	printf("Starting TIM11\r\n");
 80007ac:	488c      	ldr	r0, [pc, #560]	; (80009e0 <main+0x30c>)
 80007ae:	f004 f9c3 	bl	8004b38 <puts>
//	HAL_TIM_Base_Start(&htim11);	// 1ms	// sensor sort

	printf("Starting Analog Read\r\n");
 80007b2:	488c      	ldr	r0, [pc, #560]	; (80009e4 <main+0x310>)
 80007b4:	f004 f9c0 	bl	8004b38 <puts>
	if(HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 80007b8:	488b      	ldr	r0, [pc, #556]	; (80009e8 <main+0x314>)
 80007ba:	f001 f845 	bl	8001848 <HAL_ADC_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <main+0xf4>
 80007c4:	f000 fccc 	bl	8001160 <Error_Handler>
//  if(HAL_ADCE1_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) { Error_Handler(); }	// never
//	if(HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }

	printf("Starting Analog DMA\r\n");
 80007c8:	4888      	ldr	r0, [pc, #544]	; (80009ec <main+0x318>)
 80007ca:	f004 f9b5 	bl	8004b38 <puts>
	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, ADC_CONVERTED_DATA_BUFFER_SIZE) != HAL_OK) { Error_Handler(); }
 80007ce:	2210      	movs	r2, #16
 80007d0:	4987      	ldr	r1, [pc, #540]	; (80009f0 <main+0x31c>)
 80007d2:	4885      	ldr	r0, [pc, #532]	; (80009e8 <main+0x314>)
 80007d4:	f001 f87c 	bl	80018d0 <HAL_ADC_Start_DMA>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <main+0x10e>
 80007de:	f000 fcbf 	bl	8001160 <Error_Handler>

	printf("Push SW2 to Calibration...\r\n");
 80007e2:	4884      	ldr	r0, [pc, #528]	; (80009f4 <main+0x320>)
 80007e4:	f004 f9a8 	bl	8004b38 <puts>
	led_rgb(1, 1, 0);	// Yellow
 80007e8:	2200      	movs	r2, #0
 80007ea:	2101      	movs	r1, #1
 80007ec:	2001      	movs	r0, #1
 80007ee:	f000 fc81 	bl	80010f4 <led_rgb>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))
 80007f2:	e002      	b.n	80007fa <main+0x126>
	{
		HAL_Delay(100);
 80007f4:	2064      	movs	r0, #100	; 0x64
 80007f6:	f001 f805 	bl	8001804 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))
 80007fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007fe:	4871      	ldr	r0, [pc, #452]	; (80009c4 <main+0x2f0>)
 8000800:	f002 fa26 	bl	8002c50 <HAL_GPIO_ReadPin>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1f4      	bne.n	80007f4 <main+0x120>
	}
	printf("Push SW1 to End Calibrating...\r\n");
 800080a:	487b      	ldr	r0, [pc, #492]	; (80009f8 <main+0x324>)
 800080c:	f004 f994 	bl	8004b38 <puts>
	// https://github.com/YazawaKenichi/Murakumo/blob/main/circuit/cube_v2/README.md
	printf(ESC_MAG);
 8000810:	487a      	ldr	r0, [pc, #488]	; (80009fc <main+0x328>)
 8000812:	f004 f91d 	bl	8004a50 <iprintf>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14))
 8000816:	e02a      	b.n	800086e <main+0x19a>
	{
		for(unsigned char j = 0; CALIBRATIONSIZE > j; j++)
 8000818:	2300      	movs	r3, #0
 800081a:	71bb      	strb	r3, [r7, #6]
 800081c:	e021      	b.n	8000862 <main+0x18e>
		{
			uint16_t analogbuf = analog[j];
 800081e:	79bb      	ldrb	r3, [r7, #6]
 8000820:	4a73      	ldr	r2, [pc, #460]	; (80009f0 <main+0x31c>)
 8000822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000826:	80bb      	strh	r3, [r7, #4]
			analogmax[j] = (analogmax[j] < analogbuf) ? analogbuf : analogmax[j];
 8000828:	79bb      	ldrb	r3, [r7, #6]
 800082a:	4a61      	ldr	r2, [pc, #388]	; (80009b0 <main+0x2dc>)
 800082c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000830:	79bb      	ldrb	r3, [r7, #6]
 8000832:	88b9      	ldrh	r1, [r7, #4]
 8000834:	428a      	cmp	r2, r1
 8000836:	bf38      	it	cc
 8000838:	460a      	movcc	r2, r1
 800083a:	b291      	uxth	r1, r2
 800083c:	4a5c      	ldr	r2, [pc, #368]	; (80009b0 <main+0x2dc>)
 800083e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			analogmin[j] = (analogmin[j] > analogbuf) ? analogbuf : analogmin[j];
 8000842:	79bb      	ldrb	r3, [r7, #6]
 8000844:	4a5b      	ldr	r2, [pc, #364]	; (80009b4 <main+0x2e0>)
 8000846:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800084a:	79bb      	ldrb	r3, [r7, #6]
 800084c:	88b9      	ldrh	r1, [r7, #4]
 800084e:	428a      	cmp	r2, r1
 8000850:	bf28      	it	cs
 8000852:	460a      	movcs	r2, r1
 8000854:	b291      	uxth	r1, r2
 8000856:	4a57      	ldr	r2, [pc, #348]	; (80009b4 <main+0x2e0>)
 8000858:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(unsigned char j = 0; CALIBRATIONSIZE > j; j++)
 800085c:	79bb      	ldrb	r3, [r7, #6]
 800085e:	3301      	adds	r3, #1
 8000860:	71bb      	strb	r3, [r7, #6]
 8000862:	79bb      	ldrb	r3, [r7, #6]
 8000864:	2b0b      	cmp	r3, #11
 8000866:	d9da      	bls.n	800081e <main+0x14a>
#if D_MOTOR
			printf("[%2d] = ", j);
			printf("%4d,", analogbuf);
#endif
		}
		printf("\r\n");
 8000868:	4865      	ldr	r0, [pc, #404]	; (8000a00 <main+0x32c>)
 800086a:	f004 f965 	bl	8004b38 <puts>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14))
 800086e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000872:	4854      	ldr	r0, [pc, #336]	; (80009c4 <main+0x2f0>)
 8000874:	f002 f9ec 	bl	8002c50 <HAL_GPIO_ReadPin>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d1cc      	bne.n	8000818 <main+0x144>
	  printf("[%2d] = ", i * 2 - 1);
	  printf("%4d,", analogmin[i * 2 - 1]);
	}
	printf("\r\n");
#endif
	printf(ESC_DEF);
 800087e:	484e      	ldr	r0, [pc, #312]	; (80009b8 <main+0x2e4>)
 8000880:	f004 f8e6 	bl	8004a50 <iprintf>

	printf("Push SW2 to Start...\r\n");
 8000884:	485f      	ldr	r0, [pc, #380]	; (8000a04 <main+0x330>)
 8000886:	f004 f957 	bl	8004b38 <puts>
	led_rgb(1, 1, 0);	// Yellow
 800088a:	2200      	movs	r2, #0
 800088c:	2101      	movs	r1, #1
 800088e:	2001      	movs	r0, #1
 8000890:	f000 fc30 	bl	80010f4 <led_rgb>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))
 8000894:	e002      	b.n	800089c <main+0x1c8>
	{
		HAL_Delay(100);
 8000896:	2064      	movs	r0, #100	; 0x64
 8000898:	f000 ffb4 	bl	8001804 <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))
 800089c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008a0:	4848      	ldr	r0, [pc, #288]	; (80009c4 <main+0x2f0>)
 80008a2:	f002 f9d5 	bl	8002c50 <HAL_GPIO_ReadPin>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d1f4      	bne.n	8000896 <main+0x1c2>
	}
	led_rgb(1, 1, 1);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2101      	movs	r1, #1
 80008b0:	2001      	movs	r0, #1
 80008b2:	f000 fc1f 	bl	80010f4 <led_rgb>
	HAL_Delay(3000);
 80008b6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80008ba:	f000 ffa3 	bl	8001804 <HAL_Delay>
	motorenable = 1;
 80008be:	4b36      	ldr	r3, [pc, #216]	; (8000998 <main+0x2c4>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("\r\n==================== while ====================\r\n");
 80008c4:	4850      	ldr	r0, [pc, #320]	; (8000a08 <main+0x334>)
 80008c6:	f004 f937 	bl	8004b38 <puts>
  led_rgb(1, 1, 1);	// White
 80008ca:	2201      	movs	r2, #1
 80008cc:	2101      	movs	r1, #1
 80008ce:	2001      	movs	r0, #1
 80008d0:	f000 fc10 	bl	80010f4 <led_rgb>
	  printf("\r\n");
#endif

#endif
#if D_SIDESENS
	  printf("0b%c%c%c%c%c%c%c%c\r\n", markerstate & 128 ? '1' : '0' , markerstate &  64 ? '1' : '0' , markerstate &  32 ? '1' : '0' , markerstate &  16 ? '1' : '0' , markerstate &   8 ? '1' : '0' , markerstate &   4 ? '1' : '0' , markerstate &   2 ? '1' : '0' , markerstate &   1 ? '1' : '0');
 80008d4:	4b34      	ldr	r3, [pc, #208]	; (80009a8 <main+0x2d4>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	b25b      	sxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	da01      	bge.n	80008e2 <main+0x20e>
 80008de:	2531      	movs	r5, #49	; 0x31
 80008e0:	e000      	b.n	80008e4 <main+0x210>
 80008e2:	2530      	movs	r5, #48	; 0x30
 80008e4:	4b30      	ldr	r3, [pc, #192]	; (80009a8 <main+0x2d4>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <main+0x220>
 80008f0:	2631      	movs	r6, #49	; 0x31
 80008f2:	e000      	b.n	80008f6 <main+0x222>
 80008f4:	2630      	movs	r6, #48	; 0x30
 80008f6:	4b2c      	ldr	r3, [pc, #176]	; (80009a8 <main+0x2d4>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	f003 0320 	and.w	r3, r3, #32
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d002      	beq.n	8000908 <main+0x234>
 8000902:	f04f 0c31 	mov.w	ip, #49	; 0x31
 8000906:	e001      	b.n	800090c <main+0x238>
 8000908:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800090c:	4b26      	ldr	r3, [pc, #152]	; (80009a8 <main+0x2d4>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	f003 0310 	and.w	r3, r3, #16
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <main+0x248>
 8000918:	2331      	movs	r3, #49	; 0x31
 800091a:	e000      	b.n	800091e <main+0x24a>
 800091c:	2330      	movs	r3, #48	; 0x30
 800091e:	4a22      	ldr	r2, [pc, #136]	; (80009a8 <main+0x2d4>)
 8000920:	7812      	ldrb	r2, [r2, #0]
 8000922:	f002 0208 	and.w	r2, r2, #8
 8000926:	2a00      	cmp	r2, #0
 8000928:	d001      	beq.n	800092e <main+0x25a>
 800092a:	2231      	movs	r2, #49	; 0x31
 800092c:	e000      	b.n	8000930 <main+0x25c>
 800092e:	2230      	movs	r2, #48	; 0x30
 8000930:	491d      	ldr	r1, [pc, #116]	; (80009a8 <main+0x2d4>)
 8000932:	7809      	ldrb	r1, [r1, #0]
 8000934:	f001 0104 	and.w	r1, r1, #4
 8000938:	2900      	cmp	r1, #0
 800093a:	d001      	beq.n	8000940 <main+0x26c>
 800093c:	2131      	movs	r1, #49	; 0x31
 800093e:	e000      	b.n	8000942 <main+0x26e>
 8000940:	2130      	movs	r1, #48	; 0x30
 8000942:	4819      	ldr	r0, [pc, #100]	; (80009a8 <main+0x2d4>)
 8000944:	7800      	ldrb	r0, [r0, #0]
 8000946:	f000 0002 	and.w	r0, r0, #2
 800094a:	2800      	cmp	r0, #0
 800094c:	d001      	beq.n	8000952 <main+0x27e>
 800094e:	2031      	movs	r0, #49	; 0x31
 8000950:	e000      	b.n	8000954 <main+0x280>
 8000952:	2030      	movs	r0, #48	; 0x30
 8000954:	4c14      	ldr	r4, [pc, #80]	; (80009a8 <main+0x2d4>)
 8000956:	7824      	ldrb	r4, [r4, #0]
 8000958:	f004 0401 	and.w	r4, r4, #1
 800095c:	2c00      	cmp	r4, #0
 800095e:	d001      	beq.n	8000964 <main+0x290>
 8000960:	2431      	movs	r4, #49	; 0x31
 8000962:	e000      	b.n	8000966 <main+0x292>
 8000964:	2430      	movs	r4, #48	; 0x30
 8000966:	9404      	str	r4, [sp, #16]
 8000968:	9003      	str	r0, [sp, #12]
 800096a:	9102      	str	r1, [sp, #8]
 800096c:	9201      	str	r2, [sp, #4]
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	4663      	mov	r3, ip
 8000972:	4632      	mov	r2, r6
 8000974:	4629      	mov	r1, r5
 8000976:	4825      	ldr	r0, [pc, #148]	; (8000a0c <main+0x338>)
 8000978:	f004 f86a 	bl	8004a50 <iprintf>
	  printf("marker = %5d, sidedeltacount = %5d\r\n", marker, sidedeltacount);
 800097c:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <main+0x2cc>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4619      	mov	r1, r3
 8000982:	4b08      	ldr	r3, [pc, #32]	; (80009a4 <main+0x2d0>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	461a      	mov	r2, r3
 8000988:	4821      	ldr	r0, [pc, #132]	; (8000a10 <main+0x33c>)
 800098a:	f004 f861 	bl	8004a50 <iprintf>
#endif
#if PLAY
#endif

	  HAL_Delay(250);
 800098e:	20fa      	movs	r0, #250	; 0xfa
 8000990:	f000 ff38 	bl	8001804 <HAL_Delay>
	  printf("0b%c%c%c%c%c%c%c%c\r\n", markerstate & 128 ? '1' : '0' , markerstate &  64 ? '1' : '0' , markerstate &  32 ? '1' : '0' , markerstate &  16 ? '1' : '0' , markerstate &   8 ? '1' : '0' , markerstate &   4 ? '1' : '0' , markerstate &   2 ? '1' : '0' , markerstate &   1 ? '1' : '0');
 8000994:	e79e      	b.n	80008d4 <main+0x200>
 8000996:	bf00      	nop
 8000998:	200000a4 	.word	0x200000a4
 800099c:	20000152 	.word	0x20000152
 80009a0:	20000204 	.word	0x20000204
 80009a4:	20000153 	.word	0x20000153
 80009a8:	200001a0 	.word	0x200001a0
 80009ac:	2000037c 	.word	0x2000037c
 80009b0:	20000364 	.word	0x20000364
 80009b4:	20000138 	.word	0x20000138
 80009b8:	080058f8 	.word	0x080058f8
 80009bc:	08005900 	.word	0x08005900
 80009c0:	08005920 	.word	0x08005920
 80009c4:	40020800 	.word	0x40020800
 80009c8:	08005934 	.word	0x08005934
 80009cc:	200000b8 	.word	0x200000b8
 80009d0:	08005958 	.word	0x08005958
 80009d4:	08005968 	.word	0x08005968
 80009d8:	08005978 	.word	0x08005978
 80009dc:	200000f8 	.word	0x200000f8
 80009e0:	08005988 	.word	0x08005988
 80009e4:	08005998 	.word	0x08005998
 80009e8:	20000158 	.word	0x20000158
 80009ec:	080059b0 	.word	0x080059b0
 80009f0:	2000008c 	.word	0x2000008c
 80009f4:	080059c8 	.word	0x080059c8
 80009f8:	080059e4 	.word	0x080059e4
 80009fc:	08005a04 	.word	0x08005a04
 8000a00:	08005a0c 	.word	0x08005a0c
 8000a04:	08005a10 	.word	0x08005a10
 8000a08:	08005a28 	.word	0x08005a28
 8000a0c:	08005a5c 	.word	0x08005a5c
 8000a10:	08005a74 	.word	0x08005a74

08000a14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b094      	sub	sp, #80	; 0x50
 8000a18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1a:	f107 0320 	add.w	r3, r7, #32
 8000a1e:	2230      	movs	r2, #48	; 0x30
 8000a20:	2100      	movs	r1, #0
 8000a22:	4618      	mov	r0, r3
 8000a24:	f004 f80c 	bl	8004a40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
 8000a36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	4b28      	ldr	r3, [pc, #160]	; (8000ae0 <SystemClock_Config+0xcc>)
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a40:	4a27      	ldr	r2, [pc, #156]	; (8000ae0 <SystemClock_Config+0xcc>)
 8000a42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a46:	6413      	str	r3, [r2, #64]	; 0x40
 8000a48:	4b25      	ldr	r3, [pc, #148]	; (8000ae0 <SystemClock_Config+0xcc>)
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a54:	2300      	movs	r3, #0
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	4b22      	ldr	r3, [pc, #136]	; (8000ae4 <SystemClock_Config+0xd0>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a21      	ldr	r2, [pc, #132]	; (8000ae4 <SystemClock_Config+0xd0>)
 8000a5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a62:	6013      	str	r3, [r2, #0]
 8000a64:	4b1f      	ldr	r3, [pc, #124]	; (8000ae4 <SystemClock_Config+0xd0>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a70:	2302      	movs	r3, #2
 8000a72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a74:	2301      	movs	r3, #1
 8000a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a78:	2310      	movs	r3, #16
 8000a7a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a80:	2300      	movs	r3, #0
 8000a82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a84:	2308      	movs	r3, #8
 8000a86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a88:	23a8      	movs	r3, #168	; 0xa8
 8000a8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a90:	2304      	movs	r3, #4
 8000a92:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a94:	f107 0320 	add.w	r3, r7, #32
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f002 f90b 	bl	8002cb4 <HAL_RCC_OscConfig>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000aa4:	f000 fb5c 	bl	8001160 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa8:	230f      	movs	r3, #15
 8000aaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aac:	2302      	movs	r3, #2
 8000aae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ab4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ab8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000abe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ac0:	f107 030c 	add.w	r3, r7, #12
 8000ac4:	2105      	movs	r1, #5
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f002 fb64 	bl	8003194 <HAL_RCC_ClockConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ad2:	f000 fb45 	bl	8001160 <Error_Handler>
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	3750      	adds	r7, #80	; 0x50
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40007000 	.word	0x40007000

08000ae8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aee:	463b      	mov	r3, r7
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000afa:	4b8a      	ldr	r3, [pc, #552]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000afc:	4a8a      	ldr	r2, [pc, #552]	; (8000d28 <MX_ADC1_Init+0x240>)
 8000afe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b00:	4b88      	ldr	r3, [pc, #544]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000b06:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b08:	4b86      	ldr	r3, [pc, #536]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000b0e:	4b85      	ldr	r3, [pc, #532]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b14:	4b83      	ldr	r3, [pc, #524]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b1a:	4b82      	ldr	r3, [pc, #520]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b22:	4b80      	ldr	r3, [pc, #512]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b28:	4b7e      	ldr	r3, [pc, #504]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b2a:	4a80      	ldr	r2, [pc, #512]	; (8000d2c <MX_ADC1_Init+0x244>)
 8000b2c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b2e:	4b7d      	ldr	r3, [pc, #500]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 8000b34:	4b7b      	ldr	r3, [pc, #492]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b36:	2210      	movs	r2, #16
 8000b38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b3a:	4b7a      	ldr	r3, [pc, #488]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b42:	4b78      	ldr	r3, [pc, #480]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b48:	4876      	ldr	r0, [pc, #472]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b4a:	f000 fe7d 	bl	8001848 <HAL_ADC_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000b54:	f000 fb04 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000b58:	2309      	movs	r3, #9
 8000b5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000b60:	2303      	movs	r3, #3
 8000b62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b64:	463b      	mov	r3, r7
 8000b66:	4619      	mov	r1, r3
 8000b68:	486e      	ldr	r0, [pc, #440]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b6a:	f000 ffb7 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000b74:	f000 faf4 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000b78:	230a      	movs	r3, #10
 8000b7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b80:	463b      	mov	r3, r7
 8000b82:	4619      	mov	r1, r3
 8000b84:	4867      	ldr	r0, [pc, #412]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000b86:	f000 ffa9 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b90:	f000 fae6 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000b94:	2308      	movs	r3, #8
 8000b96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000b98:	2303      	movs	r3, #3
 8000b9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4860      	ldr	r0, [pc, #384]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000ba2:	f000 ff9b 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000bac:	f000 fad8 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bb0:	230b      	movs	r3, #11
 8000bb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb8:	463b      	mov	r3, r7
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4859      	ldr	r0, [pc, #356]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000bbe:	f000 ff8d 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000bc8:	f000 faca 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000bcc:	230e      	movs	r3, #14
 8000bce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000bd0:	2305      	movs	r3, #5
 8000bd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd4:	463b      	mov	r3, r7
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4852      	ldr	r0, [pc, #328]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000bda:	f000 ff7f 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000be4:	f000 fabc 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000be8:	230f      	movs	r3, #15
 8000bea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000bec:	2306      	movs	r3, #6
 8000bee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	484b      	ldr	r0, [pc, #300]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000bf6:	f000 ff71 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000c00:	f000 faae 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000c04:	230c      	movs	r3, #12
 8000c06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000c08:	2307      	movs	r3, #7
 8000c0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4844      	ldr	r0, [pc, #272]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000c12:	f000 ff63 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000c1c:	f000 faa0 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000c20:	230d      	movs	r3, #13
 8000c22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8000c24:	2308      	movs	r3, #8
 8000c26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c28:	463b      	mov	r3, r7
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	483d      	ldr	r0, [pc, #244]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000c2e:	f000 ff55 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000c38:	f000 fa92 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000c3c:	2307      	movs	r3, #7
 8000c3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8000c40:	2309      	movs	r3, #9
 8000c42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c44:	463b      	mov	r3, r7
 8000c46:	4619      	mov	r1, r3
 8000c48:	4836      	ldr	r0, [pc, #216]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000c4a:	f000 ff47 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000c54:	f000 fa84 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8000c5c:	230a      	movs	r3, #10
 8000c5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c60:	463b      	mov	r3, r7
 8000c62:	4619      	mov	r1, r3
 8000c64:	482f      	ldr	r0, [pc, #188]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000c66:	f000 ff39 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8000c70:	f000 fa76 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c74:	2306      	movs	r3, #6
 8000c76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8000c78:	230b      	movs	r3, #11
 8000c7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4828      	ldr	r0, [pc, #160]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000c82:	f000 ff2b 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8000c8c:	f000 fa68 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c90:	2301      	movs	r3, #1
 8000c92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8000c94:	230c      	movs	r3, #12
 8000c96:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4821      	ldr	r0, [pc, #132]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000c9e:	f000 ff1d 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8000ca8:	f000 fa5a 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cac:	2305      	movs	r3, #5
 8000cae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8000cb0:	230d      	movs	r3, #13
 8000cb2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	481a      	ldr	r0, [pc, #104]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000cba:	f000 ff0f 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8000cc4:	f000 fa4c 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8000ccc:	230e      	movs	r3, #14
 8000cce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cd0:	463b      	mov	r3, r7
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4813      	ldr	r0, [pc, #76]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000cd6:	f000 ff01 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 8000ce0:	f000 fa3e 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 8000ce8:	230f      	movs	r3, #15
 8000cea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cec:	463b      	mov	r3, r7
 8000cee:	4619      	mov	r1, r3
 8000cf0:	480c      	ldr	r0, [pc, #48]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000cf2:	f000 fef3 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_ADC1_Init+0x218>
  {
    Error_Handler();
 8000cfc:	f000 fa30 	bl	8001160 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d00:	2303      	movs	r3, #3
 8000d02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 8000d04:	2310      	movs	r3, #16
 8000d06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d08:	463b      	mov	r3, r7
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4805      	ldr	r0, [pc, #20]	; (8000d24 <MX_ADC1_Init+0x23c>)
 8000d0e:	f000 fee5 	bl	8001adc <HAL_ADC_ConfigChannel>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8000d18:	f000 fa22 	bl	8001160 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000158 	.word	0x20000158
 8000d28:	40012000 	.word	0x40012000
 8000d2c:	0f000001 	.word	0x0f000001

08000d30 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	; 0x28
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d36:	f107 0320 	add.w	r3, r7, #32
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d40:	1d3b      	adds	r3, r7, #4
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
 8000d4c:	611a      	str	r2, [r3, #16]
 8000d4e:	615a      	str	r2, [r3, #20]
 8000d50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d52:	4b27      	ldr	r3, [pc, #156]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d54:	4a27      	ldr	r2, [pc, #156]	; (8000df4 <MX_TIM4_Init+0xc4>)
 8000d56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d58:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d5e:	4b24      	ldr	r3, [pc, #144]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3359;
 8000d64:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d66:	f640 521f 	movw	r2, #3359	; 0xd1f
 8000d6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d6c:	4b20      	ldr	r3, [pc, #128]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000d78:	481d      	ldr	r0, [pc, #116]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d7a:	f002 fc26 	bl	80035ca <HAL_TIM_PWM_Init>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000d84:	f000 f9ec 	bl	8001160 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d90:	f107 0320 	add.w	r3, r7, #32
 8000d94:	4619      	mov	r1, r3
 8000d96:	4816      	ldr	r0, [pc, #88]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000d98:	f003 f8ec 	bl	8003f74 <HAL_TIMEx_MasterConfigSynchronization>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000da2:	f000 f9dd 	bl	8001160 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000da6:	2360      	movs	r3, #96	; 0x60
 8000da8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2200      	movs	r2, #0
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480c      	ldr	r0, [pc, #48]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000dbe:	f002 fd75 	bl	80038ac <HAL_TIM_PWM_ConfigChannel>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000dc8:	f000 f9ca 	bl	8001160 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2204      	movs	r2, #4
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4807      	ldr	r0, [pc, #28]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000dd4:	f002 fd6a 	bl	80038ac <HAL_TIM_PWM_ConfigChannel>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000dde:	f000 f9bf 	bl	8001160 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000de2:	4803      	ldr	r0, [pc, #12]	; (8000df0 <MX_TIM4_Init+0xc0>)
 8000de4:	f000 faf8 	bl	80013d8 <HAL_TIM_MspPostInit>

}
 8000de8:	bf00      	nop
 8000dea:	3728      	adds	r7, #40	; 0x28
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	200000b8 	.word	0x200000b8
 8000df4:	40000800 	.word	0x40000800

08000df8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dfe:	463b      	mov	r3, r7
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e08:	4a15      	ldr	r2, [pc, #84]	; (8000e60 <MX_TIM6_Init+0x68>)
 8000e0a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000e0c:	4b13      	ldr	r3, [pc, #76]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e12:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000e18:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e1e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e20:	4b0e      	ldr	r3, [pc, #56]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e26:	480d      	ldr	r0, [pc, #52]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e28:	f002 fb80 	bl	800352c <HAL_TIM_Base_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000e32:	f000 f995 	bl	8001160 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e36:	2300      	movs	r3, #0
 8000e38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000e3e:	463b      	mov	r3, r7
 8000e40:	4619      	mov	r1, r3
 8000e42:	4806      	ldr	r0, [pc, #24]	; (8000e5c <MX_TIM6_Init+0x64>)
 8000e44:	f003 f896 	bl	8003f74 <HAL_TIMEx_MasterConfigSynchronization>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000e4e:	f000 f987 	bl	8001160 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000208 	.word	0x20000208
 8000e60:	40001000 	.word	0x40001000

08000e64 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000e68:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e6a:	4a0f      	ldr	r2, [pc, #60]	; (8000ea8 <MX_TIM10_Init+0x44>)
 8000e6c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e74:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 55999;
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e7c:	f64d 22bf 	movw	r2, #55999	; 0xdabf
 8000e80:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e82:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000e8e:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <MX_TIM10_Init+0x40>)
 8000e90:	f002 fb4c 	bl	800352c <HAL_TIM_Base_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8000e9a:	f000 f961 	bl	8001160 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200000f8 	.word	0x200000f8
 8000ea8:	40014400 	.word	0x40014400

08000eac <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000eb2:	4a12      	ldr	r2, [pc, #72]	; (8000efc <MX_USART6_UART_Init+0x50>)
 8000eb4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8000eb6:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000eb8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ebc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000ee2:	4805      	ldr	r0, [pc, #20]	; (8000ef8 <MX_USART6_UART_Init+0x4c>)
 8000ee4:	f003 f8d6 	bl	8004094 <HAL_UART_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000eee:	f000 f937 	bl	8001160 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000248 	.word	0x20000248
 8000efc:	40011400 	.word	0x40011400

08000f00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	607b      	str	r3, [r7, #4]
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <MX_DMA_Init+0x3c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	4a0b      	ldr	r2, [pc, #44]	; (8000f3c <MX_DMA_Init+0x3c>)
 8000f10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f14:	6313      	str	r3, [r2, #48]	; 0x30
 8000f16:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <MX_DMA_Init+0x3c>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	2038      	movs	r0, #56	; 0x38
 8000f28:	f001 f953 	bl	80021d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f2c:	2038      	movs	r0, #56	; 0x38
 8000f2e:	f001 f96c 	bl	800220a <HAL_NVIC_EnableIRQ>

}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40023800 	.word	0x40023800

08000f40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08a      	sub	sp, #40	; 0x28
 8000f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	4b60      	ldr	r3, [pc, #384]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	4a5f      	ldr	r2, [pc, #380]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f60:	f043 0304 	orr.w	r3, r3, #4
 8000f64:	6313      	str	r3, [r2, #48]	; 0x30
 8000f66:	4b5d      	ldr	r3, [pc, #372]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b59      	ldr	r3, [pc, #356]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a58      	ldr	r2, [pc, #352]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b56      	ldr	r3, [pc, #344]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	4b52      	ldr	r3, [pc, #328]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	4a51      	ldr	r2, [pc, #324]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9e:	4b4f      	ldr	r3, [pc, #316]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	4b4b      	ldr	r3, [pc, #300]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	4a4a      	ldr	r2, [pc, #296]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fb4:	f043 0302 	orr.w	r3, r3, #2
 8000fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fba:	4b48      	ldr	r3, [pc, #288]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	603b      	str	r3, [r7, #0]
 8000fca:	4b44      	ldr	r3, [pc, #272]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	4a43      	ldr	r2, [pc, #268]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fd0:	f043 0308 	orr.w	r3, r3, #8
 8000fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd6:	4b41      	ldr	r3, [pc, #260]	; (80010dc <MX_GPIO_Init+0x19c>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f003 0308 	and.w	r3, r3, #8
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV2_PH_Pin|LED_White_Pin|LED_B_Pin, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 8000fe8:	483d      	ldr	r0, [pc, #244]	; (80010e0 <MX_GPIO_Init+0x1a0>)
 8000fea:	f001 fe49 	bl	8002c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ff4:	483b      	ldr	r0, [pc, #236]	; (80010e4 <MX_GPIO_Init+0x1a4>)
 8000ff6:	f001 fe43 	bl	8002c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001000:	4839      	ldr	r0, [pc, #228]	; (80010e8 <MX_GPIO_Init+0x1a8>)
 8001002:	f001 fe3d 	bl	8002c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV1_PH_GPIO_Port, DRV1_PH_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2104      	movs	r1, #4
 800100a:	4838      	ldr	r0, [pc, #224]	; (80010ec <MX_GPIO_Init+0x1ac>)
 800100c:	f001 fe38 	bl	8002c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRV2_PH_Pin LED_White_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = DRV2_PH_Pin|LED_White_Pin|LED_B_Pin;
 8001010:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001016:	2301      	movs	r3, #1
 8001018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101e:	2300      	movs	r3, #0
 8001020:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	482d      	ldr	r0, [pc, #180]	; (80010e0 <MX_GPIO_Init+0x1a0>)
 800102a:	f001 fc77 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 800102e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001034:	2300      	movs	r3, #0
 8001036:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	4827      	ldr	r0, [pc, #156]	; (80010e0 <MX_GPIO_Init+0x1a0>)
 8001044:	f001 fc6a 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW3_Pin */
  GPIO_InitStruct.Pin = SW3_Pin;
 8001048:	2302      	movs	r3, #2
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104c:	2300      	movs	r3, #0
 800104e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW3_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	4825      	ldr	r0, [pc, #148]	; (80010f0 <MX_GPIO_Init+0x1b0>)
 800105c:	f001 fc5e 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : SubSens1_Pin SubSens2_Pin */
  GPIO_InitStruct.Pin = SubSens1_Pin|SubSens2_Pin;
 8001060:	f640 0304 	movw	r3, #2052	; 0x804
 8001064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001066:	2300      	movs	r3, #0
 8001068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	481b      	ldr	r0, [pc, #108]	; (80010e4 <MX_GPIO_Init+0x1a4>)
 8001076:	f001 fc51 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Red_Pin */
  GPIO_InitStruct.Pin = LED_Red_Pin;
 800107a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800107e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001080:	2301      	movs	r3, #1
 8001082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001088:	2300      	movs	r3, #0
 800108a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Red_GPIO_Port, &GPIO_InitStruct);
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4619      	mov	r1, r3
 8001092:	4814      	ldr	r0, [pc, #80]	; (80010e4 <MX_GPIO_Init+0x1a4>)
 8001094:	f001 fc42 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin;
 8001098:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800109c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109e:	2301      	movs	r3, #1
 80010a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	480d      	ldr	r0, [pc, #52]	; (80010e8 <MX_GPIO_Init+0x1a8>)
 80010b2:	f001 fc33 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV1_PH_Pin */
  GPIO_InitStruct.Pin = DRV1_PH_Pin;
 80010b6:	2304      	movs	r3, #4
 80010b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV1_PH_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4807      	ldr	r0, [pc, #28]	; (80010ec <MX_GPIO_Init+0x1ac>)
 80010ce:	f001 fc25 	bl	800291c <HAL_GPIO_Init>

}
 80010d2:	bf00      	nop
 80010d4:	3728      	adds	r7, #40	; 0x28
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40020800 	.word	0x40020800
 80010e4:	40020400 	.word	0x40020400
 80010e8:	40020000 	.word	0x40020000
 80010ec:	40020c00 	.word	0x40020c00
 80010f0:	40021c00 	.word	0x40021c00

080010f4 <led_rgb>:
	_rotaryvalue += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11)) ? 0 : 1;	// Rotary8
	return _rotaryvalue;
}

void led_rgb(char r, char g, char b)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	460b      	mov	r3, r1
 8001100:	71bb      	strb	r3, [r7, #6]
 8001102:	4613      	mov	r3, r2
 8001104:	717b      	strb	r3, [r7, #5]
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, (r) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_R ON
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2b00      	cmp	r3, #0
 800110a:	bf0c      	ite	eq
 800110c:	2301      	moveq	r3, #1
 800110e:	2300      	movne	r3, #0
 8001110:	b2db      	uxtb	r3, r3
 8001112:	461a      	mov	r2, r3
 8001114:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001118:	480f      	ldr	r0, [pc, #60]	; (8001158 <led_rgb+0x64>)
 800111a:	f001 fdb1 	bl	8002c80 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, (g) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_G ON
 800111e:	79bb      	ldrb	r3, [r7, #6]
 8001120:	2b00      	cmp	r3, #0
 8001122:	bf0c      	ite	eq
 8001124:	2301      	moveq	r3, #1
 8001126:	2300      	movne	r3, #0
 8001128:	b2db      	uxtb	r3, r3
 800112a:	461a      	mov	r2, r3
 800112c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001130:	4809      	ldr	r0, [pc, #36]	; (8001158 <led_rgb+0x64>)
 8001132:	f001 fda5 	bl	8002c80 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, (b) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_B ON
 8001136:	797b      	ldrb	r3, [r7, #5]
 8001138:	2b00      	cmp	r3, #0
 800113a:	bf0c      	ite	eq
 800113c:	2301      	moveq	r3, #1
 800113e:	2300      	movne	r3, #0
 8001140:	b2db      	uxtb	r3, r3
 8001142:	461a      	mov	r2, r3
 8001144:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001148:	4804      	ldr	r0, [pc, #16]	; (800115c <led_rgb+0x68>)
 800114a:	f001 fd99 	bl	8002c80 <HAL_GPIO_WritePin>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40020000 	.word	0x40020000
 800115c:	40020800 	.word	0x40020800

08001160 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001164:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001166:	e7fe      	b.n	8001166 <Error_Handler+0x6>

08001168 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <HAL_MspInit+0x4c>)
 8001174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001176:	4a0f      	ldr	r2, [pc, #60]	; (80011b4 <HAL_MspInit+0x4c>)
 8001178:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800117c:	6453      	str	r3, [r2, #68]	; 0x44
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <HAL_MspInit+0x4c>)
 8001180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <HAL_MspInit+0x4c>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	4a08      	ldr	r2, [pc, #32]	; (80011b4 <HAL_MspInit+0x4c>)
 8001194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001198:	6413      	str	r3, [r2, #64]	; 0x40
 800119a:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <HAL_MspInit+0x4c>)
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800

080011b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08c      	sub	sp, #48	; 0x30
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a49      	ldr	r2, [pc, #292]	; (80012fc <HAL_ADC_MspInit+0x144>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	f040 808c 	bne.w	80012f4 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	61bb      	str	r3, [r7, #24]
 80011e0:	4b47      	ldr	r3, [pc, #284]	; (8001300 <HAL_ADC_MspInit+0x148>)
 80011e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e4:	4a46      	ldr	r2, [pc, #280]	; (8001300 <HAL_ADC_MspInit+0x148>)
 80011e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ea:	6453      	str	r3, [r2, #68]	; 0x44
 80011ec:	4b44      	ldr	r3, [pc, #272]	; (8001300 <HAL_ADC_MspInit+0x148>)
 80011ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f4:	61bb      	str	r3, [r7, #24]
 80011f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	4b40      	ldr	r3, [pc, #256]	; (8001300 <HAL_ADC_MspInit+0x148>)
 80011fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001200:	4a3f      	ldr	r2, [pc, #252]	; (8001300 <HAL_ADC_MspInit+0x148>)
 8001202:	f043 0304 	orr.w	r3, r3, #4
 8001206:	6313      	str	r3, [r2, #48]	; 0x30
 8001208:	4b3d      	ldr	r3, [pc, #244]	; (8001300 <HAL_ADC_MspInit+0x148>)
 800120a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
 8001218:	4b39      	ldr	r3, [pc, #228]	; (8001300 <HAL_ADC_MspInit+0x148>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121c:	4a38      	ldr	r2, [pc, #224]	; (8001300 <HAL_ADC_MspInit+0x148>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	6313      	str	r3, [r2, #48]	; 0x30
 8001224:	4b36      	ldr	r3, [pc, #216]	; (8001300 <HAL_ADC_MspInit+0x148>)
 8001226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	4b32      	ldr	r3, [pc, #200]	; (8001300 <HAL_ADC_MspInit+0x148>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001238:	4a31      	ldr	r2, [pc, #196]	; (8001300 <HAL_ADC_MspInit+0x148>)
 800123a:	f043 0302 	orr.w	r3, r3, #2
 800123e:	6313      	str	r3, [r2, #48]	; 0x30
 8001240:	4b2f      	ldr	r3, [pc, #188]	; (8001300 <HAL_ADC_MspInit+0x148>)
 8001242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800124c:	233f      	movs	r3, #63	; 0x3f
 800124e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001250:	2303      	movs	r3, #3
 8001252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001258:	f107 031c 	add.w	r3, r7, #28
 800125c:	4619      	mov	r1, r3
 800125e:	4829      	ldr	r0, [pc, #164]	; (8001304 <HAL_ADC_MspInit+0x14c>)
 8001260:	f001 fb5c 	bl	800291c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001264:	23ff      	movs	r3, #255	; 0xff
 8001266:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001268:	2303      	movs	r3, #3
 800126a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001270:	f107 031c 	add.w	r3, r7, #28
 8001274:	4619      	mov	r1, r3
 8001276:	4824      	ldr	r0, [pc, #144]	; (8001308 <HAL_ADC_MspInit+0x150>)
 8001278:	f001 fb50 	bl	800291c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800127c:	2303      	movs	r3, #3
 800127e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001280:	2303      	movs	r3, #3
 8001282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	4619      	mov	r1, r3
 800128e:	481f      	ldr	r0, [pc, #124]	; (800130c <HAL_ADC_MspInit+0x154>)
 8001290:	f001 fb44 	bl	800291c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001294:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <HAL_ADC_MspInit+0x158>)
 8001296:	4a1f      	ldr	r2, [pc, #124]	; (8001314 <HAL_ADC_MspInit+0x15c>)
 8001298:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800129a:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <HAL_ADC_MspInit+0x158>)
 800129c:	2200      	movs	r2, #0
 800129e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012a0:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a6:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012ac:	4b18      	ldr	r3, [pc, #96]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012b4:	4b16      	ldr	r3, [pc, #88]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012bc:	4b14      	ldr	r3, [pc, #80]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012ca:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80012cc:	4b10      	ldr	r3, [pc, #64]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012d2:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80012d8:	480d      	ldr	r0, [pc, #52]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012da:	f000 ffb1 	bl	8002240 <HAL_DMA_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80012e4:	f7ff ff3c 	bl	8001160 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a09      	ldr	r2, [pc, #36]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012ec:	639a      	str	r2, [r3, #56]	; 0x38
 80012ee:	4a08      	ldr	r2, [pc, #32]	; (8001310 <HAL_ADC_MspInit+0x158>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012f4:	bf00      	nop
 80012f6:	3730      	adds	r7, #48	; 0x30
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40012000 	.word	0x40012000
 8001300:	40023800 	.word	0x40023800
 8001304:	40020800 	.word	0x40020800
 8001308:	40020000 	.word	0x40020000
 800130c:	40020400 	.word	0x40020400
 8001310:	200001a4 	.word	0x200001a4
 8001314:	40026410 	.word	0x40026410

08001318 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a0b      	ldr	r2, [pc, #44]	; (8001354 <HAL_TIM_PWM_MspInit+0x3c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d10d      	bne.n	8001346 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <HAL_TIM_PWM_MspInit+0x40>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	4a09      	ldr	r2, [pc, #36]	; (8001358 <HAL_TIM_PWM_MspInit+0x40>)
 8001334:	f043 0304 	orr.w	r3, r3, #4
 8001338:	6413      	str	r3, [r2, #64]	; 0x40
 800133a:	4b07      	ldr	r3, [pc, #28]	; (8001358 <HAL_TIM_PWM_MspInit+0x40>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001346:	bf00      	nop
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	40000800 	.word	0x40000800
 8001358:	40023800 	.word	0x40023800

0800135c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a18      	ldr	r2, [pc, #96]	; (80013cc <HAL_TIM_Base_MspInit+0x70>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d10e      	bne.n	800138c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <HAL_TIM_Base_MspInit+0x74>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	4a16      	ldr	r2, [pc, #88]	; (80013d0 <HAL_TIM_Base_MspInit+0x74>)
 8001378:	f043 0310 	orr.w	r3, r3, #16
 800137c:	6413      	str	r3, [r2, #64]	; 0x40
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <HAL_TIM_Base_MspInit+0x74>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	f003 0310 	and.w	r3, r3, #16
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800138a:	e01a      	b.n	80013c2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a10      	ldr	r2, [pc, #64]	; (80013d4 <HAL_TIM_Base_MspInit+0x78>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d115      	bne.n	80013c2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <HAL_TIM_Base_MspInit+0x74>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139e:	4a0c      	ldr	r2, [pc, #48]	; (80013d0 <HAL_TIM_Base_MspInit+0x74>)
 80013a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013a4:	6453      	str	r3, [r2, #68]	; 0x44
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <HAL_TIM_Base_MspInit+0x74>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2100      	movs	r1, #0
 80013b6:	2019      	movs	r0, #25
 80013b8:	f000 ff0b 	bl	80021d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80013bc:	2019      	movs	r0, #25
 80013be:	f000 ff24 	bl	800220a <HAL_NVIC_EnableIRQ>
}
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40001000 	.word	0x40001000
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40014400 	.word	0x40014400

080013d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b088      	sub	sp, #32
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a12      	ldr	r2, [pc, #72]	; (8001440 <HAL_TIM_MspPostInit+0x68>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d11d      	bne.n	8001436 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <HAL_TIM_MspPostInit+0x6c>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	4a10      	ldr	r2, [pc, #64]	; (8001444 <HAL_TIM_MspPostInit+0x6c>)
 8001404:	f043 0302 	orr.w	r3, r3, #2
 8001408:	6313      	str	r3, [r2, #48]	; 0x30
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <HAL_TIM_MspPostInit+0x6c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = DRV1_EN_Pin|DRV2_EN_Pin;
 8001416:	23c0      	movs	r3, #192	; 0xc0
 8001418:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001426:	2302      	movs	r3, #2
 8001428:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	4619      	mov	r1, r3
 8001430:	4805      	ldr	r0, [pc, #20]	; (8001448 <HAL_TIM_MspPostInit+0x70>)
 8001432:	f001 fa73 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001436:	bf00      	nop
 8001438:	3720      	adds	r7, #32
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40000800 	.word	0x40000800
 8001444:	40023800 	.word	0x40023800
 8001448:	40020400 	.word	0x40020400

0800144c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a19      	ldr	r2, [pc, #100]	; (80014d0 <HAL_UART_MspInit+0x84>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d12b      	bne.n	80014c6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <HAL_UART_MspInit+0x88>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	4a17      	ldr	r2, [pc, #92]	; (80014d4 <HAL_UART_MspInit+0x88>)
 8001478:	f043 0320 	orr.w	r3, r3, #32
 800147c:	6453      	str	r3, [r2, #68]	; 0x44
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_UART_MspInit+0x88>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001482:	f003 0320 	and.w	r3, r3, #32
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <HAL_UART_MspInit+0x88>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a10      	ldr	r2, [pc, #64]	; (80014d4 <HAL_UART_MspInit+0x88>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <HAL_UART_MspInit+0x88>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014a6:	23c0      	movs	r3, #192	; 0xc0
 80014a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014aa:	2302      	movs	r3, #2
 80014ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80014b6:	2308      	movs	r3, #8
 80014b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	4619      	mov	r1, r3
 80014c0:	4805      	ldr	r0, [pc, #20]	; (80014d8 <HAL_UART_MspInit+0x8c>)
 80014c2:	f001 fa2b 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80014c6:	bf00      	nop
 80014c8:	3728      	adds	r7, #40	; 0x28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40011400 	.word	0x40011400
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40020800 	.word	0x40020800

080014dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <NMI_Handler+0x4>

080014e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <HardFault_Handler+0x4>

080014e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <MemManage_Handler+0x4>

080014ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f2:	e7fe      	b.n	80014f2 <BusFault_Handler+0x4>

080014f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <UsageFault_Handler+0x4>

080014fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001528:	f000 f94c 	bl	80017c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}

08001530 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001536:	f002 f8b1 	bl	800369c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200000f8 	.word	0x200000f8

08001544 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <DMA2_Stream0_IRQHandler+0x10>)
 800154a:	f000 ff7f 	bl	800244c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200001a4 	.word	0x200001a4

08001558 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	e00a      	b.n	8001580 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800156a:	f3af 8000 	nop.w
 800156e:	4601      	mov	r1, r0
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	1c5a      	adds	r2, r3, #1
 8001574:	60ba      	str	r2, [r7, #8]
 8001576:	b2ca      	uxtb	r2, r1
 8001578:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbf0      	blt.n	800156a <_read+0x12>
	}

return len;
 8001588:	687b      	ldr	r3, [r7, #4]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b086      	sub	sp, #24
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e009      	b.n	80015b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	60ba      	str	r2, [r7, #8]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7fe ffdf 	bl	8000570 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	3301      	adds	r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	429a      	cmp	r2, r3
 80015be:	dbf1      	blt.n	80015a4 <_write+0x12>
	}
	return len;
 80015c0:	687b      	ldr	r3, [r7, #4]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <_close>:

int _close(int file)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
	return -1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b083      	sub	sp, #12
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015f2:	605a      	str	r2, [r3, #4]
	return 0;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <_isatty>:

int _isatty(int file)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
	return 1;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
	return 0;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
	...

08001634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800163c:	4a14      	ldr	r2, [pc, #80]	; (8001690 <_sbrk+0x5c>)
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <_sbrk+0x60>)
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d102      	bne.n	8001656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <_sbrk+0x64>)
 8001652:	4a12      	ldr	r2, [pc, #72]	; (800169c <_sbrk+0x68>)
 8001654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	429a      	cmp	r2, r3
 8001662:	d207      	bcs.n	8001674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001664:	f003 f9c2 	bl	80049ec <__errno>
 8001668:	4602      	mov	r2, r0
 800166a:	230c      	movs	r3, #12
 800166c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800166e:	f04f 33ff 	mov.w	r3, #4294967295
 8001672:	e009      	b.n	8001688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <_sbrk+0x64>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <_sbrk+0x64>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <_sbrk+0x64>)
 8001684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20020000 	.word	0x20020000
 8001694:	00000400 	.word	0x00000400
 8001698:	200000a8 	.word	0x200000a8
 800169c:	20000388 	.word	0x20000388

080016a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <SystemInit+0x28>)
 80016a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016aa:	4a07      	ldr	r2, [pc, #28]	; (80016c8 <SystemInit+0x28>)
 80016ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016b4:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <SystemInit+0x28>)
 80016b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016ba:	609a      	str	r2, [r3, #8]
#endif
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80016cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001704 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016d2:	e003      	b.n	80016dc <LoopCopyDataInit>

080016d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80016d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80016d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80016da:	3104      	adds	r1, #4

080016dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80016dc:	480b      	ldr	r0, [pc, #44]	; (800170c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80016de:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80016e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80016e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80016e4:	d3f6      	bcc.n	80016d4 <CopyDataInit>
  ldr  r2, =_sbss
 80016e6:	4a0b      	ldr	r2, [pc, #44]	; (8001714 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80016e8:	e002      	b.n	80016f0 <LoopFillZerobss>

080016ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80016ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80016ec:	f842 3b04 	str.w	r3, [r2], #4

080016f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80016f0:	4b09      	ldr	r3, [pc, #36]	; (8001718 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80016f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80016f4:	d3f9      	bcc.n	80016ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016f6:	f7ff ffd3 	bl	80016a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016fa:	f003 f97d 	bl	80049f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016fe:	f7fe ffe9 	bl	80006d4 <main>
  bx  lr    
 8001702:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001704:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001708:	08005b64 	.word	0x08005b64
  ldr  r0, =_sdata
 800170c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001710:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001714:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001718:	20000388 	.word	0x20000388

0800171c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800171c:	e7fe      	b.n	800171c <ADC_IRQHandler>
	...

08001720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001724:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <HAL_Init+0x40>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a0d      	ldr	r2, [pc, #52]	; (8001760 <HAL_Init+0x40>)
 800172a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800172e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001730:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <HAL_Init+0x40>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a0a      	ldr	r2, [pc, #40]	; (8001760 <HAL_Init+0x40>)
 8001736:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800173a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_Init+0x40>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a07      	ldr	r2, [pc, #28]	; (8001760 <HAL_Init+0x40>)
 8001742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001746:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001748:	2003      	movs	r0, #3
 800174a:	f000 fd37 	bl	80021bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800174e:	2000      	movs	r0, #0
 8001750:	f000 f808 	bl	8001764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001754:	f7ff fd08 	bl	8001168 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40023c00 	.word	0x40023c00

08001764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800176c:	4b12      	ldr	r3, [pc, #72]	; (80017b8 <HAL_InitTick+0x54>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <HAL_InitTick+0x58>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800177a:	fbb3 f3f1 	udiv	r3, r3, r1
 800177e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f000 fd4f 	bl	8002226 <HAL_SYSTICK_Config>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e00e      	b.n	80017b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b0f      	cmp	r3, #15
 8001796:	d80a      	bhi.n	80017ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001798:	2200      	movs	r2, #0
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	f000 fd17 	bl	80021d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a4:	4a06      	ldr	r2, [pc, #24]	; (80017c0 <HAL_InitTick+0x5c>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e000      	b.n	80017b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000000 	.word	0x20000000
 80017bc:	20000008 	.word	0x20000008
 80017c0:	20000004 	.word	0x20000004

080017c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c8:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <HAL_IncTick+0x20>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <HAL_IncTick+0x24>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a04      	ldr	r2, [pc, #16]	; (80017e8 <HAL_IncTick+0x24>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000008 	.word	0x20000008
 80017e8:	20000380 	.word	0x20000380

080017ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return uwTick;
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <HAL_GetTick+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000380 	.word	0x20000380

08001804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800180c:	f7ff ffee 	bl	80017ec <HAL_GetTick>
 8001810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800181c:	d005      	beq.n	800182a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800181e:	4b09      	ldr	r3, [pc, #36]	; (8001844 <HAL_Delay+0x40>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4413      	add	r3, r2
 8001828:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800182a:	bf00      	nop
 800182c:	f7ff ffde 	bl	80017ec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	429a      	cmp	r2, r3
 800183a:	d8f7      	bhi.n	800182c <HAL_Delay+0x28>
  {
  }
}
 800183c:	bf00      	nop
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000008 	.word	0x20000008

08001848 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001850:	2300      	movs	r3, #0
 8001852:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e033      	b.n	80018c6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	2b00      	cmp	r3, #0
 8001864:	d109      	bne.n	800187a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff fca6 	bl	80011b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	2b00      	cmp	r3, #0
 8001884:	d118      	bne.n	80018b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800188e:	f023 0302 	bic.w	r3, r3, #2
 8001892:	f043 0202 	orr.w	r2, r3, #2
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 fa40 	bl	8001d20 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	f023 0303 	bic.w	r3, r3, #3
 80018ae:	f043 0201 	orr.w	r2, r3, #1
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	641a      	str	r2, [r3, #64]	; 0x40
 80018b6:	e001      	b.n	80018bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80018c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80018dc:	2300      	movs	r3, #0
 80018de:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_ADC_Start_DMA+0x1e>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e0cc      	b.n	8001a88 <HAL_ADC_Start_DMA+0x1b8>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2201      	movs	r2, #1
 80018f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f003 0301 	and.w	r3, r3, #1
 8001900:	2b01      	cmp	r3, #1
 8001902:	d018      	beq.n	8001936 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	689a      	ldr	r2, [r3, #8]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0201 	orr.w	r2, r2, #1
 8001912:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001914:	4b5e      	ldr	r3, [pc, #376]	; (8001a90 <HAL_ADC_Start_DMA+0x1c0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a5e      	ldr	r2, [pc, #376]	; (8001a94 <HAL_ADC_Start_DMA+0x1c4>)
 800191a:	fba2 2303 	umull	r2, r3, r2, r3
 800191e:	0c9a      	lsrs	r2, r3, #18
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001928:	e002      	b.n	8001930 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	3b01      	subs	r3, #1
 800192e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f9      	bne.n	800192a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b01      	cmp	r3, #1
 8001942:	f040 80a0 	bne.w	8001a86 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800194e:	f023 0301 	bic.w	r3, r3, #1
 8001952:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001964:	2b00      	cmp	r3, #0
 8001966:	d007      	beq.n	8001978 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001970:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001984:	d106      	bne.n	8001994 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	f023 0206 	bic.w	r2, r3, #6
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	645a      	str	r2, [r3, #68]	; 0x44
 8001992:	e002      	b.n	800199a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2200      	movs	r2, #0
 8001998:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019a2:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <HAL_ADC_Start_DMA+0x1c8>)
 80019a4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019aa:	4a3c      	ldr	r2, [pc, #240]	; (8001a9c <HAL_ADC_Start_DMA+0x1cc>)
 80019ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b2:	4a3b      	ldr	r2, [pc, #236]	; (8001aa0 <HAL_ADC_Start_DMA+0x1d0>)
 80019b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ba:	4a3a      	ldr	r2, [pc, #232]	; (8001aa4 <HAL_ADC_Start_DMA+0x1d4>)
 80019bc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80019c6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80019d6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	689a      	ldr	r2, [r3, #8]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019e6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	334c      	adds	r3, #76	; 0x4c
 80019f2:	4619      	mov	r1, r3
 80019f4:	68ba      	ldr	r2, [r7, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f000 fcd0 	bl	800239c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 031f 	and.w	r3, r3, #31
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d12a      	bne.n	8001a5e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a26      	ldr	r2, [pc, #152]	; (8001aa8 <HAL_ADC_Start_DMA+0x1d8>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d015      	beq.n	8001a3e <HAL_ADC_Start_DMA+0x16e>
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a25      	ldr	r2, [pc, #148]	; (8001aac <HAL_ADC_Start_DMA+0x1dc>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d105      	bne.n	8001a28 <HAL_ADC_Start_DMA+0x158>
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <HAL_ADC_Start_DMA+0x1c8>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 031f 	and.w	r3, r3, #31
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d00a      	beq.n	8001a3e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a20      	ldr	r2, [pc, #128]	; (8001ab0 <HAL_ADC_Start_DMA+0x1e0>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d129      	bne.n	8001a86 <HAL_ADC_Start_DMA+0x1b6>
 8001a32:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <HAL_ADC_Start_DMA+0x1c8>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 031f 	and.w	r3, r3, #31
 8001a3a:	2b0f      	cmp	r3, #15
 8001a3c:	d823      	bhi.n	8001a86 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d11c      	bne.n	8001a86 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689a      	ldr	r2, [r3, #8]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	e013      	b.n	8001a86 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a11      	ldr	r2, [pc, #68]	; (8001aa8 <HAL_ADC_Start_DMA+0x1d8>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d10e      	bne.n	8001a86 <HAL_ADC_Start_DMA+0x1b6>
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d107      	bne.n	8001a86 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689a      	ldr	r2, [r3, #8]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a84:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000000 	.word	0x20000000
 8001a94:	431bde83 	.word	0x431bde83
 8001a98:	40012300 	.word	0x40012300
 8001a9c:	08001f19 	.word	0x08001f19
 8001aa0:	08001fd3 	.word	0x08001fd3
 8001aa4:	08001fef 	.word	0x08001fef
 8001aa8:	40012000 	.word	0x40012000
 8001aac:	40012100 	.word	0x40012100
 8001ab0:	40012200 	.word	0x40012200

08001ab4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d101      	bne.n	8001af8 <HAL_ADC_ConfigChannel+0x1c>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e105      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x228>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b09      	cmp	r3, #9
 8001b06:	d925      	bls.n	8001b54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	68d9      	ldr	r1, [r3, #12]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	3b1e      	subs	r3, #30
 8001b1e:	2207      	movs	r2, #7
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43da      	mvns	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	400a      	ands	r2, r1
 8001b2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68d9      	ldr	r1, [r3, #12]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	4603      	mov	r3, r0
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4403      	add	r3, r0
 8001b46:	3b1e      	subs	r3, #30
 8001b48:	409a      	lsls	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	e022      	b.n	8001b9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6919      	ldr	r1, [r3, #16]
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	461a      	mov	r2, r3
 8001b62:	4613      	mov	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	2207      	movs	r2, #7
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	400a      	ands	r2, r1
 8001b76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6919      	ldr	r1, [r3, #16]
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	4618      	mov	r0, r3
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	4403      	add	r3, r0
 8001b90:	409a      	lsls	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b06      	cmp	r3, #6
 8001ba0:	d824      	bhi.n	8001bec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	4613      	mov	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4413      	add	r3, r2
 8001bb2:	3b05      	subs	r3, #5
 8001bb4:	221f      	movs	r2, #31
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43da      	mvns	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	400a      	ands	r2, r1
 8001bc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	3b05      	subs	r3, #5
 8001bde:	fa00 f203 	lsl.w	r2, r0, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	430a      	orrs	r2, r1
 8001be8:	635a      	str	r2, [r3, #52]	; 0x34
 8001bea:	e04c      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b0c      	cmp	r3, #12
 8001bf2:	d824      	bhi.n	8001c3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685a      	ldr	r2, [r3, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	3b23      	subs	r3, #35	; 0x23
 8001c06:	221f      	movs	r2, #31
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43da      	mvns	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	400a      	ands	r2, r1
 8001c14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	4618      	mov	r0, r3
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	3b23      	subs	r3, #35	; 0x23
 8001c30:	fa00 f203 	lsl.w	r2, r0, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	631a      	str	r2, [r3, #48]	; 0x30
 8001c3c:	e023      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3b41      	subs	r3, #65	; 0x41
 8001c50:	221f      	movs	r2, #31
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43da      	mvns	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	400a      	ands	r2, r1
 8001c5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685a      	ldr	r2, [r3, #4]
 8001c72:	4613      	mov	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	4413      	add	r3, r2
 8001c78:	3b41      	subs	r3, #65	; 0x41
 8001c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	430a      	orrs	r2, r1
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c86:	4b22      	ldr	r3, [pc, #136]	; (8001d10 <HAL_ADC_ConfigChannel+0x234>)
 8001c88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a21      	ldr	r2, [pc, #132]	; (8001d14 <HAL_ADC_ConfigChannel+0x238>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d109      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1cc>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b12      	cmp	r3, #18
 8001c9a:	d105      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a19      	ldr	r2, [pc, #100]	; (8001d14 <HAL_ADC_ConfigChannel+0x238>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d123      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x21e>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b10      	cmp	r3, #16
 8001cb8:	d003      	beq.n	8001cc2 <HAL_ADC_ConfigChannel+0x1e6>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2b11      	cmp	r3, #17
 8001cc0:	d11b      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2b10      	cmp	r3, #16
 8001cd4:	d111      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cd6:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <HAL_ADC_ConfigChannel+0x23c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a10      	ldr	r2, [pc, #64]	; (8001d1c <HAL_ADC_ConfigChannel+0x240>)
 8001cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce0:	0c9a      	lsrs	r2, r3, #18
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001cec:	e002      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f9      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	40012300 	.word	0x40012300
 8001d14:	40012000 	.word	0x40012000
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	431bde83 	.word	0x431bde83

08001d20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d28:	4b79      	ldr	r3, [pc, #484]	; (8001f10 <ADC_Init+0x1f0>)
 8001d2a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	431a      	orrs	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6859      	ldr	r1, [r3, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	021a      	lsls	r2, r3, #8
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	430a      	orrs	r2, r1
 8001d68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001d78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6859      	ldr	r1, [r3, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689a      	ldr	r2, [r3, #8]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689a      	ldr	r2, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6899      	ldr	r1, [r3, #8]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68da      	ldr	r2, [r3, #12]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	430a      	orrs	r2, r1
 8001dac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db2:	4a58      	ldr	r2, [pc, #352]	; (8001f14 <ADC_Init+0x1f4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d022      	beq.n	8001dfe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001dc6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	6899      	ldr	r1, [r3, #8]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001de8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	6899      	ldr	r1, [r3, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	e00f      	b.n	8001e1e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e1c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0202 	bic.w	r2, r2, #2
 8001e2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6899      	ldr	r1, [r3, #8]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7e1b      	ldrb	r3, [r3, #24]
 8001e38:	005a      	lsls	r2, r3, #1
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d01b      	beq.n	8001e84 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e5a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e6a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6859      	ldr	r1, [r3, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e76:	3b01      	subs	r3, #1
 8001e78:	035a      	lsls	r2, r3, #13
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	e007      	b.n	8001e94 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e92:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001ea2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	051a      	lsls	r2, r3, #20
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001ec8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6899      	ldr	r1, [r3, #8]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ed6:	025a      	lsls	r2, r3, #9
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001eee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6899      	ldr	r1, [r3, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	029a      	lsls	r2, r3, #10
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	609a      	str	r2, [r3, #8]
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40012300 	.word	0x40012300
 8001f14:	0f000001 	.word	0x0f000001

08001f18 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f24:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d13c      	bne.n	8001fac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d12b      	bne.n	8001fa4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d127      	bne.n	8001fa4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d006      	beq.n	8001f70 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d119      	bne.n	8001fa4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 0220 	bic.w	r2, r2, #32
 8001f7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d105      	bne.n	8001fa4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9c:	f043 0201 	orr.w	r2, r3, #1
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f7fe faf5 	bl	8000594 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001faa:	e00e      	b.n	8001fca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	f003 0310 	and.w	r3, r3, #16
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	f7ff fd85 	bl	8001ac8 <HAL_ADC_ErrorCallback>
}
 8001fbe:	e004      	b.n	8001fca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	4798      	blx	r3
}
 8001fca:	bf00      	nop
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b084      	sub	sp, #16
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fde:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff fd67 	bl	8001ab4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fe6:	bf00      	nop
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b084      	sub	sp, #16
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2240      	movs	r2, #64	; 0x40
 8002000:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f043 0204 	orr.w	r2, r3, #4
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f7ff fd5a 	bl	8001ac8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002014:	bf00      	nop
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800202c:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002038:	4013      	ands	r3, r2
 800203a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002044:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800204e:	4a04      	ldr	r2, [pc, #16]	; (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	60d3      	str	r3, [r2, #12]
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002068:	4b04      	ldr	r3, [pc, #16]	; (800207c <__NVIC_GetPriorityGrouping+0x18>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	f003 0307 	and.w	r3, r3, #7
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	2b00      	cmp	r3, #0
 8002090:	db0b      	blt.n	80020aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	f003 021f 	and.w	r2, r3, #31
 8002098:	4907      	ldr	r1, [pc, #28]	; (80020b8 <__NVIC_EnableIRQ+0x38>)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	2001      	movs	r0, #1
 80020a2:	fa00 f202 	lsl.w	r2, r0, r2
 80020a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000e100 	.word	0xe000e100

080020bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	6039      	str	r1, [r7, #0]
 80020c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	db0a      	blt.n	80020e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	490c      	ldr	r1, [pc, #48]	; (8002108 <__NVIC_SetPriority+0x4c>)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	440b      	add	r3, r1
 80020e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020e4:	e00a      	b.n	80020fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	4908      	ldr	r1, [pc, #32]	; (800210c <__NVIC_SetPriority+0x50>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	3b04      	subs	r3, #4
 80020f4:	0112      	lsls	r2, r2, #4
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	440b      	add	r3, r1
 80020fa:	761a      	strb	r2, [r3, #24]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000e100 	.word	0xe000e100
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	; 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f1c3 0307 	rsb	r3, r3, #7
 800212a:	2b04      	cmp	r3, #4
 800212c:	bf28      	it	cs
 800212e:	2304      	movcs	r3, #4
 8002130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3304      	adds	r3, #4
 8002136:	2b06      	cmp	r3, #6
 8002138:	d902      	bls.n	8002140 <NVIC_EncodePriority+0x30>
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3b03      	subs	r3, #3
 800213e:	e000      	b.n	8002142 <NVIC_EncodePriority+0x32>
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	f04f 32ff 	mov.w	r2, #4294967295
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	401a      	ands	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002158:	f04f 31ff 	mov.w	r1, #4294967295
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	fa01 f303 	lsl.w	r3, r1, r3
 8002162:	43d9      	mvns	r1, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	4313      	orrs	r3, r2
         );
}
 800216a:	4618      	mov	r0, r3
 800216c:	3724      	adds	r7, #36	; 0x24
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002188:	d301      	bcc.n	800218e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800218a:	2301      	movs	r3, #1
 800218c:	e00f      	b.n	80021ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800218e:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <SysTick_Config+0x40>)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002196:	210f      	movs	r1, #15
 8002198:	f04f 30ff 	mov.w	r0, #4294967295
 800219c:	f7ff ff8e 	bl	80020bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a0:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <SysTick_Config+0x40>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a6:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <SysTick_Config+0x40>)
 80021a8:	2207      	movs	r2, #7
 80021aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	e000e010 	.word	0xe000e010

080021bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f7ff ff29 	bl	800201c <__NVIC_SetPriorityGrouping>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b086      	sub	sp, #24
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	4603      	mov	r3, r0
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
 80021de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021e4:	f7ff ff3e 	bl	8002064 <__NVIC_GetPriorityGrouping>
 80021e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	68b9      	ldr	r1, [r7, #8]
 80021ee:	6978      	ldr	r0, [r7, #20]
 80021f0:	f7ff ff8e 	bl	8002110 <NVIC_EncodePriority>
 80021f4:	4602      	mov	r2, r0
 80021f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff5d 	bl	80020bc <__NVIC_SetPriority>
}
 8002202:	bf00      	nop
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	4603      	mov	r3, r0
 8002212:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff31 	bl	8002080 <__NVIC_EnableIRQ>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7ff ffa2 	bl	8002178 <SysTick_Config>
 8002234:	4603      	mov	r3, r0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800224c:	f7ff face 	bl	80017ec <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e099      	b.n	8002390 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2202      	movs	r2, #2
 8002268:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0201 	bic.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800227c:	e00f      	b.n	800229e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800227e:	f7ff fab5 	bl	80017ec <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b05      	cmp	r3, #5
 800228a:	d908      	bls.n	800229e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2203      	movs	r2, #3
 8002296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e078      	b.n	8002390 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0301 	and.w	r3, r3, #1
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1e8      	bne.n	800227e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	4b38      	ldr	r3, [pc, #224]	; (8002398 <HAL_DMA_Init+0x158>)
 80022b8:	4013      	ands	r3, r2
 80022ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f4:	2b04      	cmp	r3, #4
 80022f6:	d107      	bne.n	8002308 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	4313      	orrs	r3, r2
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	4313      	orrs	r3, r2
 8002306:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f023 0307 	bic.w	r3, r3, #7
 800231e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002324:	697a      	ldr	r2, [r7, #20]
 8002326:	4313      	orrs	r3, r2
 8002328:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232e:	2b04      	cmp	r3, #4
 8002330:	d117      	bne.n	8002362 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	4313      	orrs	r3, r2
 800233a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00e      	beq.n	8002362 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f000 fa6f 	bl	8002828 <DMA_CheckFifoParam>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d008      	beq.n	8002362 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2240      	movs	r2, #64	; 0x40
 8002354:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800235e:	2301      	movs	r3, #1
 8002360:	e016      	b.n	8002390 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 fa26 	bl	80027bc <DMA_CalcBaseAndBitshift>
 8002370:	4603      	mov	r3, r0
 8002372:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002378:	223f      	movs	r2, #63	; 0x3f
 800237a:	409a      	lsls	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3718      	adds	r7, #24
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	f010803f 	.word	0xf010803f

0800239c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
 80023a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023aa:	2300      	movs	r3, #0
 80023ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d101      	bne.n	80023c2 <HAL_DMA_Start_IT+0x26>
 80023be:	2302      	movs	r3, #2
 80023c0:	e040      	b.n	8002444 <HAL_DMA_Start_IT+0xa8>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d12f      	bne.n	8002436 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2202      	movs	r2, #2
 80023da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2200      	movs	r2, #0
 80023e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	68b9      	ldr	r1, [r7, #8]
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f9b8 	bl	8002760 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f4:	223f      	movs	r2, #63	; 0x3f
 80023f6:	409a      	lsls	r2, r3
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0216 	orr.w	r2, r2, #22
 800240a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	2b00      	cmp	r3, #0
 8002412:	d007      	beq.n	8002424 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0208 	orr.w	r2, r2, #8
 8002422:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	e005      	b.n	8002442 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800243e:	2302      	movs	r3, #2
 8002440:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002442:	7dfb      	ldrb	r3, [r7, #23]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002458:	4b92      	ldr	r3, [pc, #584]	; (80026a4 <HAL_DMA_IRQHandler+0x258>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a92      	ldr	r2, [pc, #584]	; (80026a8 <HAL_DMA_IRQHandler+0x25c>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	0a9b      	lsrs	r3, r3, #10
 8002464:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002476:	2208      	movs	r2, #8
 8002478:	409a      	lsls	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4013      	ands	r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d01a      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0204 	bic.w	r2, r2, #4
 800249e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a4:	2208      	movs	r2, #8
 80024a6:	409a      	lsls	r2, r3
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b0:	f043 0201 	orr.w	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024bc:	2201      	movs	r2, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d012      	beq.n	80024ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00b      	beq.n	80024ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024da:	2201      	movs	r2, #1
 80024dc:	409a      	lsls	r2, r3
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e6:	f043 0202 	orr.w	r2, r3, #2
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024f2:	2204      	movs	r2, #4
 80024f4:	409a      	lsls	r2, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d012      	beq.n	8002524 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00b      	beq.n	8002524 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002510:	2204      	movs	r2, #4
 8002512:	409a      	lsls	r2, r3
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251c:	f043 0204 	orr.w	r2, r3, #4
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002528:	2210      	movs	r2, #16
 800252a:	409a      	lsls	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4013      	ands	r3, r2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d043      	beq.n	80025bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d03c      	beq.n	80025bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002546:	2210      	movs	r2, #16
 8002548:	409a      	lsls	r2, r3
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d018      	beq.n	800258e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d108      	bne.n	800257c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	2b00      	cmp	r3, #0
 8002570:	d024      	beq.n	80025bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	4798      	blx	r3
 800257a:	e01f      	b.n	80025bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002580:	2b00      	cmp	r3, #0
 8002582:	d01b      	beq.n	80025bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	4798      	blx	r3
 800258c:	e016      	b.n	80025bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002598:	2b00      	cmp	r3, #0
 800259a:	d107      	bne.n	80025ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 0208 	bic.w	r2, r2, #8
 80025aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025c0:	2220      	movs	r2, #32
 80025c2:	409a      	lsls	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 808e 	beq.w	80026ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0310 	and.w	r3, r3, #16
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 8086 	beq.w	80026ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e2:	2220      	movs	r2, #32
 80025e4:	409a      	lsls	r2, r3
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b05      	cmp	r3, #5
 80025f4:	d136      	bne.n	8002664 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0216 	bic.w	r2, r2, #22
 8002604:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	695a      	ldr	r2, [r3, #20]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002614:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	2b00      	cmp	r3, #0
 800261c:	d103      	bne.n	8002626 <HAL_DMA_IRQHandler+0x1da>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002622:	2b00      	cmp	r3, #0
 8002624:	d007      	beq.n	8002636 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0208 	bic.w	r2, r2, #8
 8002634:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263a:	223f      	movs	r2, #63	; 0x3f
 800263c:	409a      	lsls	r2, r3
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2201      	movs	r2, #1
 800264e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002656:	2b00      	cmp	r3, #0
 8002658:	d07d      	beq.n	8002756 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	4798      	blx	r3
        }
        return;
 8002662:	e078      	b.n	8002756 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d01c      	beq.n	80026ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d108      	bne.n	8002692 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002684:	2b00      	cmp	r3, #0
 8002686:	d030      	beq.n	80026ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	4798      	blx	r3
 8002690:	e02b      	b.n	80026ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002696:	2b00      	cmp	r3, #0
 8002698:	d027      	beq.n	80026ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	4798      	blx	r3
 80026a2:	e022      	b.n	80026ea <HAL_DMA_IRQHandler+0x29e>
 80026a4:	20000000 	.word	0x20000000
 80026a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10f      	bne.n	80026da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 0210 	bic.w	r2, r2, #16
 80026c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d032      	beq.n	8002758 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d022      	beq.n	8002744 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2205      	movs	r2, #5
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 0201 	bic.w	r2, r2, #1
 8002714:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	3301      	adds	r3, #1
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	429a      	cmp	r2, r3
 8002720:	d307      	bcc.n	8002732 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1f2      	bne.n	8002716 <HAL_DMA_IRQHandler+0x2ca>
 8002730:	e000      	b.n	8002734 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002732:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002748:	2b00      	cmp	r3, #0
 800274a:	d005      	beq.n	8002758 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	4798      	blx	r3
 8002754:	e000      	b.n	8002758 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002756:	bf00      	nop
    }
  }
}
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop

08002760 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800277c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b40      	cmp	r3, #64	; 0x40
 800278c:	d108      	bne.n	80027a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800279e:	e007      	b.n	80027b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	60da      	str	r2, [r3, #12]
}
 80027b0:	bf00      	nop
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	3b10      	subs	r3, #16
 80027cc:	4a14      	ldr	r2, [pc, #80]	; (8002820 <DMA_CalcBaseAndBitshift+0x64>)
 80027ce:	fba2 2303 	umull	r2, r3, r2, r3
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80027d6:	4a13      	ldr	r2, [pc, #76]	; (8002824 <DMA_CalcBaseAndBitshift+0x68>)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4413      	add	r3, r2
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2b03      	cmp	r3, #3
 80027e8:	d909      	bls.n	80027fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027f2:	f023 0303 	bic.w	r3, r3, #3
 80027f6:	1d1a      	adds	r2, r3, #4
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	659a      	str	r2, [r3, #88]	; 0x58
 80027fc:	e007      	b.n	800280e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002806:	f023 0303 	bic.w	r3, r3, #3
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	aaaaaaab 	.word	0xaaaaaaab
 8002824:	08005ab4 	.word	0x08005ab4

08002828 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002838:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d11f      	bne.n	8002882 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b03      	cmp	r3, #3
 8002846:	d855      	bhi.n	80028f4 <DMA_CheckFifoParam+0xcc>
 8002848:	a201      	add	r2, pc, #4	; (adr r2, 8002850 <DMA_CheckFifoParam+0x28>)
 800284a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284e:	bf00      	nop
 8002850:	08002861 	.word	0x08002861
 8002854:	08002873 	.word	0x08002873
 8002858:	08002861 	.word	0x08002861
 800285c:	080028f5 	.word	0x080028f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002864:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d045      	beq.n	80028f8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002870:	e042      	b.n	80028f8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002876:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800287a:	d13f      	bne.n	80028fc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002880:	e03c      	b.n	80028fc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800288a:	d121      	bne.n	80028d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b03      	cmp	r3, #3
 8002890:	d836      	bhi.n	8002900 <DMA_CheckFifoParam+0xd8>
 8002892:	a201      	add	r2, pc, #4	; (adr r2, 8002898 <DMA_CheckFifoParam+0x70>)
 8002894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002898:	080028a9 	.word	0x080028a9
 800289c:	080028af 	.word	0x080028af
 80028a0:	080028a9 	.word	0x080028a9
 80028a4:	080028c1 	.word	0x080028c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
      break;
 80028ac:	e02f      	b.n	800290e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d024      	beq.n	8002904 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028be:	e021      	b.n	8002904 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028c8:	d11e      	bne.n	8002908 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80028ce:	e01b      	b.n	8002908 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d902      	bls.n	80028dc <DMA_CheckFifoParam+0xb4>
 80028d6:	2b03      	cmp	r3, #3
 80028d8:	d003      	beq.n	80028e2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028da:	e018      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	73fb      	strb	r3, [r7, #15]
      break;
 80028e0:	e015      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00e      	beq.n	800290c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	73fb      	strb	r3, [r7, #15]
      break;
 80028f2:	e00b      	b.n	800290c <DMA_CheckFifoParam+0xe4>
      break;
 80028f4:	bf00      	nop
 80028f6:	e00a      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;
 80028f8:	bf00      	nop
 80028fa:	e008      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;
 80028fc:	bf00      	nop
 80028fe:	e006      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;
 8002900:	bf00      	nop
 8002902:	e004      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;
 8002904:	bf00      	nop
 8002906:	e002      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;   
 8002908:	bf00      	nop
 800290a:	e000      	b.n	800290e <DMA_CheckFifoParam+0xe6>
      break;
 800290c:	bf00      	nop
    }
  } 
  
  return status; 
 800290e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800291c:	b480      	push	{r7}
 800291e:	b089      	sub	sp, #36	; 0x24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800292e:	2300      	movs	r3, #0
 8002930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002932:	2300      	movs	r3, #0
 8002934:	61fb      	str	r3, [r7, #28]
 8002936:	e16b      	b.n	8002c10 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002938:	2201      	movs	r2, #1
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800294c:	693a      	ldr	r2, [r7, #16]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	429a      	cmp	r2, r3
 8002952:	f040 815a 	bne.w	8002c0a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d00b      	beq.n	8002976 <HAL_GPIO_Init+0x5a>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b02      	cmp	r3, #2
 8002964:	d007      	beq.n	8002976 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800296a:	2b11      	cmp	r3, #17
 800296c:	d003      	beq.n	8002976 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b12      	cmp	r3, #18
 8002974:	d130      	bne.n	80029d8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	2203      	movs	r2, #3
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029ac:	2201      	movs	r2, #1
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	091b      	lsrs	r3, r3, #4
 80029c2:	f003 0201 	and.w	r2, r3, #1
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	2203      	movs	r2, #3
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d003      	beq.n	8002a18 <HAL_GPIO_Init+0xfc>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	2b12      	cmp	r3, #18
 8002a16:	d123      	bne.n	8002a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	08da      	lsrs	r2, r3, #3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3208      	adds	r2, #8
 8002a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	220f      	movs	r2, #15
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	691a      	ldr	r2, [r3, #16]
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	08da      	lsrs	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3208      	adds	r2, #8
 8002a5a:	69b9      	ldr	r1, [r7, #24]
 8002a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 0203 	and.w	r2, r3, #3
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 80b4 	beq.w	8002c0a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b5f      	ldr	r3, [pc, #380]	; (8002c24 <HAL_GPIO_Init+0x308>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a5e      	ldr	r2, [pc, #376]	; (8002c24 <HAL_GPIO_Init+0x308>)
 8002aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b5c      	ldr	r3, [pc, #368]	; (8002c24 <HAL_GPIO_Init+0x308>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002abe:	4a5a      	ldr	r2, [pc, #360]	; (8002c28 <HAL_GPIO_Init+0x30c>)
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a51      	ldr	r2, [pc, #324]	; (8002c2c <HAL_GPIO_Init+0x310>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d02b      	beq.n	8002b42 <HAL_GPIO_Init+0x226>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a50      	ldr	r2, [pc, #320]	; (8002c30 <HAL_GPIO_Init+0x314>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d025      	beq.n	8002b3e <HAL_GPIO_Init+0x222>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a4f      	ldr	r2, [pc, #316]	; (8002c34 <HAL_GPIO_Init+0x318>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d01f      	beq.n	8002b3a <HAL_GPIO_Init+0x21e>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a4e      	ldr	r2, [pc, #312]	; (8002c38 <HAL_GPIO_Init+0x31c>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d019      	beq.n	8002b36 <HAL_GPIO_Init+0x21a>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a4d      	ldr	r2, [pc, #308]	; (8002c3c <HAL_GPIO_Init+0x320>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d013      	beq.n	8002b32 <HAL_GPIO_Init+0x216>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a4c      	ldr	r2, [pc, #304]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00d      	beq.n	8002b2e <HAL_GPIO_Init+0x212>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a4b      	ldr	r2, [pc, #300]	; (8002c44 <HAL_GPIO_Init+0x328>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <HAL_GPIO_Init+0x20e>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a4a      	ldr	r2, [pc, #296]	; (8002c48 <HAL_GPIO_Init+0x32c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d101      	bne.n	8002b26 <HAL_GPIO_Init+0x20a>
 8002b22:	2307      	movs	r3, #7
 8002b24:	e00e      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b26:	2308      	movs	r3, #8
 8002b28:	e00c      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b2a:	2306      	movs	r3, #6
 8002b2c:	e00a      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b2e:	2305      	movs	r3, #5
 8002b30:	e008      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b32:	2304      	movs	r3, #4
 8002b34:	e006      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b36:	2303      	movs	r3, #3
 8002b38:	e004      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	e002      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e000      	b.n	8002b44 <HAL_GPIO_Init+0x228>
 8002b42:	2300      	movs	r3, #0
 8002b44:	69fa      	ldr	r2, [r7, #28]
 8002b46:	f002 0203 	and.w	r2, r2, #3
 8002b4a:	0092      	lsls	r2, r2, #2
 8002b4c:	4093      	lsls	r3, r2
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b54:	4934      	ldr	r1, [pc, #208]	; (8002c28 <HAL_GPIO_Init+0x30c>)
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	089b      	lsrs	r3, r3, #2
 8002b5a:	3302      	adds	r3, #2
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b62:	4b3a      	ldr	r3, [pc, #232]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b86:	4a31      	ldr	r2, [pc, #196]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b8c:	4b2f      	ldr	r3, [pc, #188]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bb0:	4a26      	ldr	r2, [pc, #152]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bb6:	4b25      	ldr	r3, [pc, #148]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bda:	4a1c      	ldr	r2, [pc, #112]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002be0:	4b1a      	ldr	r3, [pc, #104]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c04:	4a11      	ldr	r2, [pc, #68]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	61fb      	str	r3, [r7, #28]
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	2b0f      	cmp	r3, #15
 8002c14:	f67f ae90 	bls.w	8002938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c18:	bf00      	nop
 8002c1a:	3724      	adds	r7, #36	; 0x24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40013800 	.word	0x40013800
 8002c2c:	40020000 	.word	0x40020000
 8002c30:	40020400 	.word	0x40020400
 8002c34:	40020800 	.word	0x40020800
 8002c38:	40020c00 	.word	0x40020c00
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	40021400 	.word	0x40021400
 8002c44:	40021800 	.word	0x40021800
 8002c48:	40021c00 	.word	0x40021c00
 8002c4c:	40013c00 	.word	0x40013c00

08002c50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	887b      	ldrh	r3, [r7, #2]
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
 8002c6c:	e001      	b.n	8002c72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3714      	adds	r7, #20
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	807b      	strh	r3, [r7, #2]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c90:	787b      	ldrb	r3, [r7, #1]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c96:	887a      	ldrh	r2, [r7, #2]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c9c:	e003      	b.n	8002ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c9e:	887b      	ldrh	r3, [r7, #2]
 8002ca0:	041a      	lsls	r2, r3, #16
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	619a      	str	r2, [r3, #24]
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
	...

08002cb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e25b      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d075      	beq.n	8002dbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cd2:	4ba3      	ldr	r3, [pc, #652]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 030c 	and.w	r3, r3, #12
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d00c      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cde:	4ba0      	ldr	r3, [pc, #640]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d112      	bne.n	8002d10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cea:	4b9d      	ldr	r3, [pc, #628]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cf6:	d10b      	bne.n	8002d10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf8:	4b99      	ldr	r3, [pc, #612]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d05b      	beq.n	8002dbc <HAL_RCC_OscConfig+0x108>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d157      	bne.n	8002dbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e236      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d18:	d106      	bne.n	8002d28 <HAL_RCC_OscConfig+0x74>
 8002d1a:	4b91      	ldr	r3, [pc, #580]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a90      	ldr	r2, [pc, #576]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	e01d      	b.n	8002d64 <HAL_RCC_OscConfig+0xb0>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x98>
 8002d32:	4b8b      	ldr	r3, [pc, #556]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a8a      	ldr	r2, [pc, #552]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	4b88      	ldr	r3, [pc, #544]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a87      	ldr	r2, [pc, #540]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCC_OscConfig+0xb0>
 8002d4c:	4b84      	ldr	r3, [pc, #528]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a83      	ldr	r2, [pc, #524]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	4b81      	ldr	r3, [pc, #516]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a80      	ldr	r2, [pc, #512]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d013      	beq.n	8002d94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d6c:	f7fe fd3e 	bl	80017ec <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d74:	f7fe fd3a 	bl	80017ec <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	; 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e1fb      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d86:	4b76      	ldr	r3, [pc, #472]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0f0      	beq.n	8002d74 <HAL_RCC_OscConfig+0xc0>
 8002d92:	e014      	b.n	8002dbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d94:	f7fe fd2a 	bl	80017ec <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d9c:	f7fe fd26 	bl	80017ec <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b64      	cmp	r3, #100	; 0x64
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e1e7      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dae:	4b6c      	ldr	r3, [pc, #432]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0xe8>
 8002dba:	e000      	b.n	8002dbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d063      	beq.n	8002e92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dca:	4b65      	ldr	r3, [pc, #404]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 030c 	and.w	r3, r3, #12
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dd6:	4b62      	ldr	r3, [pc, #392]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d11c      	bne.n	8002e1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de2:	4b5f      	ldr	r3, [pc, #380]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d116      	bne.n	8002e1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dee:	4b5c      	ldr	r3, [pc, #368]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d005      	beq.n	8002e06 <HAL_RCC_OscConfig+0x152>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d001      	beq.n	8002e06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e1bb      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e06:	4b56      	ldr	r3, [pc, #344]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	4952      	ldr	r1, [pc, #328]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e1a:	e03a      	b.n	8002e92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d020      	beq.n	8002e66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e24:	4b4f      	ldr	r3, [pc, #316]	; (8002f64 <HAL_RCC_OscConfig+0x2b0>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2a:	f7fe fcdf 	bl	80017ec <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e30:	e008      	b.n	8002e44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e32:	f7fe fcdb 	bl	80017ec <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e19c      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e44:	4b46      	ldr	r3, [pc, #280]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0f0      	beq.n	8002e32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e50:	4b43      	ldr	r3, [pc, #268]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4940      	ldr	r1, [pc, #256]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	600b      	str	r3, [r1, #0]
 8002e64:	e015      	b.n	8002e92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e66:	4b3f      	ldr	r3, [pc, #252]	; (8002f64 <HAL_RCC_OscConfig+0x2b0>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6c:	f7fe fcbe 	bl	80017ec <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e74:	f7fe fcba 	bl	80017ec <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e17b      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e86:	4b36      	ldr	r3, [pc, #216]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f0      	bne.n	8002e74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d030      	beq.n	8002f00 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d016      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea6:	4b30      	ldr	r3, [pc, #192]	; (8002f68 <HAL_RCC_OscConfig+0x2b4>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eac:	f7fe fc9e 	bl	80017ec <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eb4:	f7fe fc9a 	bl	80017ec <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e15b      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec6:	4b26      	ldr	r3, [pc, #152]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x200>
 8002ed2:	e015      	b.n	8002f00 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ed4:	4b24      	ldr	r3, [pc, #144]	; (8002f68 <HAL_RCC_OscConfig+0x2b4>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eda:	f7fe fc87 	bl	80017ec <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee2:	f7fe fc83 	bl	80017ec <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e144      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef4:	4b1a      	ldr	r3, [pc, #104]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1f0      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80a0 	beq.w	800304e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f12:	4b13      	ldr	r3, [pc, #76]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10f      	bne.n	8002f3e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	4b0f      	ldr	r3, [pc, #60]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	4a0e      	ldr	r2, [pc, #56]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	; (8002f60 <HAL_RCC_OscConfig+0x2ac>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f36:	60bb      	str	r3, [r7, #8]
 8002f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <HAL_RCC_OscConfig+0x2b8>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d121      	bne.n	8002f8e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f4a:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <HAL_RCC_OscConfig+0x2b8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <HAL_RCC_OscConfig+0x2b8>)
 8002f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f56:	f7fe fc49 	bl	80017ec <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5c:	e011      	b.n	8002f82 <HAL_RCC_OscConfig+0x2ce>
 8002f5e:	bf00      	nop
 8002f60:	40023800 	.word	0x40023800
 8002f64:	42470000 	.word	0x42470000
 8002f68:	42470e80 	.word	0x42470e80
 8002f6c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f70:	f7fe fc3c 	bl	80017ec <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e0fd      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f82:	4b81      	ldr	r3, [pc, #516]	; (8003188 <HAL_RCC_OscConfig+0x4d4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0f0      	beq.n	8002f70 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d106      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x2f0>
 8002f96:	4b7d      	ldr	r3, [pc, #500]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9a:	4a7c      	ldr	r2, [pc, #496]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa2:	e01c      	b.n	8002fde <HAL_RCC_OscConfig+0x32a>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b05      	cmp	r3, #5
 8002faa:	d10c      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x312>
 8002fac:	4b77      	ldr	r3, [pc, #476]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	4a76      	ldr	r2, [pc, #472]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fb2:	f043 0304 	orr.w	r3, r3, #4
 8002fb6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb8:	4b74      	ldr	r3, [pc, #464]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbc:	4a73      	ldr	r2, [pc, #460]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc4:	e00b      	b.n	8002fde <HAL_RCC_OscConfig+0x32a>
 8002fc6:	4b71      	ldr	r3, [pc, #452]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fca:	4a70      	ldr	r2, [pc, #448]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fcc:	f023 0301 	bic.w	r3, r3, #1
 8002fd0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd2:	4b6e      	ldr	r3, [pc, #440]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd6:	4a6d      	ldr	r2, [pc, #436]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8002fd8:	f023 0304 	bic.w	r3, r3, #4
 8002fdc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d015      	beq.n	8003012 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe6:	f7fe fc01 	bl	80017ec <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fec:	e00a      	b.n	8003004 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fee:	f7fe fbfd 	bl	80017ec <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e0bc      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003004:	4b61      	ldr	r3, [pc, #388]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8003006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0ee      	beq.n	8002fee <HAL_RCC_OscConfig+0x33a>
 8003010:	e014      	b.n	800303c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003012:	f7fe fbeb 	bl	80017ec <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003018:	e00a      	b.n	8003030 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800301a:	f7fe fbe7 	bl	80017ec <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	f241 3288 	movw	r2, #5000	; 0x1388
 8003028:	4293      	cmp	r3, r2
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e0a6      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003030:	4b56      	ldr	r3, [pc, #344]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8003032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1ee      	bne.n	800301a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800303c:	7dfb      	ldrb	r3, [r7, #23]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d105      	bne.n	800304e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003042:	4b52      	ldr	r3, [pc, #328]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	4a51      	ldr	r2, [pc, #324]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8003048:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800304c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 8092 	beq.w	800317c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003058:	4b4c      	ldr	r3, [pc, #304]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 030c 	and.w	r3, r3, #12
 8003060:	2b08      	cmp	r3, #8
 8003062:	d05c      	beq.n	800311e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	2b02      	cmp	r3, #2
 800306a:	d141      	bne.n	80030f0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306c:	4b48      	ldr	r3, [pc, #288]	; (8003190 <HAL_RCC_OscConfig+0x4dc>)
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003072:	f7fe fbbb 	bl	80017ec <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800307a:	f7fe fbb7 	bl	80017ec <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e078      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308c:	4b3f      	ldr	r3, [pc, #252]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f0      	bne.n	800307a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69da      	ldr	r2, [r3, #28]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a1b      	ldr	r3, [r3, #32]
 80030a0:	431a      	orrs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	019b      	lsls	r3, r3, #6
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ae:	085b      	lsrs	r3, r3, #1
 80030b0:	3b01      	subs	r3, #1
 80030b2:	041b      	lsls	r3, r3, #16
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ba:	061b      	lsls	r3, r3, #24
 80030bc:	4933      	ldr	r1, [pc, #204]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c2:	4b33      	ldr	r3, [pc, #204]	; (8003190 <HAL_RCC_OscConfig+0x4dc>)
 80030c4:	2201      	movs	r2, #1
 80030c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c8:	f7fe fb90 	bl	80017ec <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d0:	f7fe fb8c 	bl	80017ec <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e04d      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e2:	4b2a      	ldr	r3, [pc, #168]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f0      	beq.n	80030d0 <HAL_RCC_OscConfig+0x41c>
 80030ee:	e045      	b.n	800317c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f0:	4b27      	ldr	r3, [pc, #156]	; (8003190 <HAL_RCC_OscConfig+0x4dc>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f6:	f7fe fb79 	bl	80017ec <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030fe:	f7fe fb75 	bl	80017ec <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e036      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003110:	4b1e      	ldr	r3, [pc, #120]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1f0      	bne.n	80030fe <HAL_RCC_OscConfig+0x44a>
 800311c:	e02e      	b.n	800317c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e029      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800312a:	4b18      	ldr	r3, [pc, #96]	; (800318c <HAL_RCC_OscConfig+0x4d8>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	429a      	cmp	r2, r3
 800313c:	d11c      	bne.n	8003178 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d115      	bne.n	8003178 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003152:	4013      	ands	r3, r2
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003158:	4293      	cmp	r3, r2
 800315a:	d10d      	bne.n	8003178 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003166:	429a      	cmp	r2, r3
 8003168:	d106      	bne.n	8003178 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003174:	429a      	cmp	r2, r3
 8003176:	d001      	beq.n	800317c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40007000 	.word	0x40007000
 800318c:	40023800 	.word	0x40023800
 8003190:	42470060 	.word	0x42470060

08003194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e0cc      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031a8:	4b68      	ldr	r3, [pc, #416]	; (800334c <HAL_RCC_ClockConfig+0x1b8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 030f 	and.w	r3, r3, #15
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d90c      	bls.n	80031d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b6:	4b65      	ldr	r3, [pc, #404]	; (800334c <HAL_RCC_ClockConfig+0x1b8>)
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	b2d2      	uxtb	r2, r2
 80031bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031be:	4b63      	ldr	r3, [pc, #396]	; (800334c <HAL_RCC_ClockConfig+0x1b8>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d001      	beq.n	80031d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e0b8      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d020      	beq.n	800321e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d005      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031e8:	4b59      	ldr	r3, [pc, #356]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	4a58      	ldr	r2, [pc, #352]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0308 	and.w	r3, r3, #8
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003200:	4b53      	ldr	r3, [pc, #332]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	4a52      	ldr	r2, [pc, #328]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800320a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800320c:	4b50      	ldr	r3, [pc, #320]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	494d      	ldr	r1, [pc, #308]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 800321a:	4313      	orrs	r3, r2
 800321c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d044      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d107      	bne.n	8003242 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b47      	ldr	r3, [pc, #284]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d119      	bne.n	8003272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e07f      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b02      	cmp	r3, #2
 8003248:	d003      	beq.n	8003252 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800324e:	2b03      	cmp	r3, #3
 8003250:	d107      	bne.n	8003262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003252:	4b3f      	ldr	r3, [pc, #252]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d109      	bne.n	8003272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e06f      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003262:	4b3b      	ldr	r3, [pc, #236]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e067      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003272:	4b37      	ldr	r3, [pc, #220]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f023 0203 	bic.w	r2, r3, #3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	4934      	ldr	r1, [pc, #208]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	4313      	orrs	r3, r2
 8003282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003284:	f7fe fab2 	bl	80017ec <HAL_GetTick>
 8003288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328a:	e00a      	b.n	80032a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800328c:	f7fe faae 	bl	80017ec <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	f241 3288 	movw	r2, #5000	; 0x1388
 800329a:	4293      	cmp	r3, r2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e04f      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a2:	4b2b      	ldr	r3, [pc, #172]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 020c 	and.w	r2, r3, #12
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d1eb      	bne.n	800328c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032b4:	4b25      	ldr	r3, [pc, #148]	; (800334c <HAL_RCC_ClockConfig+0x1b8>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 030f 	and.w	r3, r3, #15
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d20c      	bcs.n	80032dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032c2:	4b22      	ldr	r3, [pc, #136]	; (800334c <HAL_RCC_ClockConfig+0x1b8>)
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	b2d2      	uxtb	r2, r2
 80032c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ca:	4b20      	ldr	r3, [pc, #128]	; (800334c <HAL_RCC_ClockConfig+0x1b8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d001      	beq.n	80032dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e032      	b.n	8003342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0304 	and.w	r3, r3, #4
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e8:	4b19      	ldr	r3, [pc, #100]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	4916      	ldr	r1, [pc, #88]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	2b00      	cmp	r3, #0
 8003304:	d009      	beq.n	800331a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003306:	4b12      	ldr	r3, [pc, #72]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	490e      	ldr	r1, [pc, #56]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	4313      	orrs	r3, r2
 8003318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800331a:	f000 f821 	bl	8003360 <HAL_RCC_GetSysClockFreq>
 800331e:	4601      	mov	r1, r0
 8003320:	4b0b      	ldr	r3, [pc, #44]	; (8003350 <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	4a0a      	ldr	r2, [pc, #40]	; (8003354 <HAL_RCC_ClockConfig+0x1c0>)
 800332c:	5cd3      	ldrb	r3, [r2, r3]
 800332e:	fa21 f303 	lsr.w	r3, r1, r3
 8003332:	4a09      	ldr	r2, [pc, #36]	; (8003358 <HAL_RCC_ClockConfig+0x1c4>)
 8003334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003336:	4b09      	ldr	r3, [pc, #36]	; (800335c <HAL_RCC_ClockConfig+0x1c8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fe fa12 	bl	8001764 <HAL_InitTick>

  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40023c00 	.word	0x40023c00
 8003350:	40023800 	.word	0x40023800
 8003354:	08005a9c 	.word	0x08005a9c
 8003358:	20000000 	.word	0x20000000
 800335c:	20000004 	.word	0x20000004

08003360 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	607b      	str	r3, [r7, #4]
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
 800336e:	2300      	movs	r3, #0
 8003370:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003376:	4b50      	ldr	r3, [pc, #320]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x158>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
 800337e:	2b04      	cmp	r3, #4
 8003380:	d007      	beq.n	8003392 <HAL_RCC_GetSysClockFreq+0x32>
 8003382:	2b08      	cmp	r3, #8
 8003384:	d008      	beq.n	8003398 <HAL_RCC_GetSysClockFreq+0x38>
 8003386:	2b00      	cmp	r3, #0
 8003388:	f040 808d 	bne.w	80034a6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800338c:	4b4b      	ldr	r3, [pc, #300]	; (80034bc <HAL_RCC_GetSysClockFreq+0x15c>)
 800338e:	60bb      	str	r3, [r7, #8]
       break;
 8003390:	e08c      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003392:	4b4b      	ldr	r3, [pc, #300]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003394:	60bb      	str	r3, [r7, #8]
      break;
 8003396:	e089      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003398:	4b47      	ldr	r3, [pc, #284]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033a2:	4b45      	ldr	r3, [pc, #276]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x158>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d023      	beq.n	80033f6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ae:	4b42      	ldr	r3, [pc, #264]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x158>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	099b      	lsrs	r3, r3, #6
 80033b4:	f04f 0400 	mov.w	r4, #0
 80033b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033bc:	f04f 0200 	mov.w	r2, #0
 80033c0:	ea03 0501 	and.w	r5, r3, r1
 80033c4:	ea04 0602 	and.w	r6, r4, r2
 80033c8:	4a3d      	ldr	r2, [pc, #244]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x160>)
 80033ca:	fb02 f106 	mul.w	r1, r2, r6
 80033ce:	2200      	movs	r2, #0
 80033d0:	fb02 f205 	mul.w	r2, r2, r5
 80033d4:	440a      	add	r2, r1
 80033d6:	493a      	ldr	r1, [pc, #232]	; (80034c0 <HAL_RCC_GetSysClockFreq+0x160>)
 80033d8:	fba5 0101 	umull	r0, r1, r5, r1
 80033dc:	1853      	adds	r3, r2, r1
 80033de:	4619      	mov	r1, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f04f 0400 	mov.w	r4, #0
 80033e6:	461a      	mov	r2, r3
 80033e8:	4623      	mov	r3, r4
 80033ea:	f7fc ff41 	bl	8000270 <__aeabi_uldivmod>
 80033ee:	4603      	mov	r3, r0
 80033f0:	460c      	mov	r4, r1
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	e049      	b.n	800348a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f6:	4b30      	ldr	r3, [pc, #192]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x158>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	099b      	lsrs	r3, r3, #6
 80033fc:	f04f 0400 	mov.w	r4, #0
 8003400:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	ea03 0501 	and.w	r5, r3, r1
 800340c:	ea04 0602 	and.w	r6, r4, r2
 8003410:	4629      	mov	r1, r5
 8003412:	4632      	mov	r2, r6
 8003414:	f04f 0300 	mov.w	r3, #0
 8003418:	f04f 0400 	mov.w	r4, #0
 800341c:	0154      	lsls	r4, r2, #5
 800341e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003422:	014b      	lsls	r3, r1, #5
 8003424:	4619      	mov	r1, r3
 8003426:	4622      	mov	r2, r4
 8003428:	1b49      	subs	r1, r1, r5
 800342a:	eb62 0206 	sbc.w	r2, r2, r6
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	f04f 0400 	mov.w	r4, #0
 8003436:	0194      	lsls	r4, r2, #6
 8003438:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800343c:	018b      	lsls	r3, r1, #6
 800343e:	1a5b      	subs	r3, r3, r1
 8003440:	eb64 0402 	sbc.w	r4, r4, r2
 8003444:	f04f 0100 	mov.w	r1, #0
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	00e2      	lsls	r2, r4, #3
 800344e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003452:	00d9      	lsls	r1, r3, #3
 8003454:	460b      	mov	r3, r1
 8003456:	4614      	mov	r4, r2
 8003458:	195b      	adds	r3, r3, r5
 800345a:	eb44 0406 	adc.w	r4, r4, r6
 800345e:	f04f 0100 	mov.w	r1, #0
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	02a2      	lsls	r2, r4, #10
 8003468:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800346c:	0299      	lsls	r1, r3, #10
 800346e:	460b      	mov	r3, r1
 8003470:	4614      	mov	r4, r2
 8003472:	4618      	mov	r0, r3
 8003474:	4621      	mov	r1, r4
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f04f 0400 	mov.w	r4, #0
 800347c:	461a      	mov	r2, r3
 800347e:	4623      	mov	r3, r4
 8003480:	f7fc fef6 	bl	8000270 <__aeabi_uldivmod>
 8003484:	4603      	mov	r3, r0
 8003486:	460c      	mov	r4, r1
 8003488:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800348a:	4b0b      	ldr	r3, [pc, #44]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	0c1b      	lsrs	r3, r3, #16
 8003490:	f003 0303 	and.w	r3, r3, #3
 8003494:	3301      	adds	r3, #1
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a2:	60bb      	str	r3, [r7, #8]
      break;
 80034a4:	e002      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034a6:	4b05      	ldr	r3, [pc, #20]	; (80034bc <HAL_RCC_GetSysClockFreq+0x15c>)
 80034a8:	60bb      	str	r3, [r7, #8]
      break;
 80034aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034ac:	68bb      	ldr	r3, [r7, #8]
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	00f42400 	.word	0x00f42400
 80034c0:	017d7840 	.word	0x017d7840

080034c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034c8:	4b03      	ldr	r3, [pc, #12]	; (80034d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80034ca:	681b      	ldr	r3, [r3, #0]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	20000000 	.word	0x20000000

080034dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034e0:	f7ff fff0 	bl	80034c4 <HAL_RCC_GetHCLKFreq>
 80034e4:	4601      	mov	r1, r0
 80034e6:	4b05      	ldr	r3, [pc, #20]	; (80034fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	0a9b      	lsrs	r3, r3, #10
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	4a03      	ldr	r2, [pc, #12]	; (8003500 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034f2:	5cd3      	ldrb	r3, [r2, r3]
 80034f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40023800 	.word	0x40023800
 8003500:	08005aac 	.word	0x08005aac

08003504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003508:	f7ff ffdc 	bl	80034c4 <HAL_RCC_GetHCLKFreq>
 800350c:	4601      	mov	r1, r0
 800350e:	4b05      	ldr	r3, [pc, #20]	; (8003524 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	0b5b      	lsrs	r3, r3, #13
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	4a03      	ldr	r2, [pc, #12]	; (8003528 <HAL_RCC_GetPCLK2Freq+0x24>)
 800351a:	5cd3      	ldrb	r3, [r2, r3]
 800351c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003520:	4618      	mov	r0, r3
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40023800 	.word	0x40023800
 8003528:	08005aac 	.word	0x08005aac

0800352c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e01d      	b.n	800357a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d106      	bne.n	8003558 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fd ff02 	bl	800135c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2202      	movs	r2, #2
 800355c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3304      	adds	r3, #4
 8003568:	4619      	mov	r1, r3
 800356a:	4610      	mov	r0, r2
 800356c:	f000 fa8c 	bl	8003a88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003582:	b480      	push	{r7}
 8003584:	b085      	sub	sp, #20
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68da      	ldr	r2, [r3, #12]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f042 0201 	orr.w	r2, r2, #1
 8003598:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2b06      	cmp	r3, #6
 80035aa:	d007      	beq.n	80035bc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f042 0201 	orr.w	r2, r2, #1
 80035ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b082      	sub	sp, #8
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e01d      	b.n	8003618 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d106      	bne.n	80035f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f7fd fe91 	bl	8001318 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2202      	movs	r2, #2
 80035fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3304      	adds	r3, #4
 8003606:	4619      	mov	r1, r3
 8003608:	4610      	mov	r0, r2
 800360a:	f000 fa3d 	bl	8003a88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3708      	adds	r7, #8
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2201      	movs	r2, #1
 8003630:	6839      	ldr	r1, [r7, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fc78 	bl	8003f28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a15      	ldr	r2, [pc, #84]	; (8003694 <HAL_TIM_PWM_Start+0x74>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d004      	beq.n	800364c <HAL_TIM_PWM_Start+0x2c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a14      	ldr	r2, [pc, #80]	; (8003698 <HAL_TIM_PWM_Start+0x78>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d101      	bne.n	8003650 <HAL_TIM_PWM_Start+0x30>
 800364c:	2301      	movs	r3, #1
 800364e:	e000      	b.n	8003652 <HAL_TIM_PWM_Start+0x32>
 8003650:	2300      	movs	r3, #0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d007      	beq.n	8003666 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003664:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2b06      	cmp	r3, #6
 8003676:	d007      	beq.n	8003688 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40010000 	.word	0x40010000
 8003698:	40010400 	.word	0x40010400

0800369c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d122      	bne.n	80036f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	f003 0302 	and.w	r3, r3, #2
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d11b      	bne.n	80036f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f06f 0202 	mvn.w	r2, #2
 80036c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 f9b4 	bl	8003a4c <HAL_TIM_IC_CaptureCallback>
 80036e4:	e005      	b.n	80036f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f9a6 	bl	8003a38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f000 f9b7 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	f003 0304 	and.w	r3, r3, #4
 8003702:	2b04      	cmp	r3, #4
 8003704:	d122      	bne.n	800374c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b04      	cmp	r3, #4
 8003712:	d11b      	bne.n	800374c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f06f 0204 	mvn.w	r2, #4
 800371c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2202      	movs	r2, #2
 8003722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f98a 	bl	8003a4c <HAL_TIM_IC_CaptureCallback>
 8003738:	e005      	b.n	8003746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f97c 	bl	8003a38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 f98d 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b08      	cmp	r3, #8
 8003758:	d122      	bne.n	80037a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b08      	cmp	r3, #8
 8003766:	d11b      	bne.n	80037a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f06f 0208 	mvn.w	r2, #8
 8003770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2204      	movs	r2, #4
 8003776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	f003 0303 	and.w	r3, r3, #3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f960 	bl	8003a4c <HAL_TIM_IC_CaptureCallback>
 800378c:	e005      	b.n	800379a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f952 	bl	8003a38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f963 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	2b10      	cmp	r3, #16
 80037ac:	d122      	bne.n	80037f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	f003 0310 	and.w	r3, r3, #16
 80037b8:	2b10      	cmp	r3, #16
 80037ba:	d11b      	bne.n	80037f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f06f 0210 	mvn.w	r2, #16
 80037c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2208      	movs	r2, #8
 80037ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f936 	bl	8003a4c <HAL_TIM_IC_CaptureCallback>
 80037e0:	e005      	b.n	80037ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f928 	bl	8003a38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f939 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d10e      	bne.n	8003820 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b01      	cmp	r3, #1
 800380e:	d107      	bne.n	8003820 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f06f 0201 	mvn.w	r2, #1
 8003818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7fc fec4 	bl	80005a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800382a:	2b80      	cmp	r3, #128	; 0x80
 800382c:	d10e      	bne.n	800384c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003838:	2b80      	cmp	r3, #128	; 0x80
 800383a:	d107      	bne.n	800384c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 fc1a 	bl	8004080 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003856:	2b40      	cmp	r3, #64	; 0x40
 8003858:	d10e      	bne.n	8003878 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003864:	2b40      	cmp	r3, #64	; 0x40
 8003866:	d107      	bne.n	8003878 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 f8fe 	bl	8003a74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b20      	cmp	r3, #32
 8003884:	d10e      	bne.n	80038a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0320 	and.w	r3, r3, #32
 8003890:	2b20      	cmp	r3, #32
 8003892:	d107      	bne.n	80038a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f06f 0220 	mvn.w	r2, #32
 800389c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 fbe4 	bl	800406c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038a4:	bf00      	nop
 80038a6:	3708      	adds	r7, #8
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d101      	bne.n	80038c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80038c2:	2302      	movs	r3, #2
 80038c4:	e0b4      	b.n	8003a30 <HAL_TIM_PWM_ConfigChannel+0x184>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2202      	movs	r2, #2
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b0c      	cmp	r3, #12
 80038da:	f200 809f 	bhi.w	8003a1c <HAL_TIM_PWM_ConfigChannel+0x170>
 80038de:	a201      	add	r2, pc, #4	; (adr r2, 80038e4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80038e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e4:	08003919 	.word	0x08003919
 80038e8:	08003a1d 	.word	0x08003a1d
 80038ec:	08003a1d 	.word	0x08003a1d
 80038f0:	08003a1d 	.word	0x08003a1d
 80038f4:	08003959 	.word	0x08003959
 80038f8:	08003a1d 	.word	0x08003a1d
 80038fc:	08003a1d 	.word	0x08003a1d
 8003900:	08003a1d 	.word	0x08003a1d
 8003904:	0800399b 	.word	0x0800399b
 8003908:	08003a1d 	.word	0x08003a1d
 800390c:	08003a1d 	.word	0x08003a1d
 8003910:	08003a1d 	.word	0x08003a1d
 8003914:	080039db 	.word	0x080039db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68b9      	ldr	r1, [r7, #8]
 800391e:	4618      	mov	r0, r3
 8003920:	f000 f952 	bl	8003bc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	699a      	ldr	r2, [r3, #24]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0208 	orr.w	r2, r2, #8
 8003932:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699a      	ldr	r2, [r3, #24]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0204 	bic.w	r2, r2, #4
 8003942:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6999      	ldr	r1, [r3, #24]
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	691a      	ldr	r2, [r3, #16]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	619a      	str	r2, [r3, #24]
      break;
 8003956:	e062      	b.n	8003a1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68b9      	ldr	r1, [r7, #8]
 800395e:	4618      	mov	r0, r3
 8003960:	f000 f9a2 	bl	8003ca8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699a      	ldr	r2, [r3, #24]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003972:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699a      	ldr	r2, [r3, #24]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003982:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6999      	ldr	r1, [r3, #24]
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	021a      	lsls	r2, r3, #8
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	619a      	str	r2, [r3, #24]
      break;
 8003998:	e041      	b.n	8003a1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68b9      	ldr	r1, [r7, #8]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f000 f9f7 	bl	8003d94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	69da      	ldr	r2, [r3, #28]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0208 	orr.w	r2, r2, #8
 80039b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	69da      	ldr	r2, [r3, #28]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0204 	bic.w	r2, r2, #4
 80039c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	69d9      	ldr	r1, [r3, #28]
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	691a      	ldr	r2, [r3, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	430a      	orrs	r2, r1
 80039d6:	61da      	str	r2, [r3, #28]
      break;
 80039d8:	e021      	b.n	8003a1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f000 fa4b 	bl	8003e7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	69da      	ldr	r2, [r3, #28]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	69da      	ldr	r2, [r3, #28]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	69d9      	ldr	r1, [r3, #28]
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	021a      	lsls	r2, r3, #8
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	61da      	str	r2, [r3, #28]
      break;
 8003a1a:	e000      	b.n	8003a1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003a1c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a40      	ldr	r2, [pc, #256]	; (8003b9c <TIM_Base_SetConfig+0x114>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d013      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa6:	d00f      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a3d      	ldr	r2, [pc, #244]	; (8003ba0 <TIM_Base_SetConfig+0x118>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d00b      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a3c      	ldr	r2, [pc, #240]	; (8003ba4 <TIM_Base_SetConfig+0x11c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d007      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a3b      	ldr	r2, [pc, #236]	; (8003ba8 <TIM_Base_SetConfig+0x120>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d003      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a3a      	ldr	r2, [pc, #232]	; (8003bac <TIM_Base_SetConfig+0x124>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d108      	bne.n	8003ada <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ace:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a2f      	ldr	r2, [pc, #188]	; (8003b9c <TIM_Base_SetConfig+0x114>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d02b      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae8:	d027      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a2c      	ldr	r2, [pc, #176]	; (8003ba0 <TIM_Base_SetConfig+0x118>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d023      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a2b      	ldr	r2, [pc, #172]	; (8003ba4 <TIM_Base_SetConfig+0x11c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d01f      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a2a      	ldr	r2, [pc, #168]	; (8003ba8 <TIM_Base_SetConfig+0x120>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d01b      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a29      	ldr	r2, [pc, #164]	; (8003bac <TIM_Base_SetConfig+0x124>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d017      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a28      	ldr	r2, [pc, #160]	; (8003bb0 <TIM_Base_SetConfig+0x128>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d013      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a27      	ldr	r2, [pc, #156]	; (8003bb4 <TIM_Base_SetConfig+0x12c>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d00f      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a26      	ldr	r2, [pc, #152]	; (8003bb8 <TIM_Base_SetConfig+0x130>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00b      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a25      	ldr	r2, [pc, #148]	; (8003bbc <TIM_Base_SetConfig+0x134>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d007      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a24      	ldr	r2, [pc, #144]	; (8003bc0 <TIM_Base_SetConfig+0x138>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d003      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a23      	ldr	r2, [pc, #140]	; (8003bc4 <TIM_Base_SetConfig+0x13c>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d108      	bne.n	8003b4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a0a      	ldr	r2, [pc, #40]	; (8003b9c <TIM_Base_SetConfig+0x114>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d003      	beq.n	8003b80 <TIM_Base_SetConfig+0xf8>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a0c      	ldr	r2, [pc, #48]	; (8003bac <TIM_Base_SetConfig+0x124>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d103      	bne.n	8003b88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	615a      	str	r2, [r3, #20]
}
 8003b8e:	bf00      	nop
 8003b90:	3714      	adds	r7, #20
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40010000 	.word	0x40010000
 8003ba0:	40000400 	.word	0x40000400
 8003ba4:	40000800 	.word	0x40000800
 8003ba8:	40000c00 	.word	0x40000c00
 8003bac:	40010400 	.word	0x40010400
 8003bb0:	40014000 	.word	0x40014000
 8003bb4:	40014400 	.word	0x40014400
 8003bb8:	40014800 	.word	0x40014800
 8003bbc:	40001800 	.word	0x40001800
 8003bc0:	40001c00 	.word	0x40001c00
 8003bc4:	40002000 	.word	0x40002000

08003bc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b087      	sub	sp, #28
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	f023 0201 	bic.w	r2, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f023 0303 	bic.w	r3, r3, #3
 8003bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f023 0302 	bic.w	r3, r3, #2
 8003c10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a20      	ldr	r2, [pc, #128]	; (8003ca0 <TIM_OC1_SetConfig+0xd8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d003      	beq.n	8003c2c <TIM_OC1_SetConfig+0x64>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a1f      	ldr	r2, [pc, #124]	; (8003ca4 <TIM_OC1_SetConfig+0xdc>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d10c      	bne.n	8003c46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f023 0308 	bic.w	r3, r3, #8
 8003c32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f023 0304 	bic.w	r3, r3, #4
 8003c44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a15      	ldr	r2, [pc, #84]	; (8003ca0 <TIM_OC1_SetConfig+0xd8>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d003      	beq.n	8003c56 <TIM_OC1_SetConfig+0x8e>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a14      	ldr	r2, [pc, #80]	; (8003ca4 <TIM_OC1_SetConfig+0xdc>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d111      	bne.n	8003c7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	621a      	str	r2, [r3, #32]
}
 8003c94:	bf00      	nop
 8003c96:	371c      	adds	r7, #28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	40010000 	.word	0x40010000
 8003ca4:	40010400 	.word	0x40010400

08003ca8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	f023 0210 	bic.w	r2, r3, #16
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	021b      	lsls	r3, r3, #8
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	f023 0320 	bic.w	r3, r3, #32
 8003cf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a22      	ldr	r2, [pc, #136]	; (8003d8c <TIM_OC2_SetConfig+0xe4>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d003      	beq.n	8003d10 <TIM_OC2_SetConfig+0x68>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a21      	ldr	r2, [pc, #132]	; (8003d90 <TIM_OC2_SetConfig+0xe8>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d10d      	bne.n	8003d2c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	011b      	lsls	r3, r3, #4
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a17      	ldr	r2, [pc, #92]	; (8003d8c <TIM_OC2_SetConfig+0xe4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d003      	beq.n	8003d3c <TIM_OC2_SetConfig+0x94>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a16      	ldr	r2, [pc, #88]	; (8003d90 <TIM_OC2_SetConfig+0xe8>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d113      	bne.n	8003d64 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	621a      	str	r2, [r3, #32]
}
 8003d7e:	bf00      	nop
 8003d80:	371c      	adds	r7, #28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40010000 	.word	0x40010000
 8003d90:	40010400 	.word	0x40010400

08003d94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0303 	bic.w	r3, r3, #3
 8003dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	021b      	lsls	r3, r3, #8
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a21      	ldr	r2, [pc, #132]	; (8003e74 <TIM_OC3_SetConfig+0xe0>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d003      	beq.n	8003dfa <TIM_OC3_SetConfig+0x66>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a20      	ldr	r2, [pc, #128]	; (8003e78 <TIM_OC3_SetConfig+0xe4>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d10d      	bne.n	8003e16 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	021b      	lsls	r3, r3, #8
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a16      	ldr	r2, [pc, #88]	; (8003e74 <TIM_OC3_SetConfig+0xe0>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <TIM_OC3_SetConfig+0x92>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a15      	ldr	r2, [pc, #84]	; (8003e78 <TIM_OC3_SetConfig+0xe4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d113      	bne.n	8003e4e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	011b      	lsls	r3, r3, #4
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	621a      	str	r2, [r3, #32]
}
 8003e68:	bf00      	nop
 8003e6a:	371c      	adds	r7, #28
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	40010000 	.word	0x40010000
 8003e78:	40010400 	.word	0x40010400

08003e7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ec6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	031b      	lsls	r3, r3, #12
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a12      	ldr	r2, [pc, #72]	; (8003f20 <TIM_OC4_SetConfig+0xa4>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d003      	beq.n	8003ee4 <TIM_OC4_SetConfig+0x68>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a11      	ldr	r2, [pc, #68]	; (8003f24 <TIM_OC4_SetConfig+0xa8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d109      	bne.n	8003ef8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003eea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	019b      	lsls	r3, r3, #6
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	621a      	str	r2, [r3, #32]
}
 8003f12:	bf00      	nop
 8003f14:	371c      	adds	r7, #28
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	40010000 	.word	0x40010000
 8003f24:	40010400 	.word	0x40010400

08003f28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f003 031f 	and.w	r3, r3, #31
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a1a      	ldr	r2, [r3, #32]
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	401a      	ands	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a1a      	ldr	r2, [r3, #32]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	f003 031f 	and.w	r3, r3, #31
 8003f5a:	6879      	ldr	r1, [r7, #4]
 8003f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f60:	431a      	orrs	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	621a      	str	r2, [r3, #32]
}
 8003f66:	bf00      	nop
 8003f68:	371c      	adds	r7, #28
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d101      	bne.n	8003f8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f88:	2302      	movs	r3, #2
 8003f8a:	e05a      	b.n	8004042 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a21      	ldr	r2, [pc, #132]	; (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d022      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd8:	d01d      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a1d      	ldr	r2, [pc, #116]	; (8004054 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d018      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a1b      	ldr	r2, [pc, #108]	; (8004058 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d013      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a1a      	ldr	r2, [pc, #104]	; (800405c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d00e      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a18      	ldr	r2, [pc, #96]	; (8004060 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d009      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a17      	ldr	r2, [pc, #92]	; (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d004      	beq.n	8004016 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a15      	ldr	r2, [pc, #84]	; (8004068 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d10c      	bne.n	8004030 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800401c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	4313      	orrs	r3, r2
 8004026:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40010000 	.word	0x40010000
 8004054:	40000400 	.word	0x40000400
 8004058:	40000800 	.word	0x40000800
 800405c:	40000c00 	.word	0x40000c00
 8004060:	40010400 	.word	0x40010400
 8004064:	40014000 	.word	0x40014000
 8004068:	40001800 	.word	0x40001800

0800406c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e03f      	b.n	8004126 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d106      	bne.n	80040c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd f9c6 	bl	800144c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2224      	movs	r2, #36	; 0x24
 80040c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 f90b 	bl	80042f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691a      	ldr	r2, [r3, #16]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695a      	ldr	r2, [r3, #20]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68da      	ldr	r2, [r3, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800410c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b088      	sub	sp, #32
 8004132:	af02      	add	r7, sp, #8
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	603b      	str	r3, [r7, #0]
 800413a:	4613      	mov	r3, r2
 800413c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b20      	cmp	r3, #32
 800414c:	f040 8083 	bne.w	8004256 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <HAL_UART_Transmit+0x2e>
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e07b      	b.n	8004258 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <HAL_UART_Transmit+0x40>
 800416a:	2302      	movs	r3, #2
 800416c:	e074      	b.n	8004258 <HAL_UART_Transmit+0x12a>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2221      	movs	r2, #33	; 0x21
 8004180:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004184:	f7fd fb32 	bl	80017ec <HAL_GetTick>
 8004188:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	88fa      	ldrh	r2, [r7, #6]
 800418e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	88fa      	ldrh	r2, [r7, #6]
 8004194:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800419e:	e042      	b.n	8004226 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b6:	d122      	bne.n	80041fe <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	2200      	movs	r2, #0
 80041c0:	2180      	movs	r1, #128	; 0x80
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 f84c 	bl	8004260 <UART_WaitOnFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e042      	b.n	8004258 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041e4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d103      	bne.n	80041f6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	3302      	adds	r3, #2
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	e017      	b.n	8004226 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	3301      	adds	r3, #1
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	e013      	b.n	8004226 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2200      	movs	r2, #0
 8004206:	2180      	movs	r1, #128	; 0x80
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 f829 	bl	8004260 <UART_WaitOnFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e01f      	b.n	8004258 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	60ba      	str	r2, [r7, #8]
 800421e:	781a      	ldrb	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800422a:	b29b      	uxth	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1b7      	bne.n	80041a0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	2200      	movs	r2, #0
 8004238:	2140      	movs	r1, #64	; 0x40
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 f810 	bl	8004260 <UART_WaitOnFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e006      	b.n	8004258 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	e000      	b.n	8004258 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004256:	2302      	movs	r3, #2
  }
}
 8004258:	4618      	mov	r0, r3
 800425a:	3718      	adds	r7, #24
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	4613      	mov	r3, r2
 800426e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004270:	e02c      	b.n	80042cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004278:	d028      	beq.n	80042cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d007      	beq.n	8004290 <UART_WaitOnFlagUntilTimeout+0x30>
 8004280:	f7fd fab4 	bl	80017ec <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	429a      	cmp	r2, r3
 800428e:	d21d      	bcs.n	80042cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800429e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0201 	bic.w	r2, r2, #1
 80042ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2220      	movs	r2, #32
 80042b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e00f      	b.n	80042ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	4013      	ands	r3, r2
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	429a      	cmp	r2, r3
 80042da:	bf0c      	ite	eq
 80042dc:	2301      	moveq	r3, #1
 80042de:	2300      	movne	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	461a      	mov	r2, r3
 80042e4:	79fb      	ldrb	r3, [r7, #7]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d0c3      	beq.n	8004272 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f8:	b085      	sub	sp, #20
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68da      	ldr	r2, [r3, #12]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689a      	ldr	r2, [r3, #8]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	431a      	orrs	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004336:	f023 030c 	bic.w	r3, r3, #12
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6812      	ldr	r2, [r2, #0]
 800433e:	68f9      	ldr	r1, [r7, #12]
 8004340:	430b      	orrs	r3, r1
 8004342:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699a      	ldr	r2, [r3, #24]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004362:	f040 818b 	bne.w	800467c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4ac1      	ldr	r2, [pc, #772]	; (8004670 <UART_SetConfig+0x37c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d005      	beq.n	800437c <UART_SetConfig+0x88>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4abf      	ldr	r2, [pc, #764]	; (8004674 <UART_SetConfig+0x380>)
 8004376:	4293      	cmp	r3, r2
 8004378:	f040 80bd 	bne.w	80044f6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800437c:	f7ff f8c2 	bl	8003504 <HAL_RCC_GetPCLK2Freq>
 8004380:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	461d      	mov	r5, r3
 8004386:	f04f 0600 	mov.w	r6, #0
 800438a:	46a8      	mov	r8, r5
 800438c:	46b1      	mov	r9, r6
 800438e:	eb18 0308 	adds.w	r3, r8, r8
 8004392:	eb49 0409 	adc.w	r4, r9, r9
 8004396:	4698      	mov	r8, r3
 8004398:	46a1      	mov	r9, r4
 800439a:	eb18 0805 	adds.w	r8, r8, r5
 800439e:	eb49 0906 	adc.w	r9, r9, r6
 80043a2:	f04f 0100 	mov.w	r1, #0
 80043a6:	f04f 0200 	mov.w	r2, #0
 80043aa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80043ae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80043b2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80043b6:	4688      	mov	r8, r1
 80043b8:	4691      	mov	r9, r2
 80043ba:	eb18 0005 	adds.w	r0, r8, r5
 80043be:	eb49 0106 	adc.w	r1, r9, r6
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	461d      	mov	r5, r3
 80043c8:	f04f 0600 	mov.w	r6, #0
 80043cc:	196b      	adds	r3, r5, r5
 80043ce:	eb46 0406 	adc.w	r4, r6, r6
 80043d2:	461a      	mov	r2, r3
 80043d4:	4623      	mov	r3, r4
 80043d6:	f7fb ff4b 	bl	8000270 <__aeabi_uldivmod>
 80043da:	4603      	mov	r3, r0
 80043dc:	460c      	mov	r4, r1
 80043de:	461a      	mov	r2, r3
 80043e0:	4ba5      	ldr	r3, [pc, #660]	; (8004678 <UART_SetConfig+0x384>)
 80043e2:	fba3 2302 	umull	r2, r3, r3, r2
 80043e6:	095b      	lsrs	r3, r3, #5
 80043e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	461d      	mov	r5, r3
 80043f0:	f04f 0600 	mov.w	r6, #0
 80043f4:	46a9      	mov	r9, r5
 80043f6:	46b2      	mov	sl, r6
 80043f8:	eb19 0309 	adds.w	r3, r9, r9
 80043fc:	eb4a 040a 	adc.w	r4, sl, sl
 8004400:	4699      	mov	r9, r3
 8004402:	46a2      	mov	sl, r4
 8004404:	eb19 0905 	adds.w	r9, r9, r5
 8004408:	eb4a 0a06 	adc.w	sl, sl, r6
 800440c:	f04f 0100 	mov.w	r1, #0
 8004410:	f04f 0200 	mov.w	r2, #0
 8004414:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004418:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800441c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004420:	4689      	mov	r9, r1
 8004422:	4692      	mov	sl, r2
 8004424:	eb19 0005 	adds.w	r0, r9, r5
 8004428:	eb4a 0106 	adc.w	r1, sl, r6
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	461d      	mov	r5, r3
 8004432:	f04f 0600 	mov.w	r6, #0
 8004436:	196b      	adds	r3, r5, r5
 8004438:	eb46 0406 	adc.w	r4, r6, r6
 800443c:	461a      	mov	r2, r3
 800443e:	4623      	mov	r3, r4
 8004440:	f7fb ff16 	bl	8000270 <__aeabi_uldivmod>
 8004444:	4603      	mov	r3, r0
 8004446:	460c      	mov	r4, r1
 8004448:	461a      	mov	r2, r3
 800444a:	4b8b      	ldr	r3, [pc, #556]	; (8004678 <UART_SetConfig+0x384>)
 800444c:	fba3 1302 	umull	r1, r3, r3, r2
 8004450:	095b      	lsrs	r3, r3, #5
 8004452:	2164      	movs	r1, #100	; 0x64
 8004454:	fb01 f303 	mul.w	r3, r1, r3
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	3332      	adds	r3, #50	; 0x32
 800445e:	4a86      	ldr	r2, [pc, #536]	; (8004678 <UART_SetConfig+0x384>)
 8004460:	fba2 2303 	umull	r2, r3, r2, r3
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800446c:	4498      	add	r8, r3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	461d      	mov	r5, r3
 8004472:	f04f 0600 	mov.w	r6, #0
 8004476:	46a9      	mov	r9, r5
 8004478:	46b2      	mov	sl, r6
 800447a:	eb19 0309 	adds.w	r3, r9, r9
 800447e:	eb4a 040a 	adc.w	r4, sl, sl
 8004482:	4699      	mov	r9, r3
 8004484:	46a2      	mov	sl, r4
 8004486:	eb19 0905 	adds.w	r9, r9, r5
 800448a:	eb4a 0a06 	adc.w	sl, sl, r6
 800448e:	f04f 0100 	mov.w	r1, #0
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800449a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800449e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80044a2:	4689      	mov	r9, r1
 80044a4:	4692      	mov	sl, r2
 80044a6:	eb19 0005 	adds.w	r0, r9, r5
 80044aa:	eb4a 0106 	adc.w	r1, sl, r6
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	461d      	mov	r5, r3
 80044b4:	f04f 0600 	mov.w	r6, #0
 80044b8:	196b      	adds	r3, r5, r5
 80044ba:	eb46 0406 	adc.w	r4, r6, r6
 80044be:	461a      	mov	r2, r3
 80044c0:	4623      	mov	r3, r4
 80044c2:	f7fb fed5 	bl	8000270 <__aeabi_uldivmod>
 80044c6:	4603      	mov	r3, r0
 80044c8:	460c      	mov	r4, r1
 80044ca:	461a      	mov	r2, r3
 80044cc:	4b6a      	ldr	r3, [pc, #424]	; (8004678 <UART_SetConfig+0x384>)
 80044ce:	fba3 1302 	umull	r1, r3, r3, r2
 80044d2:	095b      	lsrs	r3, r3, #5
 80044d4:	2164      	movs	r1, #100	; 0x64
 80044d6:	fb01 f303 	mul.w	r3, r1, r3
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	3332      	adds	r3, #50	; 0x32
 80044e0:	4a65      	ldr	r2, [pc, #404]	; (8004678 <UART_SetConfig+0x384>)
 80044e2:	fba2 2303 	umull	r2, r3, r2, r3
 80044e6:	095b      	lsrs	r3, r3, #5
 80044e8:	f003 0207 	and.w	r2, r3, #7
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4442      	add	r2, r8
 80044f2:	609a      	str	r2, [r3, #8]
 80044f4:	e26f      	b.n	80049d6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044f6:	f7fe fff1 	bl	80034dc <HAL_RCC_GetPCLK1Freq>
 80044fa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	461d      	mov	r5, r3
 8004500:	f04f 0600 	mov.w	r6, #0
 8004504:	46a8      	mov	r8, r5
 8004506:	46b1      	mov	r9, r6
 8004508:	eb18 0308 	adds.w	r3, r8, r8
 800450c:	eb49 0409 	adc.w	r4, r9, r9
 8004510:	4698      	mov	r8, r3
 8004512:	46a1      	mov	r9, r4
 8004514:	eb18 0805 	adds.w	r8, r8, r5
 8004518:	eb49 0906 	adc.w	r9, r9, r6
 800451c:	f04f 0100 	mov.w	r1, #0
 8004520:	f04f 0200 	mov.w	r2, #0
 8004524:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004528:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800452c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004530:	4688      	mov	r8, r1
 8004532:	4691      	mov	r9, r2
 8004534:	eb18 0005 	adds.w	r0, r8, r5
 8004538:	eb49 0106 	adc.w	r1, r9, r6
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	461d      	mov	r5, r3
 8004542:	f04f 0600 	mov.w	r6, #0
 8004546:	196b      	adds	r3, r5, r5
 8004548:	eb46 0406 	adc.w	r4, r6, r6
 800454c:	461a      	mov	r2, r3
 800454e:	4623      	mov	r3, r4
 8004550:	f7fb fe8e 	bl	8000270 <__aeabi_uldivmod>
 8004554:	4603      	mov	r3, r0
 8004556:	460c      	mov	r4, r1
 8004558:	461a      	mov	r2, r3
 800455a:	4b47      	ldr	r3, [pc, #284]	; (8004678 <UART_SetConfig+0x384>)
 800455c:	fba3 2302 	umull	r2, r3, r3, r2
 8004560:	095b      	lsrs	r3, r3, #5
 8004562:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	461d      	mov	r5, r3
 800456a:	f04f 0600 	mov.w	r6, #0
 800456e:	46a9      	mov	r9, r5
 8004570:	46b2      	mov	sl, r6
 8004572:	eb19 0309 	adds.w	r3, r9, r9
 8004576:	eb4a 040a 	adc.w	r4, sl, sl
 800457a:	4699      	mov	r9, r3
 800457c:	46a2      	mov	sl, r4
 800457e:	eb19 0905 	adds.w	r9, r9, r5
 8004582:	eb4a 0a06 	adc.w	sl, sl, r6
 8004586:	f04f 0100 	mov.w	r1, #0
 800458a:	f04f 0200 	mov.w	r2, #0
 800458e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004592:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004596:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800459a:	4689      	mov	r9, r1
 800459c:	4692      	mov	sl, r2
 800459e:	eb19 0005 	adds.w	r0, r9, r5
 80045a2:	eb4a 0106 	adc.w	r1, sl, r6
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	461d      	mov	r5, r3
 80045ac:	f04f 0600 	mov.w	r6, #0
 80045b0:	196b      	adds	r3, r5, r5
 80045b2:	eb46 0406 	adc.w	r4, r6, r6
 80045b6:	461a      	mov	r2, r3
 80045b8:	4623      	mov	r3, r4
 80045ba:	f7fb fe59 	bl	8000270 <__aeabi_uldivmod>
 80045be:	4603      	mov	r3, r0
 80045c0:	460c      	mov	r4, r1
 80045c2:	461a      	mov	r2, r3
 80045c4:	4b2c      	ldr	r3, [pc, #176]	; (8004678 <UART_SetConfig+0x384>)
 80045c6:	fba3 1302 	umull	r1, r3, r3, r2
 80045ca:	095b      	lsrs	r3, r3, #5
 80045cc:	2164      	movs	r1, #100	; 0x64
 80045ce:	fb01 f303 	mul.w	r3, r1, r3
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	3332      	adds	r3, #50	; 0x32
 80045d8:	4a27      	ldr	r2, [pc, #156]	; (8004678 <UART_SetConfig+0x384>)
 80045da:	fba2 2303 	umull	r2, r3, r2, r3
 80045de:	095b      	lsrs	r3, r3, #5
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045e6:	4498      	add	r8, r3
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	461d      	mov	r5, r3
 80045ec:	f04f 0600 	mov.w	r6, #0
 80045f0:	46a9      	mov	r9, r5
 80045f2:	46b2      	mov	sl, r6
 80045f4:	eb19 0309 	adds.w	r3, r9, r9
 80045f8:	eb4a 040a 	adc.w	r4, sl, sl
 80045fc:	4699      	mov	r9, r3
 80045fe:	46a2      	mov	sl, r4
 8004600:	eb19 0905 	adds.w	r9, r9, r5
 8004604:	eb4a 0a06 	adc.w	sl, sl, r6
 8004608:	f04f 0100 	mov.w	r1, #0
 800460c:	f04f 0200 	mov.w	r2, #0
 8004610:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004614:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004618:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800461c:	4689      	mov	r9, r1
 800461e:	4692      	mov	sl, r2
 8004620:	eb19 0005 	adds.w	r0, r9, r5
 8004624:	eb4a 0106 	adc.w	r1, sl, r6
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	461d      	mov	r5, r3
 800462e:	f04f 0600 	mov.w	r6, #0
 8004632:	196b      	adds	r3, r5, r5
 8004634:	eb46 0406 	adc.w	r4, r6, r6
 8004638:	461a      	mov	r2, r3
 800463a:	4623      	mov	r3, r4
 800463c:	f7fb fe18 	bl	8000270 <__aeabi_uldivmod>
 8004640:	4603      	mov	r3, r0
 8004642:	460c      	mov	r4, r1
 8004644:	461a      	mov	r2, r3
 8004646:	4b0c      	ldr	r3, [pc, #48]	; (8004678 <UART_SetConfig+0x384>)
 8004648:	fba3 1302 	umull	r1, r3, r3, r2
 800464c:	095b      	lsrs	r3, r3, #5
 800464e:	2164      	movs	r1, #100	; 0x64
 8004650:	fb01 f303 	mul.w	r3, r1, r3
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	3332      	adds	r3, #50	; 0x32
 800465a:	4a07      	ldr	r2, [pc, #28]	; (8004678 <UART_SetConfig+0x384>)
 800465c:	fba2 2303 	umull	r2, r3, r2, r3
 8004660:	095b      	lsrs	r3, r3, #5
 8004662:	f003 0207 	and.w	r2, r3, #7
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4442      	add	r2, r8
 800466c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800466e:	e1b2      	b.n	80049d6 <UART_SetConfig+0x6e2>
 8004670:	40011000 	.word	0x40011000
 8004674:	40011400 	.word	0x40011400
 8004678:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4ad7      	ldr	r2, [pc, #860]	; (80049e0 <UART_SetConfig+0x6ec>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d005      	beq.n	8004692 <UART_SetConfig+0x39e>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4ad6      	ldr	r2, [pc, #856]	; (80049e4 <UART_SetConfig+0x6f0>)
 800468c:	4293      	cmp	r3, r2
 800468e:	f040 80d1 	bne.w	8004834 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004692:	f7fe ff37 	bl	8003504 <HAL_RCC_GetPCLK2Freq>
 8004696:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	469a      	mov	sl, r3
 800469c:	f04f 0b00 	mov.w	fp, #0
 80046a0:	46d0      	mov	r8, sl
 80046a2:	46d9      	mov	r9, fp
 80046a4:	eb18 0308 	adds.w	r3, r8, r8
 80046a8:	eb49 0409 	adc.w	r4, r9, r9
 80046ac:	4698      	mov	r8, r3
 80046ae:	46a1      	mov	r9, r4
 80046b0:	eb18 080a 	adds.w	r8, r8, sl
 80046b4:	eb49 090b 	adc.w	r9, r9, fp
 80046b8:	f04f 0100 	mov.w	r1, #0
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80046c4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80046c8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80046cc:	4688      	mov	r8, r1
 80046ce:	4691      	mov	r9, r2
 80046d0:	eb1a 0508 	adds.w	r5, sl, r8
 80046d4:	eb4b 0609 	adc.w	r6, fp, r9
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	4619      	mov	r1, r3
 80046de:	f04f 0200 	mov.w	r2, #0
 80046e2:	f04f 0300 	mov.w	r3, #0
 80046e6:	f04f 0400 	mov.w	r4, #0
 80046ea:	0094      	lsls	r4, r2, #2
 80046ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80046f0:	008b      	lsls	r3, r1, #2
 80046f2:	461a      	mov	r2, r3
 80046f4:	4623      	mov	r3, r4
 80046f6:	4628      	mov	r0, r5
 80046f8:	4631      	mov	r1, r6
 80046fa:	f7fb fdb9 	bl	8000270 <__aeabi_uldivmod>
 80046fe:	4603      	mov	r3, r0
 8004700:	460c      	mov	r4, r1
 8004702:	461a      	mov	r2, r3
 8004704:	4bb8      	ldr	r3, [pc, #736]	; (80049e8 <UART_SetConfig+0x6f4>)
 8004706:	fba3 2302 	umull	r2, r3, r3, r2
 800470a:	095b      	lsrs	r3, r3, #5
 800470c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	469b      	mov	fp, r3
 8004714:	f04f 0c00 	mov.w	ip, #0
 8004718:	46d9      	mov	r9, fp
 800471a:	46e2      	mov	sl, ip
 800471c:	eb19 0309 	adds.w	r3, r9, r9
 8004720:	eb4a 040a 	adc.w	r4, sl, sl
 8004724:	4699      	mov	r9, r3
 8004726:	46a2      	mov	sl, r4
 8004728:	eb19 090b 	adds.w	r9, r9, fp
 800472c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004730:	f04f 0100 	mov.w	r1, #0
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800473c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004740:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004744:	4689      	mov	r9, r1
 8004746:	4692      	mov	sl, r2
 8004748:	eb1b 0509 	adds.w	r5, fp, r9
 800474c:	eb4c 060a 	adc.w	r6, ip, sl
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	4619      	mov	r1, r3
 8004756:	f04f 0200 	mov.w	r2, #0
 800475a:	f04f 0300 	mov.w	r3, #0
 800475e:	f04f 0400 	mov.w	r4, #0
 8004762:	0094      	lsls	r4, r2, #2
 8004764:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004768:	008b      	lsls	r3, r1, #2
 800476a:	461a      	mov	r2, r3
 800476c:	4623      	mov	r3, r4
 800476e:	4628      	mov	r0, r5
 8004770:	4631      	mov	r1, r6
 8004772:	f7fb fd7d 	bl	8000270 <__aeabi_uldivmod>
 8004776:	4603      	mov	r3, r0
 8004778:	460c      	mov	r4, r1
 800477a:	461a      	mov	r2, r3
 800477c:	4b9a      	ldr	r3, [pc, #616]	; (80049e8 <UART_SetConfig+0x6f4>)
 800477e:	fba3 1302 	umull	r1, r3, r3, r2
 8004782:	095b      	lsrs	r3, r3, #5
 8004784:	2164      	movs	r1, #100	; 0x64
 8004786:	fb01 f303 	mul.w	r3, r1, r3
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	011b      	lsls	r3, r3, #4
 800478e:	3332      	adds	r3, #50	; 0x32
 8004790:	4a95      	ldr	r2, [pc, #596]	; (80049e8 <UART_SetConfig+0x6f4>)
 8004792:	fba2 2303 	umull	r2, r3, r2, r3
 8004796:	095b      	lsrs	r3, r3, #5
 8004798:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800479c:	4498      	add	r8, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	469b      	mov	fp, r3
 80047a2:	f04f 0c00 	mov.w	ip, #0
 80047a6:	46d9      	mov	r9, fp
 80047a8:	46e2      	mov	sl, ip
 80047aa:	eb19 0309 	adds.w	r3, r9, r9
 80047ae:	eb4a 040a 	adc.w	r4, sl, sl
 80047b2:	4699      	mov	r9, r3
 80047b4:	46a2      	mov	sl, r4
 80047b6:	eb19 090b 	adds.w	r9, r9, fp
 80047ba:	eb4a 0a0c 	adc.w	sl, sl, ip
 80047be:	f04f 0100 	mov.w	r1, #0
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80047ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80047d2:	4689      	mov	r9, r1
 80047d4:	4692      	mov	sl, r2
 80047d6:	eb1b 0509 	adds.w	r5, fp, r9
 80047da:	eb4c 060a 	adc.w	r6, ip, sl
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	4619      	mov	r1, r3
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	f04f 0300 	mov.w	r3, #0
 80047ec:	f04f 0400 	mov.w	r4, #0
 80047f0:	0094      	lsls	r4, r2, #2
 80047f2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80047f6:	008b      	lsls	r3, r1, #2
 80047f8:	461a      	mov	r2, r3
 80047fa:	4623      	mov	r3, r4
 80047fc:	4628      	mov	r0, r5
 80047fe:	4631      	mov	r1, r6
 8004800:	f7fb fd36 	bl	8000270 <__aeabi_uldivmod>
 8004804:	4603      	mov	r3, r0
 8004806:	460c      	mov	r4, r1
 8004808:	461a      	mov	r2, r3
 800480a:	4b77      	ldr	r3, [pc, #476]	; (80049e8 <UART_SetConfig+0x6f4>)
 800480c:	fba3 1302 	umull	r1, r3, r3, r2
 8004810:	095b      	lsrs	r3, r3, #5
 8004812:	2164      	movs	r1, #100	; 0x64
 8004814:	fb01 f303 	mul.w	r3, r1, r3
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	3332      	adds	r3, #50	; 0x32
 800481e:	4a72      	ldr	r2, [pc, #456]	; (80049e8 <UART_SetConfig+0x6f4>)
 8004820:	fba2 2303 	umull	r2, r3, r2, r3
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	f003 020f 	and.w	r2, r3, #15
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4442      	add	r2, r8
 8004830:	609a      	str	r2, [r3, #8]
 8004832:	e0d0      	b.n	80049d6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004834:	f7fe fe52 	bl	80034dc <HAL_RCC_GetPCLK1Freq>
 8004838:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	469a      	mov	sl, r3
 800483e:	f04f 0b00 	mov.w	fp, #0
 8004842:	46d0      	mov	r8, sl
 8004844:	46d9      	mov	r9, fp
 8004846:	eb18 0308 	adds.w	r3, r8, r8
 800484a:	eb49 0409 	adc.w	r4, r9, r9
 800484e:	4698      	mov	r8, r3
 8004850:	46a1      	mov	r9, r4
 8004852:	eb18 080a 	adds.w	r8, r8, sl
 8004856:	eb49 090b 	adc.w	r9, r9, fp
 800485a:	f04f 0100 	mov.w	r1, #0
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004866:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800486a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800486e:	4688      	mov	r8, r1
 8004870:	4691      	mov	r9, r2
 8004872:	eb1a 0508 	adds.w	r5, sl, r8
 8004876:	eb4b 0609 	adc.w	r6, fp, r9
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	4619      	mov	r1, r3
 8004880:	f04f 0200 	mov.w	r2, #0
 8004884:	f04f 0300 	mov.w	r3, #0
 8004888:	f04f 0400 	mov.w	r4, #0
 800488c:	0094      	lsls	r4, r2, #2
 800488e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004892:	008b      	lsls	r3, r1, #2
 8004894:	461a      	mov	r2, r3
 8004896:	4623      	mov	r3, r4
 8004898:	4628      	mov	r0, r5
 800489a:	4631      	mov	r1, r6
 800489c:	f7fb fce8 	bl	8000270 <__aeabi_uldivmod>
 80048a0:	4603      	mov	r3, r0
 80048a2:	460c      	mov	r4, r1
 80048a4:	461a      	mov	r2, r3
 80048a6:	4b50      	ldr	r3, [pc, #320]	; (80049e8 <UART_SetConfig+0x6f4>)
 80048a8:	fba3 2302 	umull	r2, r3, r3, r2
 80048ac:	095b      	lsrs	r3, r3, #5
 80048ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	469b      	mov	fp, r3
 80048b6:	f04f 0c00 	mov.w	ip, #0
 80048ba:	46d9      	mov	r9, fp
 80048bc:	46e2      	mov	sl, ip
 80048be:	eb19 0309 	adds.w	r3, r9, r9
 80048c2:	eb4a 040a 	adc.w	r4, sl, sl
 80048c6:	4699      	mov	r9, r3
 80048c8:	46a2      	mov	sl, r4
 80048ca:	eb19 090b 	adds.w	r9, r9, fp
 80048ce:	eb4a 0a0c 	adc.w	sl, sl, ip
 80048d2:	f04f 0100 	mov.w	r1, #0
 80048d6:	f04f 0200 	mov.w	r2, #0
 80048da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80048e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80048e6:	4689      	mov	r9, r1
 80048e8:	4692      	mov	sl, r2
 80048ea:	eb1b 0509 	adds.w	r5, fp, r9
 80048ee:	eb4c 060a 	adc.w	r6, ip, sl
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	4619      	mov	r1, r3
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	f04f 0400 	mov.w	r4, #0
 8004904:	0094      	lsls	r4, r2, #2
 8004906:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800490a:	008b      	lsls	r3, r1, #2
 800490c:	461a      	mov	r2, r3
 800490e:	4623      	mov	r3, r4
 8004910:	4628      	mov	r0, r5
 8004912:	4631      	mov	r1, r6
 8004914:	f7fb fcac 	bl	8000270 <__aeabi_uldivmod>
 8004918:	4603      	mov	r3, r0
 800491a:	460c      	mov	r4, r1
 800491c:	461a      	mov	r2, r3
 800491e:	4b32      	ldr	r3, [pc, #200]	; (80049e8 <UART_SetConfig+0x6f4>)
 8004920:	fba3 1302 	umull	r1, r3, r3, r2
 8004924:	095b      	lsrs	r3, r3, #5
 8004926:	2164      	movs	r1, #100	; 0x64
 8004928:	fb01 f303 	mul.w	r3, r1, r3
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	3332      	adds	r3, #50	; 0x32
 8004932:	4a2d      	ldr	r2, [pc, #180]	; (80049e8 <UART_SetConfig+0x6f4>)
 8004934:	fba2 2303 	umull	r2, r3, r2, r3
 8004938:	095b      	lsrs	r3, r3, #5
 800493a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800493e:	4498      	add	r8, r3
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	469b      	mov	fp, r3
 8004944:	f04f 0c00 	mov.w	ip, #0
 8004948:	46d9      	mov	r9, fp
 800494a:	46e2      	mov	sl, ip
 800494c:	eb19 0309 	adds.w	r3, r9, r9
 8004950:	eb4a 040a 	adc.w	r4, sl, sl
 8004954:	4699      	mov	r9, r3
 8004956:	46a2      	mov	sl, r4
 8004958:	eb19 090b 	adds.w	r9, r9, fp
 800495c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004960:	f04f 0100 	mov.w	r1, #0
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800496c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004970:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004974:	4689      	mov	r9, r1
 8004976:	4692      	mov	sl, r2
 8004978:	eb1b 0509 	adds.w	r5, fp, r9
 800497c:	eb4c 060a 	adc.w	r6, ip, sl
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	4619      	mov	r1, r3
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	f04f 0400 	mov.w	r4, #0
 8004992:	0094      	lsls	r4, r2, #2
 8004994:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004998:	008b      	lsls	r3, r1, #2
 800499a:	461a      	mov	r2, r3
 800499c:	4623      	mov	r3, r4
 800499e:	4628      	mov	r0, r5
 80049a0:	4631      	mov	r1, r6
 80049a2:	f7fb fc65 	bl	8000270 <__aeabi_uldivmod>
 80049a6:	4603      	mov	r3, r0
 80049a8:	460c      	mov	r4, r1
 80049aa:	461a      	mov	r2, r3
 80049ac:	4b0e      	ldr	r3, [pc, #56]	; (80049e8 <UART_SetConfig+0x6f4>)
 80049ae:	fba3 1302 	umull	r1, r3, r3, r2
 80049b2:	095b      	lsrs	r3, r3, #5
 80049b4:	2164      	movs	r1, #100	; 0x64
 80049b6:	fb01 f303 	mul.w	r3, r1, r3
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	011b      	lsls	r3, r3, #4
 80049be:	3332      	adds	r3, #50	; 0x32
 80049c0:	4a09      	ldr	r2, [pc, #36]	; (80049e8 <UART_SetConfig+0x6f4>)
 80049c2:	fba2 2303 	umull	r2, r3, r2, r3
 80049c6:	095b      	lsrs	r3, r3, #5
 80049c8:	f003 020f 	and.w	r2, r3, #15
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4442      	add	r2, r8
 80049d2:	609a      	str	r2, [r3, #8]
}
 80049d4:	e7ff      	b.n	80049d6 <UART_SetConfig+0x6e2>
 80049d6:	bf00      	nop
 80049d8:	3714      	adds	r7, #20
 80049da:	46bd      	mov	sp, r7
 80049dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049e0:	40011000 	.word	0x40011000
 80049e4:	40011400 	.word	0x40011400
 80049e8:	51eb851f 	.word	0x51eb851f

080049ec <__errno>:
 80049ec:	4b01      	ldr	r3, [pc, #4]	; (80049f4 <__errno+0x8>)
 80049ee:	6818      	ldr	r0, [r3, #0]
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	2000000c 	.word	0x2000000c

080049f8 <__libc_init_array>:
 80049f8:	b570      	push	{r4, r5, r6, lr}
 80049fa:	4e0d      	ldr	r6, [pc, #52]	; (8004a30 <__libc_init_array+0x38>)
 80049fc:	4c0d      	ldr	r4, [pc, #52]	; (8004a34 <__libc_init_array+0x3c>)
 80049fe:	1ba4      	subs	r4, r4, r6
 8004a00:	10a4      	asrs	r4, r4, #2
 8004a02:	2500      	movs	r5, #0
 8004a04:	42a5      	cmp	r5, r4
 8004a06:	d109      	bne.n	8004a1c <__libc_init_array+0x24>
 8004a08:	4e0b      	ldr	r6, [pc, #44]	; (8004a38 <__libc_init_array+0x40>)
 8004a0a:	4c0c      	ldr	r4, [pc, #48]	; (8004a3c <__libc_init_array+0x44>)
 8004a0c:	f000 ff68 	bl	80058e0 <_init>
 8004a10:	1ba4      	subs	r4, r4, r6
 8004a12:	10a4      	asrs	r4, r4, #2
 8004a14:	2500      	movs	r5, #0
 8004a16:	42a5      	cmp	r5, r4
 8004a18:	d105      	bne.n	8004a26 <__libc_init_array+0x2e>
 8004a1a:	bd70      	pop	{r4, r5, r6, pc}
 8004a1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a20:	4798      	blx	r3
 8004a22:	3501      	adds	r5, #1
 8004a24:	e7ee      	b.n	8004a04 <__libc_init_array+0xc>
 8004a26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a2a:	4798      	blx	r3
 8004a2c:	3501      	adds	r5, #1
 8004a2e:	e7f2      	b.n	8004a16 <__libc_init_array+0x1e>
 8004a30:	08005b5c 	.word	0x08005b5c
 8004a34:	08005b5c 	.word	0x08005b5c
 8004a38:	08005b5c 	.word	0x08005b5c
 8004a3c:	08005b60 	.word	0x08005b60

08004a40 <memset>:
 8004a40:	4402      	add	r2, r0
 8004a42:	4603      	mov	r3, r0
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d100      	bne.n	8004a4a <memset+0xa>
 8004a48:	4770      	bx	lr
 8004a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a4e:	e7f9      	b.n	8004a44 <memset+0x4>

08004a50 <iprintf>:
 8004a50:	b40f      	push	{r0, r1, r2, r3}
 8004a52:	4b0a      	ldr	r3, [pc, #40]	; (8004a7c <iprintf+0x2c>)
 8004a54:	b513      	push	{r0, r1, r4, lr}
 8004a56:	681c      	ldr	r4, [r3, #0]
 8004a58:	b124      	cbz	r4, 8004a64 <iprintf+0x14>
 8004a5a:	69a3      	ldr	r3, [r4, #24]
 8004a5c:	b913      	cbnz	r3, 8004a64 <iprintf+0x14>
 8004a5e:	4620      	mov	r0, r4
 8004a60:	f000 fa22 	bl	8004ea8 <__sinit>
 8004a64:	ab05      	add	r3, sp, #20
 8004a66:	9a04      	ldr	r2, [sp, #16]
 8004a68:	68a1      	ldr	r1, [r4, #8]
 8004a6a:	9301      	str	r3, [sp, #4]
 8004a6c:	4620      	mov	r0, r4
 8004a6e:	f000 fbdb 	bl	8005228 <_vfiprintf_r>
 8004a72:	b002      	add	sp, #8
 8004a74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a78:	b004      	add	sp, #16
 8004a7a:	4770      	bx	lr
 8004a7c:	2000000c 	.word	0x2000000c

08004a80 <_puts_r>:
 8004a80:	b570      	push	{r4, r5, r6, lr}
 8004a82:	460e      	mov	r6, r1
 8004a84:	4605      	mov	r5, r0
 8004a86:	b118      	cbz	r0, 8004a90 <_puts_r+0x10>
 8004a88:	6983      	ldr	r3, [r0, #24]
 8004a8a:	b90b      	cbnz	r3, 8004a90 <_puts_r+0x10>
 8004a8c:	f000 fa0c 	bl	8004ea8 <__sinit>
 8004a90:	69ab      	ldr	r3, [r5, #24]
 8004a92:	68ac      	ldr	r4, [r5, #8]
 8004a94:	b913      	cbnz	r3, 8004a9c <_puts_r+0x1c>
 8004a96:	4628      	mov	r0, r5
 8004a98:	f000 fa06 	bl	8004ea8 <__sinit>
 8004a9c:	4b23      	ldr	r3, [pc, #140]	; (8004b2c <_puts_r+0xac>)
 8004a9e:	429c      	cmp	r4, r3
 8004aa0:	d117      	bne.n	8004ad2 <_puts_r+0x52>
 8004aa2:	686c      	ldr	r4, [r5, #4]
 8004aa4:	89a3      	ldrh	r3, [r4, #12]
 8004aa6:	071b      	lsls	r3, r3, #28
 8004aa8:	d51d      	bpl.n	8004ae6 <_puts_r+0x66>
 8004aaa:	6923      	ldr	r3, [r4, #16]
 8004aac:	b1db      	cbz	r3, 8004ae6 <_puts_r+0x66>
 8004aae:	3e01      	subs	r6, #1
 8004ab0:	68a3      	ldr	r3, [r4, #8]
 8004ab2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	60a3      	str	r3, [r4, #8]
 8004aba:	b9e9      	cbnz	r1, 8004af8 <_puts_r+0x78>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	da2e      	bge.n	8004b1e <_puts_r+0x9e>
 8004ac0:	4622      	mov	r2, r4
 8004ac2:	210a      	movs	r1, #10
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f000 f83f 	bl	8004b48 <__swbuf_r>
 8004aca:	3001      	adds	r0, #1
 8004acc:	d011      	beq.n	8004af2 <_puts_r+0x72>
 8004ace:	200a      	movs	r0, #10
 8004ad0:	e011      	b.n	8004af6 <_puts_r+0x76>
 8004ad2:	4b17      	ldr	r3, [pc, #92]	; (8004b30 <_puts_r+0xb0>)
 8004ad4:	429c      	cmp	r4, r3
 8004ad6:	d101      	bne.n	8004adc <_puts_r+0x5c>
 8004ad8:	68ac      	ldr	r4, [r5, #8]
 8004ada:	e7e3      	b.n	8004aa4 <_puts_r+0x24>
 8004adc:	4b15      	ldr	r3, [pc, #84]	; (8004b34 <_puts_r+0xb4>)
 8004ade:	429c      	cmp	r4, r3
 8004ae0:	bf08      	it	eq
 8004ae2:	68ec      	ldreq	r4, [r5, #12]
 8004ae4:	e7de      	b.n	8004aa4 <_puts_r+0x24>
 8004ae6:	4621      	mov	r1, r4
 8004ae8:	4628      	mov	r0, r5
 8004aea:	f000 f87f 	bl	8004bec <__swsetup_r>
 8004aee:	2800      	cmp	r0, #0
 8004af0:	d0dd      	beq.n	8004aae <_puts_r+0x2e>
 8004af2:	f04f 30ff 	mov.w	r0, #4294967295
 8004af6:	bd70      	pop	{r4, r5, r6, pc}
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	da04      	bge.n	8004b06 <_puts_r+0x86>
 8004afc:	69a2      	ldr	r2, [r4, #24]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	dc06      	bgt.n	8004b10 <_puts_r+0x90>
 8004b02:	290a      	cmp	r1, #10
 8004b04:	d004      	beq.n	8004b10 <_puts_r+0x90>
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	1c5a      	adds	r2, r3, #1
 8004b0a:	6022      	str	r2, [r4, #0]
 8004b0c:	7019      	strb	r1, [r3, #0]
 8004b0e:	e7cf      	b.n	8004ab0 <_puts_r+0x30>
 8004b10:	4622      	mov	r2, r4
 8004b12:	4628      	mov	r0, r5
 8004b14:	f000 f818 	bl	8004b48 <__swbuf_r>
 8004b18:	3001      	adds	r0, #1
 8004b1a:	d1c9      	bne.n	8004ab0 <_puts_r+0x30>
 8004b1c:	e7e9      	b.n	8004af2 <_puts_r+0x72>
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	200a      	movs	r0, #10
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	6022      	str	r2, [r4, #0]
 8004b26:	7018      	strb	r0, [r3, #0]
 8004b28:	e7e5      	b.n	8004af6 <_puts_r+0x76>
 8004b2a:	bf00      	nop
 8004b2c:	08005ae0 	.word	0x08005ae0
 8004b30:	08005b00 	.word	0x08005b00
 8004b34:	08005ac0 	.word	0x08005ac0

08004b38 <puts>:
 8004b38:	4b02      	ldr	r3, [pc, #8]	; (8004b44 <puts+0xc>)
 8004b3a:	4601      	mov	r1, r0
 8004b3c:	6818      	ldr	r0, [r3, #0]
 8004b3e:	f7ff bf9f 	b.w	8004a80 <_puts_r>
 8004b42:	bf00      	nop
 8004b44:	2000000c 	.word	0x2000000c

08004b48 <__swbuf_r>:
 8004b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b4a:	460e      	mov	r6, r1
 8004b4c:	4614      	mov	r4, r2
 8004b4e:	4605      	mov	r5, r0
 8004b50:	b118      	cbz	r0, 8004b5a <__swbuf_r+0x12>
 8004b52:	6983      	ldr	r3, [r0, #24]
 8004b54:	b90b      	cbnz	r3, 8004b5a <__swbuf_r+0x12>
 8004b56:	f000 f9a7 	bl	8004ea8 <__sinit>
 8004b5a:	4b21      	ldr	r3, [pc, #132]	; (8004be0 <__swbuf_r+0x98>)
 8004b5c:	429c      	cmp	r4, r3
 8004b5e:	d12a      	bne.n	8004bb6 <__swbuf_r+0x6e>
 8004b60:	686c      	ldr	r4, [r5, #4]
 8004b62:	69a3      	ldr	r3, [r4, #24]
 8004b64:	60a3      	str	r3, [r4, #8]
 8004b66:	89a3      	ldrh	r3, [r4, #12]
 8004b68:	071a      	lsls	r2, r3, #28
 8004b6a:	d52e      	bpl.n	8004bca <__swbuf_r+0x82>
 8004b6c:	6923      	ldr	r3, [r4, #16]
 8004b6e:	b363      	cbz	r3, 8004bca <__swbuf_r+0x82>
 8004b70:	6923      	ldr	r3, [r4, #16]
 8004b72:	6820      	ldr	r0, [r4, #0]
 8004b74:	1ac0      	subs	r0, r0, r3
 8004b76:	6963      	ldr	r3, [r4, #20]
 8004b78:	b2f6      	uxtb	r6, r6
 8004b7a:	4283      	cmp	r3, r0
 8004b7c:	4637      	mov	r7, r6
 8004b7e:	dc04      	bgt.n	8004b8a <__swbuf_r+0x42>
 8004b80:	4621      	mov	r1, r4
 8004b82:	4628      	mov	r0, r5
 8004b84:	f000 f926 	bl	8004dd4 <_fflush_r>
 8004b88:	bb28      	cbnz	r0, 8004bd6 <__swbuf_r+0x8e>
 8004b8a:	68a3      	ldr	r3, [r4, #8]
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	60a3      	str	r3, [r4, #8]
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	6022      	str	r2, [r4, #0]
 8004b96:	701e      	strb	r6, [r3, #0]
 8004b98:	6963      	ldr	r3, [r4, #20]
 8004b9a:	3001      	adds	r0, #1
 8004b9c:	4283      	cmp	r3, r0
 8004b9e:	d004      	beq.n	8004baa <__swbuf_r+0x62>
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	07db      	lsls	r3, r3, #31
 8004ba4:	d519      	bpl.n	8004bda <__swbuf_r+0x92>
 8004ba6:	2e0a      	cmp	r6, #10
 8004ba8:	d117      	bne.n	8004bda <__swbuf_r+0x92>
 8004baa:	4621      	mov	r1, r4
 8004bac:	4628      	mov	r0, r5
 8004bae:	f000 f911 	bl	8004dd4 <_fflush_r>
 8004bb2:	b190      	cbz	r0, 8004bda <__swbuf_r+0x92>
 8004bb4:	e00f      	b.n	8004bd6 <__swbuf_r+0x8e>
 8004bb6:	4b0b      	ldr	r3, [pc, #44]	; (8004be4 <__swbuf_r+0x9c>)
 8004bb8:	429c      	cmp	r4, r3
 8004bba:	d101      	bne.n	8004bc0 <__swbuf_r+0x78>
 8004bbc:	68ac      	ldr	r4, [r5, #8]
 8004bbe:	e7d0      	b.n	8004b62 <__swbuf_r+0x1a>
 8004bc0:	4b09      	ldr	r3, [pc, #36]	; (8004be8 <__swbuf_r+0xa0>)
 8004bc2:	429c      	cmp	r4, r3
 8004bc4:	bf08      	it	eq
 8004bc6:	68ec      	ldreq	r4, [r5, #12]
 8004bc8:	e7cb      	b.n	8004b62 <__swbuf_r+0x1a>
 8004bca:	4621      	mov	r1, r4
 8004bcc:	4628      	mov	r0, r5
 8004bce:	f000 f80d 	bl	8004bec <__swsetup_r>
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	d0cc      	beq.n	8004b70 <__swbuf_r+0x28>
 8004bd6:	f04f 37ff 	mov.w	r7, #4294967295
 8004bda:	4638      	mov	r0, r7
 8004bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bde:	bf00      	nop
 8004be0:	08005ae0 	.word	0x08005ae0
 8004be4:	08005b00 	.word	0x08005b00
 8004be8:	08005ac0 	.word	0x08005ac0

08004bec <__swsetup_r>:
 8004bec:	4b32      	ldr	r3, [pc, #200]	; (8004cb8 <__swsetup_r+0xcc>)
 8004bee:	b570      	push	{r4, r5, r6, lr}
 8004bf0:	681d      	ldr	r5, [r3, #0]
 8004bf2:	4606      	mov	r6, r0
 8004bf4:	460c      	mov	r4, r1
 8004bf6:	b125      	cbz	r5, 8004c02 <__swsetup_r+0x16>
 8004bf8:	69ab      	ldr	r3, [r5, #24]
 8004bfa:	b913      	cbnz	r3, 8004c02 <__swsetup_r+0x16>
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	f000 f953 	bl	8004ea8 <__sinit>
 8004c02:	4b2e      	ldr	r3, [pc, #184]	; (8004cbc <__swsetup_r+0xd0>)
 8004c04:	429c      	cmp	r4, r3
 8004c06:	d10f      	bne.n	8004c28 <__swsetup_r+0x3c>
 8004c08:	686c      	ldr	r4, [r5, #4]
 8004c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	0715      	lsls	r5, r2, #28
 8004c12:	d42c      	bmi.n	8004c6e <__swsetup_r+0x82>
 8004c14:	06d0      	lsls	r0, r2, #27
 8004c16:	d411      	bmi.n	8004c3c <__swsetup_r+0x50>
 8004c18:	2209      	movs	r2, #9
 8004c1a:	6032      	str	r2, [r6, #0]
 8004c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c20:	81a3      	strh	r3, [r4, #12]
 8004c22:	f04f 30ff 	mov.w	r0, #4294967295
 8004c26:	e03e      	b.n	8004ca6 <__swsetup_r+0xba>
 8004c28:	4b25      	ldr	r3, [pc, #148]	; (8004cc0 <__swsetup_r+0xd4>)
 8004c2a:	429c      	cmp	r4, r3
 8004c2c:	d101      	bne.n	8004c32 <__swsetup_r+0x46>
 8004c2e:	68ac      	ldr	r4, [r5, #8]
 8004c30:	e7eb      	b.n	8004c0a <__swsetup_r+0x1e>
 8004c32:	4b24      	ldr	r3, [pc, #144]	; (8004cc4 <__swsetup_r+0xd8>)
 8004c34:	429c      	cmp	r4, r3
 8004c36:	bf08      	it	eq
 8004c38:	68ec      	ldreq	r4, [r5, #12]
 8004c3a:	e7e6      	b.n	8004c0a <__swsetup_r+0x1e>
 8004c3c:	0751      	lsls	r1, r2, #29
 8004c3e:	d512      	bpl.n	8004c66 <__swsetup_r+0x7a>
 8004c40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c42:	b141      	cbz	r1, 8004c56 <__swsetup_r+0x6a>
 8004c44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c48:	4299      	cmp	r1, r3
 8004c4a:	d002      	beq.n	8004c52 <__swsetup_r+0x66>
 8004c4c:	4630      	mov	r0, r6
 8004c4e:	f000 fa19 	bl	8005084 <_free_r>
 8004c52:	2300      	movs	r3, #0
 8004c54:	6363      	str	r3, [r4, #52]	; 0x34
 8004c56:	89a3      	ldrh	r3, [r4, #12]
 8004c58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c5c:	81a3      	strh	r3, [r4, #12]
 8004c5e:	2300      	movs	r3, #0
 8004c60:	6063      	str	r3, [r4, #4]
 8004c62:	6923      	ldr	r3, [r4, #16]
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	f043 0308 	orr.w	r3, r3, #8
 8004c6c:	81a3      	strh	r3, [r4, #12]
 8004c6e:	6923      	ldr	r3, [r4, #16]
 8004c70:	b94b      	cbnz	r3, 8004c86 <__swsetup_r+0x9a>
 8004c72:	89a3      	ldrh	r3, [r4, #12]
 8004c74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c7c:	d003      	beq.n	8004c86 <__swsetup_r+0x9a>
 8004c7e:	4621      	mov	r1, r4
 8004c80:	4630      	mov	r0, r6
 8004c82:	f000 f9bf 	bl	8005004 <__smakebuf_r>
 8004c86:	89a2      	ldrh	r2, [r4, #12]
 8004c88:	f012 0301 	ands.w	r3, r2, #1
 8004c8c:	d00c      	beq.n	8004ca8 <__swsetup_r+0xbc>
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60a3      	str	r3, [r4, #8]
 8004c92:	6963      	ldr	r3, [r4, #20]
 8004c94:	425b      	negs	r3, r3
 8004c96:	61a3      	str	r3, [r4, #24]
 8004c98:	6923      	ldr	r3, [r4, #16]
 8004c9a:	b953      	cbnz	r3, 8004cb2 <__swsetup_r+0xc6>
 8004c9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ca0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004ca4:	d1ba      	bne.n	8004c1c <__swsetup_r+0x30>
 8004ca6:	bd70      	pop	{r4, r5, r6, pc}
 8004ca8:	0792      	lsls	r2, r2, #30
 8004caa:	bf58      	it	pl
 8004cac:	6963      	ldrpl	r3, [r4, #20]
 8004cae:	60a3      	str	r3, [r4, #8]
 8004cb0:	e7f2      	b.n	8004c98 <__swsetup_r+0xac>
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	e7f7      	b.n	8004ca6 <__swsetup_r+0xba>
 8004cb6:	bf00      	nop
 8004cb8:	2000000c 	.word	0x2000000c
 8004cbc:	08005ae0 	.word	0x08005ae0
 8004cc0:	08005b00 	.word	0x08005b00
 8004cc4:	08005ac0 	.word	0x08005ac0

08004cc8 <__sflush_r>:
 8004cc8:	898a      	ldrh	r2, [r1, #12]
 8004cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cce:	4605      	mov	r5, r0
 8004cd0:	0710      	lsls	r0, r2, #28
 8004cd2:	460c      	mov	r4, r1
 8004cd4:	d458      	bmi.n	8004d88 <__sflush_r+0xc0>
 8004cd6:	684b      	ldr	r3, [r1, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	dc05      	bgt.n	8004ce8 <__sflush_r+0x20>
 8004cdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	dc02      	bgt.n	8004ce8 <__sflush_r+0x20>
 8004ce2:	2000      	movs	r0, #0
 8004ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ce8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cea:	2e00      	cmp	r6, #0
 8004cec:	d0f9      	beq.n	8004ce2 <__sflush_r+0x1a>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cf4:	682f      	ldr	r7, [r5, #0]
 8004cf6:	6a21      	ldr	r1, [r4, #32]
 8004cf8:	602b      	str	r3, [r5, #0]
 8004cfa:	d032      	beq.n	8004d62 <__sflush_r+0x9a>
 8004cfc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004cfe:	89a3      	ldrh	r3, [r4, #12]
 8004d00:	075a      	lsls	r2, r3, #29
 8004d02:	d505      	bpl.n	8004d10 <__sflush_r+0x48>
 8004d04:	6863      	ldr	r3, [r4, #4]
 8004d06:	1ac0      	subs	r0, r0, r3
 8004d08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d0a:	b10b      	cbz	r3, 8004d10 <__sflush_r+0x48>
 8004d0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d0e:	1ac0      	subs	r0, r0, r3
 8004d10:	2300      	movs	r3, #0
 8004d12:	4602      	mov	r2, r0
 8004d14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d16:	6a21      	ldr	r1, [r4, #32]
 8004d18:	4628      	mov	r0, r5
 8004d1a:	47b0      	blx	r6
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	89a3      	ldrh	r3, [r4, #12]
 8004d20:	d106      	bne.n	8004d30 <__sflush_r+0x68>
 8004d22:	6829      	ldr	r1, [r5, #0]
 8004d24:	291d      	cmp	r1, #29
 8004d26:	d848      	bhi.n	8004dba <__sflush_r+0xf2>
 8004d28:	4a29      	ldr	r2, [pc, #164]	; (8004dd0 <__sflush_r+0x108>)
 8004d2a:	40ca      	lsrs	r2, r1
 8004d2c:	07d6      	lsls	r6, r2, #31
 8004d2e:	d544      	bpl.n	8004dba <__sflush_r+0xf2>
 8004d30:	2200      	movs	r2, #0
 8004d32:	6062      	str	r2, [r4, #4]
 8004d34:	04d9      	lsls	r1, r3, #19
 8004d36:	6922      	ldr	r2, [r4, #16]
 8004d38:	6022      	str	r2, [r4, #0]
 8004d3a:	d504      	bpl.n	8004d46 <__sflush_r+0x7e>
 8004d3c:	1c42      	adds	r2, r0, #1
 8004d3e:	d101      	bne.n	8004d44 <__sflush_r+0x7c>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b903      	cbnz	r3, 8004d46 <__sflush_r+0x7e>
 8004d44:	6560      	str	r0, [r4, #84]	; 0x54
 8004d46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d48:	602f      	str	r7, [r5, #0]
 8004d4a:	2900      	cmp	r1, #0
 8004d4c:	d0c9      	beq.n	8004ce2 <__sflush_r+0x1a>
 8004d4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d52:	4299      	cmp	r1, r3
 8004d54:	d002      	beq.n	8004d5c <__sflush_r+0x94>
 8004d56:	4628      	mov	r0, r5
 8004d58:	f000 f994 	bl	8005084 <_free_r>
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	6360      	str	r0, [r4, #52]	; 0x34
 8004d60:	e7c0      	b.n	8004ce4 <__sflush_r+0x1c>
 8004d62:	2301      	movs	r3, #1
 8004d64:	4628      	mov	r0, r5
 8004d66:	47b0      	blx	r6
 8004d68:	1c41      	adds	r1, r0, #1
 8004d6a:	d1c8      	bne.n	8004cfe <__sflush_r+0x36>
 8004d6c:	682b      	ldr	r3, [r5, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0c5      	beq.n	8004cfe <__sflush_r+0x36>
 8004d72:	2b1d      	cmp	r3, #29
 8004d74:	d001      	beq.n	8004d7a <__sflush_r+0xb2>
 8004d76:	2b16      	cmp	r3, #22
 8004d78:	d101      	bne.n	8004d7e <__sflush_r+0xb6>
 8004d7a:	602f      	str	r7, [r5, #0]
 8004d7c:	e7b1      	b.n	8004ce2 <__sflush_r+0x1a>
 8004d7e:	89a3      	ldrh	r3, [r4, #12]
 8004d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d84:	81a3      	strh	r3, [r4, #12]
 8004d86:	e7ad      	b.n	8004ce4 <__sflush_r+0x1c>
 8004d88:	690f      	ldr	r7, [r1, #16]
 8004d8a:	2f00      	cmp	r7, #0
 8004d8c:	d0a9      	beq.n	8004ce2 <__sflush_r+0x1a>
 8004d8e:	0793      	lsls	r3, r2, #30
 8004d90:	680e      	ldr	r6, [r1, #0]
 8004d92:	bf08      	it	eq
 8004d94:	694b      	ldreq	r3, [r1, #20]
 8004d96:	600f      	str	r7, [r1, #0]
 8004d98:	bf18      	it	ne
 8004d9a:	2300      	movne	r3, #0
 8004d9c:	eba6 0807 	sub.w	r8, r6, r7
 8004da0:	608b      	str	r3, [r1, #8]
 8004da2:	f1b8 0f00 	cmp.w	r8, #0
 8004da6:	dd9c      	ble.n	8004ce2 <__sflush_r+0x1a>
 8004da8:	4643      	mov	r3, r8
 8004daa:	463a      	mov	r2, r7
 8004dac:	6a21      	ldr	r1, [r4, #32]
 8004dae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004db0:	4628      	mov	r0, r5
 8004db2:	47b0      	blx	r6
 8004db4:	2800      	cmp	r0, #0
 8004db6:	dc06      	bgt.n	8004dc6 <__sflush_r+0xfe>
 8004db8:	89a3      	ldrh	r3, [r4, #12]
 8004dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dbe:	81a3      	strh	r3, [r4, #12]
 8004dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc4:	e78e      	b.n	8004ce4 <__sflush_r+0x1c>
 8004dc6:	4407      	add	r7, r0
 8004dc8:	eba8 0800 	sub.w	r8, r8, r0
 8004dcc:	e7e9      	b.n	8004da2 <__sflush_r+0xda>
 8004dce:	bf00      	nop
 8004dd0:	20400001 	.word	0x20400001

08004dd4 <_fflush_r>:
 8004dd4:	b538      	push	{r3, r4, r5, lr}
 8004dd6:	690b      	ldr	r3, [r1, #16]
 8004dd8:	4605      	mov	r5, r0
 8004dda:	460c      	mov	r4, r1
 8004ddc:	b1db      	cbz	r3, 8004e16 <_fflush_r+0x42>
 8004dde:	b118      	cbz	r0, 8004de8 <_fflush_r+0x14>
 8004de0:	6983      	ldr	r3, [r0, #24]
 8004de2:	b90b      	cbnz	r3, 8004de8 <_fflush_r+0x14>
 8004de4:	f000 f860 	bl	8004ea8 <__sinit>
 8004de8:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <_fflush_r+0x48>)
 8004dea:	429c      	cmp	r4, r3
 8004dec:	d109      	bne.n	8004e02 <_fflush_r+0x2e>
 8004dee:	686c      	ldr	r4, [r5, #4]
 8004df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004df4:	b17b      	cbz	r3, 8004e16 <_fflush_r+0x42>
 8004df6:	4621      	mov	r1, r4
 8004df8:	4628      	mov	r0, r5
 8004dfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dfe:	f7ff bf63 	b.w	8004cc8 <__sflush_r>
 8004e02:	4b07      	ldr	r3, [pc, #28]	; (8004e20 <_fflush_r+0x4c>)
 8004e04:	429c      	cmp	r4, r3
 8004e06:	d101      	bne.n	8004e0c <_fflush_r+0x38>
 8004e08:	68ac      	ldr	r4, [r5, #8]
 8004e0a:	e7f1      	b.n	8004df0 <_fflush_r+0x1c>
 8004e0c:	4b05      	ldr	r3, [pc, #20]	; (8004e24 <_fflush_r+0x50>)
 8004e0e:	429c      	cmp	r4, r3
 8004e10:	bf08      	it	eq
 8004e12:	68ec      	ldreq	r4, [r5, #12]
 8004e14:	e7ec      	b.n	8004df0 <_fflush_r+0x1c>
 8004e16:	2000      	movs	r0, #0
 8004e18:	bd38      	pop	{r3, r4, r5, pc}
 8004e1a:	bf00      	nop
 8004e1c:	08005ae0 	.word	0x08005ae0
 8004e20:	08005b00 	.word	0x08005b00
 8004e24:	08005ac0 	.word	0x08005ac0

08004e28 <std>:
 8004e28:	2300      	movs	r3, #0
 8004e2a:	b510      	push	{r4, lr}
 8004e2c:	4604      	mov	r4, r0
 8004e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8004e32:	6083      	str	r3, [r0, #8]
 8004e34:	8181      	strh	r1, [r0, #12]
 8004e36:	6643      	str	r3, [r0, #100]	; 0x64
 8004e38:	81c2      	strh	r2, [r0, #14]
 8004e3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e3e:	6183      	str	r3, [r0, #24]
 8004e40:	4619      	mov	r1, r3
 8004e42:	2208      	movs	r2, #8
 8004e44:	305c      	adds	r0, #92	; 0x5c
 8004e46:	f7ff fdfb 	bl	8004a40 <memset>
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <std+0x38>)
 8004e4c:	6263      	str	r3, [r4, #36]	; 0x24
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <std+0x3c>)
 8004e50:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e52:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <std+0x40>)
 8004e54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e56:	4b05      	ldr	r3, [pc, #20]	; (8004e6c <std+0x44>)
 8004e58:	6224      	str	r4, [r4, #32]
 8004e5a:	6323      	str	r3, [r4, #48]	; 0x30
 8004e5c:	bd10      	pop	{r4, pc}
 8004e5e:	bf00      	nop
 8004e60:	08005785 	.word	0x08005785
 8004e64:	080057a7 	.word	0x080057a7
 8004e68:	080057df 	.word	0x080057df
 8004e6c:	08005803 	.word	0x08005803

08004e70 <_cleanup_r>:
 8004e70:	4901      	ldr	r1, [pc, #4]	; (8004e78 <_cleanup_r+0x8>)
 8004e72:	f000 b885 	b.w	8004f80 <_fwalk_reent>
 8004e76:	bf00      	nop
 8004e78:	08004dd5 	.word	0x08004dd5

08004e7c <__sfmoreglue>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	1e4a      	subs	r2, r1, #1
 8004e80:	2568      	movs	r5, #104	; 0x68
 8004e82:	4355      	muls	r5, r2
 8004e84:	460e      	mov	r6, r1
 8004e86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e8a:	f000 f949 	bl	8005120 <_malloc_r>
 8004e8e:	4604      	mov	r4, r0
 8004e90:	b140      	cbz	r0, 8004ea4 <__sfmoreglue+0x28>
 8004e92:	2100      	movs	r1, #0
 8004e94:	e9c0 1600 	strd	r1, r6, [r0]
 8004e98:	300c      	adds	r0, #12
 8004e9a:	60a0      	str	r0, [r4, #8]
 8004e9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004ea0:	f7ff fdce 	bl	8004a40 <memset>
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	bd70      	pop	{r4, r5, r6, pc}

08004ea8 <__sinit>:
 8004ea8:	6983      	ldr	r3, [r0, #24]
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	4604      	mov	r4, r0
 8004eae:	bb33      	cbnz	r3, 8004efe <__sinit+0x56>
 8004eb0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004eb4:	6503      	str	r3, [r0, #80]	; 0x50
 8004eb6:	4b12      	ldr	r3, [pc, #72]	; (8004f00 <__sinit+0x58>)
 8004eb8:	4a12      	ldr	r2, [pc, #72]	; (8004f04 <__sinit+0x5c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6282      	str	r2, [r0, #40]	; 0x28
 8004ebe:	4298      	cmp	r0, r3
 8004ec0:	bf04      	itt	eq
 8004ec2:	2301      	moveq	r3, #1
 8004ec4:	6183      	streq	r3, [r0, #24]
 8004ec6:	f000 f81f 	bl	8004f08 <__sfp>
 8004eca:	6060      	str	r0, [r4, #4]
 8004ecc:	4620      	mov	r0, r4
 8004ece:	f000 f81b 	bl	8004f08 <__sfp>
 8004ed2:	60a0      	str	r0, [r4, #8]
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	f000 f817 	bl	8004f08 <__sfp>
 8004eda:	2200      	movs	r2, #0
 8004edc:	60e0      	str	r0, [r4, #12]
 8004ede:	2104      	movs	r1, #4
 8004ee0:	6860      	ldr	r0, [r4, #4]
 8004ee2:	f7ff ffa1 	bl	8004e28 <std>
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	2109      	movs	r1, #9
 8004eea:	68a0      	ldr	r0, [r4, #8]
 8004eec:	f7ff ff9c 	bl	8004e28 <std>
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	2112      	movs	r1, #18
 8004ef4:	68e0      	ldr	r0, [r4, #12]
 8004ef6:	f7ff ff97 	bl	8004e28 <std>
 8004efa:	2301      	movs	r3, #1
 8004efc:	61a3      	str	r3, [r4, #24]
 8004efe:	bd10      	pop	{r4, pc}
 8004f00:	08005abc 	.word	0x08005abc
 8004f04:	08004e71 	.word	0x08004e71

08004f08 <__sfp>:
 8004f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f0a:	4b1b      	ldr	r3, [pc, #108]	; (8004f78 <__sfp+0x70>)
 8004f0c:	681e      	ldr	r6, [r3, #0]
 8004f0e:	69b3      	ldr	r3, [r6, #24]
 8004f10:	4607      	mov	r7, r0
 8004f12:	b913      	cbnz	r3, 8004f1a <__sfp+0x12>
 8004f14:	4630      	mov	r0, r6
 8004f16:	f7ff ffc7 	bl	8004ea8 <__sinit>
 8004f1a:	3648      	adds	r6, #72	; 0x48
 8004f1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f20:	3b01      	subs	r3, #1
 8004f22:	d503      	bpl.n	8004f2c <__sfp+0x24>
 8004f24:	6833      	ldr	r3, [r6, #0]
 8004f26:	b133      	cbz	r3, 8004f36 <__sfp+0x2e>
 8004f28:	6836      	ldr	r6, [r6, #0]
 8004f2a:	e7f7      	b.n	8004f1c <__sfp+0x14>
 8004f2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f30:	b16d      	cbz	r5, 8004f4e <__sfp+0x46>
 8004f32:	3468      	adds	r4, #104	; 0x68
 8004f34:	e7f4      	b.n	8004f20 <__sfp+0x18>
 8004f36:	2104      	movs	r1, #4
 8004f38:	4638      	mov	r0, r7
 8004f3a:	f7ff ff9f 	bl	8004e7c <__sfmoreglue>
 8004f3e:	6030      	str	r0, [r6, #0]
 8004f40:	2800      	cmp	r0, #0
 8004f42:	d1f1      	bne.n	8004f28 <__sfp+0x20>
 8004f44:	230c      	movs	r3, #12
 8004f46:	603b      	str	r3, [r7, #0]
 8004f48:	4604      	mov	r4, r0
 8004f4a:	4620      	mov	r0, r4
 8004f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f4e:	4b0b      	ldr	r3, [pc, #44]	; (8004f7c <__sfp+0x74>)
 8004f50:	6665      	str	r5, [r4, #100]	; 0x64
 8004f52:	e9c4 5500 	strd	r5, r5, [r4]
 8004f56:	60a5      	str	r5, [r4, #8]
 8004f58:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004f5c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004f60:	2208      	movs	r2, #8
 8004f62:	4629      	mov	r1, r5
 8004f64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f68:	f7ff fd6a 	bl	8004a40 <memset>
 8004f6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f74:	e7e9      	b.n	8004f4a <__sfp+0x42>
 8004f76:	bf00      	nop
 8004f78:	08005abc 	.word	0x08005abc
 8004f7c:	ffff0001 	.word	0xffff0001

08004f80 <_fwalk_reent>:
 8004f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f84:	4680      	mov	r8, r0
 8004f86:	4689      	mov	r9, r1
 8004f88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f8c:	2600      	movs	r6, #0
 8004f8e:	b914      	cbnz	r4, 8004f96 <_fwalk_reent+0x16>
 8004f90:	4630      	mov	r0, r6
 8004f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f96:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004f9a:	3f01      	subs	r7, #1
 8004f9c:	d501      	bpl.n	8004fa2 <_fwalk_reent+0x22>
 8004f9e:	6824      	ldr	r4, [r4, #0]
 8004fa0:	e7f5      	b.n	8004f8e <_fwalk_reent+0xe>
 8004fa2:	89ab      	ldrh	r3, [r5, #12]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d907      	bls.n	8004fb8 <_fwalk_reent+0x38>
 8004fa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fac:	3301      	adds	r3, #1
 8004fae:	d003      	beq.n	8004fb8 <_fwalk_reent+0x38>
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	4640      	mov	r0, r8
 8004fb4:	47c8      	blx	r9
 8004fb6:	4306      	orrs	r6, r0
 8004fb8:	3568      	adds	r5, #104	; 0x68
 8004fba:	e7ee      	b.n	8004f9a <_fwalk_reent+0x1a>

08004fbc <__swhatbuf_r>:
 8004fbc:	b570      	push	{r4, r5, r6, lr}
 8004fbe:	460e      	mov	r6, r1
 8004fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fc4:	2900      	cmp	r1, #0
 8004fc6:	b096      	sub	sp, #88	; 0x58
 8004fc8:	4614      	mov	r4, r2
 8004fca:	461d      	mov	r5, r3
 8004fcc:	da07      	bge.n	8004fde <__swhatbuf_r+0x22>
 8004fce:	2300      	movs	r3, #0
 8004fd0:	602b      	str	r3, [r5, #0]
 8004fd2:	89b3      	ldrh	r3, [r6, #12]
 8004fd4:	061a      	lsls	r2, r3, #24
 8004fd6:	d410      	bmi.n	8004ffa <__swhatbuf_r+0x3e>
 8004fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fdc:	e00e      	b.n	8004ffc <__swhatbuf_r+0x40>
 8004fde:	466a      	mov	r2, sp
 8004fe0:	f000 fc36 	bl	8005850 <_fstat_r>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	dbf2      	blt.n	8004fce <__swhatbuf_r+0x12>
 8004fe8:	9a01      	ldr	r2, [sp, #4]
 8004fea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004fee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ff2:	425a      	negs	r2, r3
 8004ff4:	415a      	adcs	r2, r3
 8004ff6:	602a      	str	r2, [r5, #0]
 8004ff8:	e7ee      	b.n	8004fd8 <__swhatbuf_r+0x1c>
 8004ffa:	2340      	movs	r3, #64	; 0x40
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	6023      	str	r3, [r4, #0]
 8005000:	b016      	add	sp, #88	; 0x58
 8005002:	bd70      	pop	{r4, r5, r6, pc}

08005004 <__smakebuf_r>:
 8005004:	898b      	ldrh	r3, [r1, #12]
 8005006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005008:	079d      	lsls	r5, r3, #30
 800500a:	4606      	mov	r6, r0
 800500c:	460c      	mov	r4, r1
 800500e:	d507      	bpl.n	8005020 <__smakebuf_r+0x1c>
 8005010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	6123      	str	r3, [r4, #16]
 8005018:	2301      	movs	r3, #1
 800501a:	6163      	str	r3, [r4, #20]
 800501c:	b002      	add	sp, #8
 800501e:	bd70      	pop	{r4, r5, r6, pc}
 8005020:	ab01      	add	r3, sp, #4
 8005022:	466a      	mov	r2, sp
 8005024:	f7ff ffca 	bl	8004fbc <__swhatbuf_r>
 8005028:	9900      	ldr	r1, [sp, #0]
 800502a:	4605      	mov	r5, r0
 800502c:	4630      	mov	r0, r6
 800502e:	f000 f877 	bl	8005120 <_malloc_r>
 8005032:	b948      	cbnz	r0, 8005048 <__smakebuf_r+0x44>
 8005034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005038:	059a      	lsls	r2, r3, #22
 800503a:	d4ef      	bmi.n	800501c <__smakebuf_r+0x18>
 800503c:	f023 0303 	bic.w	r3, r3, #3
 8005040:	f043 0302 	orr.w	r3, r3, #2
 8005044:	81a3      	strh	r3, [r4, #12]
 8005046:	e7e3      	b.n	8005010 <__smakebuf_r+0xc>
 8005048:	4b0d      	ldr	r3, [pc, #52]	; (8005080 <__smakebuf_r+0x7c>)
 800504a:	62b3      	str	r3, [r6, #40]	; 0x28
 800504c:	89a3      	ldrh	r3, [r4, #12]
 800504e:	6020      	str	r0, [r4, #0]
 8005050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005054:	81a3      	strh	r3, [r4, #12]
 8005056:	9b00      	ldr	r3, [sp, #0]
 8005058:	6163      	str	r3, [r4, #20]
 800505a:	9b01      	ldr	r3, [sp, #4]
 800505c:	6120      	str	r0, [r4, #16]
 800505e:	b15b      	cbz	r3, 8005078 <__smakebuf_r+0x74>
 8005060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005064:	4630      	mov	r0, r6
 8005066:	f000 fc05 	bl	8005874 <_isatty_r>
 800506a:	b128      	cbz	r0, 8005078 <__smakebuf_r+0x74>
 800506c:	89a3      	ldrh	r3, [r4, #12]
 800506e:	f023 0303 	bic.w	r3, r3, #3
 8005072:	f043 0301 	orr.w	r3, r3, #1
 8005076:	81a3      	strh	r3, [r4, #12]
 8005078:	89a3      	ldrh	r3, [r4, #12]
 800507a:	431d      	orrs	r5, r3
 800507c:	81a5      	strh	r5, [r4, #12]
 800507e:	e7cd      	b.n	800501c <__smakebuf_r+0x18>
 8005080:	08004e71 	.word	0x08004e71

08005084 <_free_r>:
 8005084:	b538      	push	{r3, r4, r5, lr}
 8005086:	4605      	mov	r5, r0
 8005088:	2900      	cmp	r1, #0
 800508a:	d045      	beq.n	8005118 <_free_r+0x94>
 800508c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005090:	1f0c      	subs	r4, r1, #4
 8005092:	2b00      	cmp	r3, #0
 8005094:	bfb8      	it	lt
 8005096:	18e4      	addlt	r4, r4, r3
 8005098:	f000 fc0e 	bl	80058b8 <__malloc_lock>
 800509c:	4a1f      	ldr	r2, [pc, #124]	; (800511c <_free_r+0x98>)
 800509e:	6813      	ldr	r3, [r2, #0]
 80050a0:	4610      	mov	r0, r2
 80050a2:	b933      	cbnz	r3, 80050b2 <_free_r+0x2e>
 80050a4:	6063      	str	r3, [r4, #4]
 80050a6:	6014      	str	r4, [r2, #0]
 80050a8:	4628      	mov	r0, r5
 80050aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050ae:	f000 bc04 	b.w	80058ba <__malloc_unlock>
 80050b2:	42a3      	cmp	r3, r4
 80050b4:	d90c      	bls.n	80050d0 <_free_r+0x4c>
 80050b6:	6821      	ldr	r1, [r4, #0]
 80050b8:	1862      	adds	r2, r4, r1
 80050ba:	4293      	cmp	r3, r2
 80050bc:	bf04      	itt	eq
 80050be:	681a      	ldreq	r2, [r3, #0]
 80050c0:	685b      	ldreq	r3, [r3, #4]
 80050c2:	6063      	str	r3, [r4, #4]
 80050c4:	bf04      	itt	eq
 80050c6:	1852      	addeq	r2, r2, r1
 80050c8:	6022      	streq	r2, [r4, #0]
 80050ca:	6004      	str	r4, [r0, #0]
 80050cc:	e7ec      	b.n	80050a8 <_free_r+0x24>
 80050ce:	4613      	mov	r3, r2
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	b10a      	cbz	r2, 80050d8 <_free_r+0x54>
 80050d4:	42a2      	cmp	r2, r4
 80050d6:	d9fa      	bls.n	80050ce <_free_r+0x4a>
 80050d8:	6819      	ldr	r1, [r3, #0]
 80050da:	1858      	adds	r0, r3, r1
 80050dc:	42a0      	cmp	r0, r4
 80050de:	d10b      	bne.n	80050f8 <_free_r+0x74>
 80050e0:	6820      	ldr	r0, [r4, #0]
 80050e2:	4401      	add	r1, r0
 80050e4:	1858      	adds	r0, r3, r1
 80050e6:	4282      	cmp	r2, r0
 80050e8:	6019      	str	r1, [r3, #0]
 80050ea:	d1dd      	bne.n	80050a8 <_free_r+0x24>
 80050ec:	6810      	ldr	r0, [r2, #0]
 80050ee:	6852      	ldr	r2, [r2, #4]
 80050f0:	605a      	str	r2, [r3, #4]
 80050f2:	4401      	add	r1, r0
 80050f4:	6019      	str	r1, [r3, #0]
 80050f6:	e7d7      	b.n	80050a8 <_free_r+0x24>
 80050f8:	d902      	bls.n	8005100 <_free_r+0x7c>
 80050fa:	230c      	movs	r3, #12
 80050fc:	602b      	str	r3, [r5, #0]
 80050fe:	e7d3      	b.n	80050a8 <_free_r+0x24>
 8005100:	6820      	ldr	r0, [r4, #0]
 8005102:	1821      	adds	r1, r4, r0
 8005104:	428a      	cmp	r2, r1
 8005106:	bf04      	itt	eq
 8005108:	6811      	ldreq	r1, [r2, #0]
 800510a:	6852      	ldreq	r2, [r2, #4]
 800510c:	6062      	str	r2, [r4, #4]
 800510e:	bf04      	itt	eq
 8005110:	1809      	addeq	r1, r1, r0
 8005112:	6021      	streq	r1, [r4, #0]
 8005114:	605c      	str	r4, [r3, #4]
 8005116:	e7c7      	b.n	80050a8 <_free_r+0x24>
 8005118:	bd38      	pop	{r3, r4, r5, pc}
 800511a:	bf00      	nop
 800511c:	200000ac 	.word	0x200000ac

08005120 <_malloc_r>:
 8005120:	b570      	push	{r4, r5, r6, lr}
 8005122:	1ccd      	adds	r5, r1, #3
 8005124:	f025 0503 	bic.w	r5, r5, #3
 8005128:	3508      	adds	r5, #8
 800512a:	2d0c      	cmp	r5, #12
 800512c:	bf38      	it	cc
 800512e:	250c      	movcc	r5, #12
 8005130:	2d00      	cmp	r5, #0
 8005132:	4606      	mov	r6, r0
 8005134:	db01      	blt.n	800513a <_malloc_r+0x1a>
 8005136:	42a9      	cmp	r1, r5
 8005138:	d903      	bls.n	8005142 <_malloc_r+0x22>
 800513a:	230c      	movs	r3, #12
 800513c:	6033      	str	r3, [r6, #0]
 800513e:	2000      	movs	r0, #0
 8005140:	bd70      	pop	{r4, r5, r6, pc}
 8005142:	f000 fbb9 	bl	80058b8 <__malloc_lock>
 8005146:	4a21      	ldr	r2, [pc, #132]	; (80051cc <_malloc_r+0xac>)
 8005148:	6814      	ldr	r4, [r2, #0]
 800514a:	4621      	mov	r1, r4
 800514c:	b991      	cbnz	r1, 8005174 <_malloc_r+0x54>
 800514e:	4c20      	ldr	r4, [pc, #128]	; (80051d0 <_malloc_r+0xb0>)
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	b91b      	cbnz	r3, 800515c <_malloc_r+0x3c>
 8005154:	4630      	mov	r0, r6
 8005156:	f000 fb05 	bl	8005764 <_sbrk_r>
 800515a:	6020      	str	r0, [r4, #0]
 800515c:	4629      	mov	r1, r5
 800515e:	4630      	mov	r0, r6
 8005160:	f000 fb00 	bl	8005764 <_sbrk_r>
 8005164:	1c43      	adds	r3, r0, #1
 8005166:	d124      	bne.n	80051b2 <_malloc_r+0x92>
 8005168:	230c      	movs	r3, #12
 800516a:	6033      	str	r3, [r6, #0]
 800516c:	4630      	mov	r0, r6
 800516e:	f000 fba4 	bl	80058ba <__malloc_unlock>
 8005172:	e7e4      	b.n	800513e <_malloc_r+0x1e>
 8005174:	680b      	ldr	r3, [r1, #0]
 8005176:	1b5b      	subs	r3, r3, r5
 8005178:	d418      	bmi.n	80051ac <_malloc_r+0x8c>
 800517a:	2b0b      	cmp	r3, #11
 800517c:	d90f      	bls.n	800519e <_malloc_r+0x7e>
 800517e:	600b      	str	r3, [r1, #0]
 8005180:	50cd      	str	r5, [r1, r3]
 8005182:	18cc      	adds	r4, r1, r3
 8005184:	4630      	mov	r0, r6
 8005186:	f000 fb98 	bl	80058ba <__malloc_unlock>
 800518a:	f104 000b 	add.w	r0, r4, #11
 800518e:	1d23      	adds	r3, r4, #4
 8005190:	f020 0007 	bic.w	r0, r0, #7
 8005194:	1ac3      	subs	r3, r0, r3
 8005196:	d0d3      	beq.n	8005140 <_malloc_r+0x20>
 8005198:	425a      	negs	r2, r3
 800519a:	50e2      	str	r2, [r4, r3]
 800519c:	e7d0      	b.n	8005140 <_malloc_r+0x20>
 800519e:	428c      	cmp	r4, r1
 80051a0:	684b      	ldr	r3, [r1, #4]
 80051a2:	bf16      	itet	ne
 80051a4:	6063      	strne	r3, [r4, #4]
 80051a6:	6013      	streq	r3, [r2, #0]
 80051a8:	460c      	movne	r4, r1
 80051aa:	e7eb      	b.n	8005184 <_malloc_r+0x64>
 80051ac:	460c      	mov	r4, r1
 80051ae:	6849      	ldr	r1, [r1, #4]
 80051b0:	e7cc      	b.n	800514c <_malloc_r+0x2c>
 80051b2:	1cc4      	adds	r4, r0, #3
 80051b4:	f024 0403 	bic.w	r4, r4, #3
 80051b8:	42a0      	cmp	r0, r4
 80051ba:	d005      	beq.n	80051c8 <_malloc_r+0xa8>
 80051bc:	1a21      	subs	r1, r4, r0
 80051be:	4630      	mov	r0, r6
 80051c0:	f000 fad0 	bl	8005764 <_sbrk_r>
 80051c4:	3001      	adds	r0, #1
 80051c6:	d0cf      	beq.n	8005168 <_malloc_r+0x48>
 80051c8:	6025      	str	r5, [r4, #0]
 80051ca:	e7db      	b.n	8005184 <_malloc_r+0x64>
 80051cc:	200000ac 	.word	0x200000ac
 80051d0:	200000b0 	.word	0x200000b0

080051d4 <__sfputc_r>:
 80051d4:	6893      	ldr	r3, [r2, #8]
 80051d6:	3b01      	subs	r3, #1
 80051d8:	2b00      	cmp	r3, #0
 80051da:	b410      	push	{r4}
 80051dc:	6093      	str	r3, [r2, #8]
 80051de:	da08      	bge.n	80051f2 <__sfputc_r+0x1e>
 80051e0:	6994      	ldr	r4, [r2, #24]
 80051e2:	42a3      	cmp	r3, r4
 80051e4:	db01      	blt.n	80051ea <__sfputc_r+0x16>
 80051e6:	290a      	cmp	r1, #10
 80051e8:	d103      	bne.n	80051f2 <__sfputc_r+0x1e>
 80051ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051ee:	f7ff bcab 	b.w	8004b48 <__swbuf_r>
 80051f2:	6813      	ldr	r3, [r2, #0]
 80051f4:	1c58      	adds	r0, r3, #1
 80051f6:	6010      	str	r0, [r2, #0]
 80051f8:	7019      	strb	r1, [r3, #0]
 80051fa:	4608      	mov	r0, r1
 80051fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005200:	4770      	bx	lr

08005202 <__sfputs_r>:
 8005202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005204:	4606      	mov	r6, r0
 8005206:	460f      	mov	r7, r1
 8005208:	4614      	mov	r4, r2
 800520a:	18d5      	adds	r5, r2, r3
 800520c:	42ac      	cmp	r4, r5
 800520e:	d101      	bne.n	8005214 <__sfputs_r+0x12>
 8005210:	2000      	movs	r0, #0
 8005212:	e007      	b.n	8005224 <__sfputs_r+0x22>
 8005214:	463a      	mov	r2, r7
 8005216:	f814 1b01 	ldrb.w	r1, [r4], #1
 800521a:	4630      	mov	r0, r6
 800521c:	f7ff ffda 	bl	80051d4 <__sfputc_r>
 8005220:	1c43      	adds	r3, r0, #1
 8005222:	d1f3      	bne.n	800520c <__sfputs_r+0xa>
 8005224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005228 <_vfiprintf_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	460c      	mov	r4, r1
 800522e:	b09d      	sub	sp, #116	; 0x74
 8005230:	4617      	mov	r7, r2
 8005232:	461d      	mov	r5, r3
 8005234:	4606      	mov	r6, r0
 8005236:	b118      	cbz	r0, 8005240 <_vfiprintf_r+0x18>
 8005238:	6983      	ldr	r3, [r0, #24]
 800523a:	b90b      	cbnz	r3, 8005240 <_vfiprintf_r+0x18>
 800523c:	f7ff fe34 	bl	8004ea8 <__sinit>
 8005240:	4b7c      	ldr	r3, [pc, #496]	; (8005434 <_vfiprintf_r+0x20c>)
 8005242:	429c      	cmp	r4, r3
 8005244:	d158      	bne.n	80052f8 <_vfiprintf_r+0xd0>
 8005246:	6874      	ldr	r4, [r6, #4]
 8005248:	89a3      	ldrh	r3, [r4, #12]
 800524a:	0718      	lsls	r0, r3, #28
 800524c:	d55e      	bpl.n	800530c <_vfiprintf_r+0xe4>
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d05b      	beq.n	800530c <_vfiprintf_r+0xe4>
 8005254:	2300      	movs	r3, #0
 8005256:	9309      	str	r3, [sp, #36]	; 0x24
 8005258:	2320      	movs	r3, #32
 800525a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800525e:	2330      	movs	r3, #48	; 0x30
 8005260:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005264:	9503      	str	r5, [sp, #12]
 8005266:	f04f 0b01 	mov.w	fp, #1
 800526a:	46b8      	mov	r8, r7
 800526c:	4645      	mov	r5, r8
 800526e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005272:	b10b      	cbz	r3, 8005278 <_vfiprintf_r+0x50>
 8005274:	2b25      	cmp	r3, #37	; 0x25
 8005276:	d154      	bne.n	8005322 <_vfiprintf_r+0xfa>
 8005278:	ebb8 0a07 	subs.w	sl, r8, r7
 800527c:	d00b      	beq.n	8005296 <_vfiprintf_r+0x6e>
 800527e:	4653      	mov	r3, sl
 8005280:	463a      	mov	r2, r7
 8005282:	4621      	mov	r1, r4
 8005284:	4630      	mov	r0, r6
 8005286:	f7ff ffbc 	bl	8005202 <__sfputs_r>
 800528a:	3001      	adds	r0, #1
 800528c:	f000 80c2 	beq.w	8005414 <_vfiprintf_r+0x1ec>
 8005290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005292:	4453      	add	r3, sl
 8005294:	9309      	str	r3, [sp, #36]	; 0x24
 8005296:	f898 3000 	ldrb.w	r3, [r8]
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 80ba 	beq.w	8005414 <_vfiprintf_r+0x1ec>
 80052a0:	2300      	movs	r3, #0
 80052a2:	f04f 32ff 	mov.w	r2, #4294967295
 80052a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052aa:	9304      	str	r3, [sp, #16]
 80052ac:	9307      	str	r3, [sp, #28]
 80052ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052b2:	931a      	str	r3, [sp, #104]	; 0x68
 80052b4:	46a8      	mov	r8, r5
 80052b6:	2205      	movs	r2, #5
 80052b8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80052bc:	485e      	ldr	r0, [pc, #376]	; (8005438 <_vfiprintf_r+0x210>)
 80052be:	f7fa ff87 	bl	80001d0 <memchr>
 80052c2:	9b04      	ldr	r3, [sp, #16]
 80052c4:	bb78      	cbnz	r0, 8005326 <_vfiprintf_r+0xfe>
 80052c6:	06d9      	lsls	r1, r3, #27
 80052c8:	bf44      	itt	mi
 80052ca:	2220      	movmi	r2, #32
 80052cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80052d0:	071a      	lsls	r2, r3, #28
 80052d2:	bf44      	itt	mi
 80052d4:	222b      	movmi	r2, #43	; 0x2b
 80052d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80052da:	782a      	ldrb	r2, [r5, #0]
 80052dc:	2a2a      	cmp	r2, #42	; 0x2a
 80052de:	d02a      	beq.n	8005336 <_vfiprintf_r+0x10e>
 80052e0:	9a07      	ldr	r2, [sp, #28]
 80052e2:	46a8      	mov	r8, r5
 80052e4:	2000      	movs	r0, #0
 80052e6:	250a      	movs	r5, #10
 80052e8:	4641      	mov	r1, r8
 80052ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052ee:	3b30      	subs	r3, #48	; 0x30
 80052f0:	2b09      	cmp	r3, #9
 80052f2:	d969      	bls.n	80053c8 <_vfiprintf_r+0x1a0>
 80052f4:	b360      	cbz	r0, 8005350 <_vfiprintf_r+0x128>
 80052f6:	e024      	b.n	8005342 <_vfiprintf_r+0x11a>
 80052f8:	4b50      	ldr	r3, [pc, #320]	; (800543c <_vfiprintf_r+0x214>)
 80052fa:	429c      	cmp	r4, r3
 80052fc:	d101      	bne.n	8005302 <_vfiprintf_r+0xda>
 80052fe:	68b4      	ldr	r4, [r6, #8]
 8005300:	e7a2      	b.n	8005248 <_vfiprintf_r+0x20>
 8005302:	4b4f      	ldr	r3, [pc, #316]	; (8005440 <_vfiprintf_r+0x218>)
 8005304:	429c      	cmp	r4, r3
 8005306:	bf08      	it	eq
 8005308:	68f4      	ldreq	r4, [r6, #12]
 800530a:	e79d      	b.n	8005248 <_vfiprintf_r+0x20>
 800530c:	4621      	mov	r1, r4
 800530e:	4630      	mov	r0, r6
 8005310:	f7ff fc6c 	bl	8004bec <__swsetup_r>
 8005314:	2800      	cmp	r0, #0
 8005316:	d09d      	beq.n	8005254 <_vfiprintf_r+0x2c>
 8005318:	f04f 30ff 	mov.w	r0, #4294967295
 800531c:	b01d      	add	sp, #116	; 0x74
 800531e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005322:	46a8      	mov	r8, r5
 8005324:	e7a2      	b.n	800526c <_vfiprintf_r+0x44>
 8005326:	4a44      	ldr	r2, [pc, #272]	; (8005438 <_vfiprintf_r+0x210>)
 8005328:	1a80      	subs	r0, r0, r2
 800532a:	fa0b f000 	lsl.w	r0, fp, r0
 800532e:	4318      	orrs	r0, r3
 8005330:	9004      	str	r0, [sp, #16]
 8005332:	4645      	mov	r5, r8
 8005334:	e7be      	b.n	80052b4 <_vfiprintf_r+0x8c>
 8005336:	9a03      	ldr	r2, [sp, #12]
 8005338:	1d11      	adds	r1, r2, #4
 800533a:	6812      	ldr	r2, [r2, #0]
 800533c:	9103      	str	r1, [sp, #12]
 800533e:	2a00      	cmp	r2, #0
 8005340:	db01      	blt.n	8005346 <_vfiprintf_r+0x11e>
 8005342:	9207      	str	r2, [sp, #28]
 8005344:	e004      	b.n	8005350 <_vfiprintf_r+0x128>
 8005346:	4252      	negs	r2, r2
 8005348:	f043 0302 	orr.w	r3, r3, #2
 800534c:	9207      	str	r2, [sp, #28]
 800534e:	9304      	str	r3, [sp, #16]
 8005350:	f898 3000 	ldrb.w	r3, [r8]
 8005354:	2b2e      	cmp	r3, #46	; 0x2e
 8005356:	d10e      	bne.n	8005376 <_vfiprintf_r+0x14e>
 8005358:	f898 3001 	ldrb.w	r3, [r8, #1]
 800535c:	2b2a      	cmp	r3, #42	; 0x2a
 800535e:	d138      	bne.n	80053d2 <_vfiprintf_r+0x1aa>
 8005360:	9b03      	ldr	r3, [sp, #12]
 8005362:	1d1a      	adds	r2, r3, #4
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	9203      	str	r2, [sp, #12]
 8005368:	2b00      	cmp	r3, #0
 800536a:	bfb8      	it	lt
 800536c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005370:	f108 0802 	add.w	r8, r8, #2
 8005374:	9305      	str	r3, [sp, #20]
 8005376:	4d33      	ldr	r5, [pc, #204]	; (8005444 <_vfiprintf_r+0x21c>)
 8005378:	f898 1000 	ldrb.w	r1, [r8]
 800537c:	2203      	movs	r2, #3
 800537e:	4628      	mov	r0, r5
 8005380:	f7fa ff26 	bl	80001d0 <memchr>
 8005384:	b140      	cbz	r0, 8005398 <_vfiprintf_r+0x170>
 8005386:	2340      	movs	r3, #64	; 0x40
 8005388:	1b40      	subs	r0, r0, r5
 800538a:	fa03 f000 	lsl.w	r0, r3, r0
 800538e:	9b04      	ldr	r3, [sp, #16]
 8005390:	4303      	orrs	r3, r0
 8005392:	f108 0801 	add.w	r8, r8, #1
 8005396:	9304      	str	r3, [sp, #16]
 8005398:	f898 1000 	ldrb.w	r1, [r8]
 800539c:	482a      	ldr	r0, [pc, #168]	; (8005448 <_vfiprintf_r+0x220>)
 800539e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053a2:	2206      	movs	r2, #6
 80053a4:	f108 0701 	add.w	r7, r8, #1
 80053a8:	f7fa ff12 	bl	80001d0 <memchr>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d037      	beq.n	8005420 <_vfiprintf_r+0x1f8>
 80053b0:	4b26      	ldr	r3, [pc, #152]	; (800544c <_vfiprintf_r+0x224>)
 80053b2:	bb1b      	cbnz	r3, 80053fc <_vfiprintf_r+0x1d4>
 80053b4:	9b03      	ldr	r3, [sp, #12]
 80053b6:	3307      	adds	r3, #7
 80053b8:	f023 0307 	bic.w	r3, r3, #7
 80053bc:	3308      	adds	r3, #8
 80053be:	9303      	str	r3, [sp, #12]
 80053c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c2:	444b      	add	r3, r9
 80053c4:	9309      	str	r3, [sp, #36]	; 0x24
 80053c6:	e750      	b.n	800526a <_vfiprintf_r+0x42>
 80053c8:	fb05 3202 	mla	r2, r5, r2, r3
 80053cc:	2001      	movs	r0, #1
 80053ce:	4688      	mov	r8, r1
 80053d0:	e78a      	b.n	80052e8 <_vfiprintf_r+0xc0>
 80053d2:	2300      	movs	r3, #0
 80053d4:	f108 0801 	add.w	r8, r8, #1
 80053d8:	9305      	str	r3, [sp, #20]
 80053da:	4619      	mov	r1, r3
 80053dc:	250a      	movs	r5, #10
 80053de:	4640      	mov	r0, r8
 80053e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053e4:	3a30      	subs	r2, #48	; 0x30
 80053e6:	2a09      	cmp	r2, #9
 80053e8:	d903      	bls.n	80053f2 <_vfiprintf_r+0x1ca>
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d0c3      	beq.n	8005376 <_vfiprintf_r+0x14e>
 80053ee:	9105      	str	r1, [sp, #20]
 80053f0:	e7c1      	b.n	8005376 <_vfiprintf_r+0x14e>
 80053f2:	fb05 2101 	mla	r1, r5, r1, r2
 80053f6:	2301      	movs	r3, #1
 80053f8:	4680      	mov	r8, r0
 80053fa:	e7f0      	b.n	80053de <_vfiprintf_r+0x1b6>
 80053fc:	ab03      	add	r3, sp, #12
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	4622      	mov	r2, r4
 8005402:	4b13      	ldr	r3, [pc, #76]	; (8005450 <_vfiprintf_r+0x228>)
 8005404:	a904      	add	r1, sp, #16
 8005406:	4630      	mov	r0, r6
 8005408:	f3af 8000 	nop.w
 800540c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005410:	4681      	mov	r9, r0
 8005412:	d1d5      	bne.n	80053c0 <_vfiprintf_r+0x198>
 8005414:	89a3      	ldrh	r3, [r4, #12]
 8005416:	065b      	lsls	r3, r3, #25
 8005418:	f53f af7e 	bmi.w	8005318 <_vfiprintf_r+0xf0>
 800541c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800541e:	e77d      	b.n	800531c <_vfiprintf_r+0xf4>
 8005420:	ab03      	add	r3, sp, #12
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	4622      	mov	r2, r4
 8005426:	4b0a      	ldr	r3, [pc, #40]	; (8005450 <_vfiprintf_r+0x228>)
 8005428:	a904      	add	r1, sp, #16
 800542a:	4630      	mov	r0, r6
 800542c:	f000 f888 	bl	8005540 <_printf_i>
 8005430:	e7ec      	b.n	800540c <_vfiprintf_r+0x1e4>
 8005432:	bf00      	nop
 8005434:	08005ae0 	.word	0x08005ae0
 8005438:	08005b20 	.word	0x08005b20
 800543c:	08005b00 	.word	0x08005b00
 8005440:	08005ac0 	.word	0x08005ac0
 8005444:	08005b26 	.word	0x08005b26
 8005448:	08005b2a 	.word	0x08005b2a
 800544c:	00000000 	.word	0x00000000
 8005450:	08005203 	.word	0x08005203

08005454 <_printf_common>:
 8005454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005458:	4691      	mov	r9, r2
 800545a:	461f      	mov	r7, r3
 800545c:	688a      	ldr	r2, [r1, #8]
 800545e:	690b      	ldr	r3, [r1, #16]
 8005460:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005464:	4293      	cmp	r3, r2
 8005466:	bfb8      	it	lt
 8005468:	4613      	movlt	r3, r2
 800546a:	f8c9 3000 	str.w	r3, [r9]
 800546e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005472:	4606      	mov	r6, r0
 8005474:	460c      	mov	r4, r1
 8005476:	b112      	cbz	r2, 800547e <_printf_common+0x2a>
 8005478:	3301      	adds	r3, #1
 800547a:	f8c9 3000 	str.w	r3, [r9]
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	0699      	lsls	r1, r3, #26
 8005482:	bf42      	ittt	mi
 8005484:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005488:	3302      	addmi	r3, #2
 800548a:	f8c9 3000 	strmi.w	r3, [r9]
 800548e:	6825      	ldr	r5, [r4, #0]
 8005490:	f015 0506 	ands.w	r5, r5, #6
 8005494:	d107      	bne.n	80054a6 <_printf_common+0x52>
 8005496:	f104 0a19 	add.w	sl, r4, #25
 800549a:	68e3      	ldr	r3, [r4, #12]
 800549c:	f8d9 2000 	ldr.w	r2, [r9]
 80054a0:	1a9b      	subs	r3, r3, r2
 80054a2:	42ab      	cmp	r3, r5
 80054a4:	dc28      	bgt.n	80054f8 <_printf_common+0xa4>
 80054a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	3300      	adds	r3, #0
 80054ae:	bf18      	it	ne
 80054b0:	2301      	movne	r3, #1
 80054b2:	0692      	lsls	r2, r2, #26
 80054b4:	d42d      	bmi.n	8005512 <_printf_common+0xbe>
 80054b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054ba:	4639      	mov	r1, r7
 80054bc:	4630      	mov	r0, r6
 80054be:	47c0      	blx	r8
 80054c0:	3001      	adds	r0, #1
 80054c2:	d020      	beq.n	8005506 <_printf_common+0xb2>
 80054c4:	6823      	ldr	r3, [r4, #0]
 80054c6:	68e5      	ldr	r5, [r4, #12]
 80054c8:	f8d9 2000 	ldr.w	r2, [r9]
 80054cc:	f003 0306 	and.w	r3, r3, #6
 80054d0:	2b04      	cmp	r3, #4
 80054d2:	bf08      	it	eq
 80054d4:	1aad      	subeq	r5, r5, r2
 80054d6:	68a3      	ldr	r3, [r4, #8]
 80054d8:	6922      	ldr	r2, [r4, #16]
 80054da:	bf0c      	ite	eq
 80054dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054e0:	2500      	movne	r5, #0
 80054e2:	4293      	cmp	r3, r2
 80054e4:	bfc4      	itt	gt
 80054e6:	1a9b      	subgt	r3, r3, r2
 80054e8:	18ed      	addgt	r5, r5, r3
 80054ea:	f04f 0900 	mov.w	r9, #0
 80054ee:	341a      	adds	r4, #26
 80054f0:	454d      	cmp	r5, r9
 80054f2:	d11a      	bne.n	800552a <_printf_common+0xd6>
 80054f4:	2000      	movs	r0, #0
 80054f6:	e008      	b.n	800550a <_printf_common+0xb6>
 80054f8:	2301      	movs	r3, #1
 80054fa:	4652      	mov	r2, sl
 80054fc:	4639      	mov	r1, r7
 80054fe:	4630      	mov	r0, r6
 8005500:	47c0      	blx	r8
 8005502:	3001      	adds	r0, #1
 8005504:	d103      	bne.n	800550e <_printf_common+0xba>
 8005506:	f04f 30ff 	mov.w	r0, #4294967295
 800550a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800550e:	3501      	adds	r5, #1
 8005510:	e7c3      	b.n	800549a <_printf_common+0x46>
 8005512:	18e1      	adds	r1, r4, r3
 8005514:	1c5a      	adds	r2, r3, #1
 8005516:	2030      	movs	r0, #48	; 0x30
 8005518:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800551c:	4422      	add	r2, r4
 800551e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005522:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005526:	3302      	adds	r3, #2
 8005528:	e7c5      	b.n	80054b6 <_printf_common+0x62>
 800552a:	2301      	movs	r3, #1
 800552c:	4622      	mov	r2, r4
 800552e:	4639      	mov	r1, r7
 8005530:	4630      	mov	r0, r6
 8005532:	47c0      	blx	r8
 8005534:	3001      	adds	r0, #1
 8005536:	d0e6      	beq.n	8005506 <_printf_common+0xb2>
 8005538:	f109 0901 	add.w	r9, r9, #1
 800553c:	e7d8      	b.n	80054f0 <_printf_common+0x9c>
	...

08005540 <_printf_i>:
 8005540:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005544:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005548:	460c      	mov	r4, r1
 800554a:	7e09      	ldrb	r1, [r1, #24]
 800554c:	b085      	sub	sp, #20
 800554e:	296e      	cmp	r1, #110	; 0x6e
 8005550:	4617      	mov	r7, r2
 8005552:	4606      	mov	r6, r0
 8005554:	4698      	mov	r8, r3
 8005556:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005558:	f000 80b3 	beq.w	80056c2 <_printf_i+0x182>
 800555c:	d822      	bhi.n	80055a4 <_printf_i+0x64>
 800555e:	2963      	cmp	r1, #99	; 0x63
 8005560:	d036      	beq.n	80055d0 <_printf_i+0x90>
 8005562:	d80a      	bhi.n	800557a <_printf_i+0x3a>
 8005564:	2900      	cmp	r1, #0
 8005566:	f000 80b9 	beq.w	80056dc <_printf_i+0x19c>
 800556a:	2958      	cmp	r1, #88	; 0x58
 800556c:	f000 8083 	beq.w	8005676 <_printf_i+0x136>
 8005570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005574:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005578:	e032      	b.n	80055e0 <_printf_i+0xa0>
 800557a:	2964      	cmp	r1, #100	; 0x64
 800557c:	d001      	beq.n	8005582 <_printf_i+0x42>
 800557e:	2969      	cmp	r1, #105	; 0x69
 8005580:	d1f6      	bne.n	8005570 <_printf_i+0x30>
 8005582:	6820      	ldr	r0, [r4, #0]
 8005584:	6813      	ldr	r3, [r2, #0]
 8005586:	0605      	lsls	r5, r0, #24
 8005588:	f103 0104 	add.w	r1, r3, #4
 800558c:	d52a      	bpl.n	80055e4 <_printf_i+0xa4>
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6011      	str	r1, [r2, #0]
 8005592:	2b00      	cmp	r3, #0
 8005594:	da03      	bge.n	800559e <_printf_i+0x5e>
 8005596:	222d      	movs	r2, #45	; 0x2d
 8005598:	425b      	negs	r3, r3
 800559a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800559e:	486f      	ldr	r0, [pc, #444]	; (800575c <_printf_i+0x21c>)
 80055a0:	220a      	movs	r2, #10
 80055a2:	e039      	b.n	8005618 <_printf_i+0xd8>
 80055a4:	2973      	cmp	r1, #115	; 0x73
 80055a6:	f000 809d 	beq.w	80056e4 <_printf_i+0x1a4>
 80055aa:	d808      	bhi.n	80055be <_printf_i+0x7e>
 80055ac:	296f      	cmp	r1, #111	; 0x6f
 80055ae:	d020      	beq.n	80055f2 <_printf_i+0xb2>
 80055b0:	2970      	cmp	r1, #112	; 0x70
 80055b2:	d1dd      	bne.n	8005570 <_printf_i+0x30>
 80055b4:	6823      	ldr	r3, [r4, #0]
 80055b6:	f043 0320 	orr.w	r3, r3, #32
 80055ba:	6023      	str	r3, [r4, #0]
 80055bc:	e003      	b.n	80055c6 <_printf_i+0x86>
 80055be:	2975      	cmp	r1, #117	; 0x75
 80055c0:	d017      	beq.n	80055f2 <_printf_i+0xb2>
 80055c2:	2978      	cmp	r1, #120	; 0x78
 80055c4:	d1d4      	bne.n	8005570 <_printf_i+0x30>
 80055c6:	2378      	movs	r3, #120	; 0x78
 80055c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80055cc:	4864      	ldr	r0, [pc, #400]	; (8005760 <_printf_i+0x220>)
 80055ce:	e055      	b.n	800567c <_printf_i+0x13c>
 80055d0:	6813      	ldr	r3, [r2, #0]
 80055d2:	1d19      	adds	r1, r3, #4
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6011      	str	r1, [r2, #0]
 80055d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055e0:	2301      	movs	r3, #1
 80055e2:	e08c      	b.n	80056fe <_printf_i+0x1be>
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6011      	str	r1, [r2, #0]
 80055e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055ec:	bf18      	it	ne
 80055ee:	b21b      	sxthne	r3, r3
 80055f0:	e7cf      	b.n	8005592 <_printf_i+0x52>
 80055f2:	6813      	ldr	r3, [r2, #0]
 80055f4:	6825      	ldr	r5, [r4, #0]
 80055f6:	1d18      	adds	r0, r3, #4
 80055f8:	6010      	str	r0, [r2, #0]
 80055fa:	0628      	lsls	r0, r5, #24
 80055fc:	d501      	bpl.n	8005602 <_printf_i+0xc2>
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	e002      	b.n	8005608 <_printf_i+0xc8>
 8005602:	0668      	lsls	r0, r5, #25
 8005604:	d5fb      	bpl.n	80055fe <_printf_i+0xbe>
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	4854      	ldr	r0, [pc, #336]	; (800575c <_printf_i+0x21c>)
 800560a:	296f      	cmp	r1, #111	; 0x6f
 800560c:	bf14      	ite	ne
 800560e:	220a      	movne	r2, #10
 8005610:	2208      	moveq	r2, #8
 8005612:	2100      	movs	r1, #0
 8005614:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005618:	6865      	ldr	r5, [r4, #4]
 800561a:	60a5      	str	r5, [r4, #8]
 800561c:	2d00      	cmp	r5, #0
 800561e:	f2c0 8095 	blt.w	800574c <_printf_i+0x20c>
 8005622:	6821      	ldr	r1, [r4, #0]
 8005624:	f021 0104 	bic.w	r1, r1, #4
 8005628:	6021      	str	r1, [r4, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d13d      	bne.n	80056aa <_printf_i+0x16a>
 800562e:	2d00      	cmp	r5, #0
 8005630:	f040 808e 	bne.w	8005750 <_printf_i+0x210>
 8005634:	4665      	mov	r5, ip
 8005636:	2a08      	cmp	r2, #8
 8005638:	d10b      	bne.n	8005652 <_printf_i+0x112>
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	07db      	lsls	r3, r3, #31
 800563e:	d508      	bpl.n	8005652 <_printf_i+0x112>
 8005640:	6923      	ldr	r3, [r4, #16]
 8005642:	6862      	ldr	r2, [r4, #4]
 8005644:	429a      	cmp	r2, r3
 8005646:	bfde      	ittt	le
 8005648:	2330      	movle	r3, #48	; 0x30
 800564a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800564e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005652:	ebac 0305 	sub.w	r3, ip, r5
 8005656:	6123      	str	r3, [r4, #16]
 8005658:	f8cd 8000 	str.w	r8, [sp]
 800565c:	463b      	mov	r3, r7
 800565e:	aa03      	add	r2, sp, #12
 8005660:	4621      	mov	r1, r4
 8005662:	4630      	mov	r0, r6
 8005664:	f7ff fef6 	bl	8005454 <_printf_common>
 8005668:	3001      	adds	r0, #1
 800566a:	d14d      	bne.n	8005708 <_printf_i+0x1c8>
 800566c:	f04f 30ff 	mov.w	r0, #4294967295
 8005670:	b005      	add	sp, #20
 8005672:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005676:	4839      	ldr	r0, [pc, #228]	; (800575c <_printf_i+0x21c>)
 8005678:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800567c:	6813      	ldr	r3, [r2, #0]
 800567e:	6821      	ldr	r1, [r4, #0]
 8005680:	1d1d      	adds	r5, r3, #4
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6015      	str	r5, [r2, #0]
 8005686:	060a      	lsls	r2, r1, #24
 8005688:	d50b      	bpl.n	80056a2 <_printf_i+0x162>
 800568a:	07ca      	lsls	r2, r1, #31
 800568c:	bf44      	itt	mi
 800568e:	f041 0120 	orrmi.w	r1, r1, #32
 8005692:	6021      	strmi	r1, [r4, #0]
 8005694:	b91b      	cbnz	r3, 800569e <_printf_i+0x15e>
 8005696:	6822      	ldr	r2, [r4, #0]
 8005698:	f022 0220 	bic.w	r2, r2, #32
 800569c:	6022      	str	r2, [r4, #0]
 800569e:	2210      	movs	r2, #16
 80056a0:	e7b7      	b.n	8005612 <_printf_i+0xd2>
 80056a2:	064d      	lsls	r5, r1, #25
 80056a4:	bf48      	it	mi
 80056a6:	b29b      	uxthmi	r3, r3
 80056a8:	e7ef      	b.n	800568a <_printf_i+0x14a>
 80056aa:	4665      	mov	r5, ip
 80056ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80056b0:	fb02 3311 	mls	r3, r2, r1, r3
 80056b4:	5cc3      	ldrb	r3, [r0, r3]
 80056b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80056ba:	460b      	mov	r3, r1
 80056bc:	2900      	cmp	r1, #0
 80056be:	d1f5      	bne.n	80056ac <_printf_i+0x16c>
 80056c0:	e7b9      	b.n	8005636 <_printf_i+0xf6>
 80056c2:	6813      	ldr	r3, [r2, #0]
 80056c4:	6825      	ldr	r5, [r4, #0]
 80056c6:	6961      	ldr	r1, [r4, #20]
 80056c8:	1d18      	adds	r0, r3, #4
 80056ca:	6010      	str	r0, [r2, #0]
 80056cc:	0628      	lsls	r0, r5, #24
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	d501      	bpl.n	80056d6 <_printf_i+0x196>
 80056d2:	6019      	str	r1, [r3, #0]
 80056d4:	e002      	b.n	80056dc <_printf_i+0x19c>
 80056d6:	066a      	lsls	r2, r5, #25
 80056d8:	d5fb      	bpl.n	80056d2 <_printf_i+0x192>
 80056da:	8019      	strh	r1, [r3, #0]
 80056dc:	2300      	movs	r3, #0
 80056de:	6123      	str	r3, [r4, #16]
 80056e0:	4665      	mov	r5, ip
 80056e2:	e7b9      	b.n	8005658 <_printf_i+0x118>
 80056e4:	6813      	ldr	r3, [r2, #0]
 80056e6:	1d19      	adds	r1, r3, #4
 80056e8:	6011      	str	r1, [r2, #0]
 80056ea:	681d      	ldr	r5, [r3, #0]
 80056ec:	6862      	ldr	r2, [r4, #4]
 80056ee:	2100      	movs	r1, #0
 80056f0:	4628      	mov	r0, r5
 80056f2:	f7fa fd6d 	bl	80001d0 <memchr>
 80056f6:	b108      	cbz	r0, 80056fc <_printf_i+0x1bc>
 80056f8:	1b40      	subs	r0, r0, r5
 80056fa:	6060      	str	r0, [r4, #4]
 80056fc:	6863      	ldr	r3, [r4, #4]
 80056fe:	6123      	str	r3, [r4, #16]
 8005700:	2300      	movs	r3, #0
 8005702:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005706:	e7a7      	b.n	8005658 <_printf_i+0x118>
 8005708:	6923      	ldr	r3, [r4, #16]
 800570a:	462a      	mov	r2, r5
 800570c:	4639      	mov	r1, r7
 800570e:	4630      	mov	r0, r6
 8005710:	47c0      	blx	r8
 8005712:	3001      	adds	r0, #1
 8005714:	d0aa      	beq.n	800566c <_printf_i+0x12c>
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	079b      	lsls	r3, r3, #30
 800571a:	d413      	bmi.n	8005744 <_printf_i+0x204>
 800571c:	68e0      	ldr	r0, [r4, #12]
 800571e:	9b03      	ldr	r3, [sp, #12]
 8005720:	4298      	cmp	r0, r3
 8005722:	bfb8      	it	lt
 8005724:	4618      	movlt	r0, r3
 8005726:	e7a3      	b.n	8005670 <_printf_i+0x130>
 8005728:	2301      	movs	r3, #1
 800572a:	464a      	mov	r2, r9
 800572c:	4639      	mov	r1, r7
 800572e:	4630      	mov	r0, r6
 8005730:	47c0      	blx	r8
 8005732:	3001      	adds	r0, #1
 8005734:	d09a      	beq.n	800566c <_printf_i+0x12c>
 8005736:	3501      	adds	r5, #1
 8005738:	68e3      	ldr	r3, [r4, #12]
 800573a:	9a03      	ldr	r2, [sp, #12]
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	42ab      	cmp	r3, r5
 8005740:	dcf2      	bgt.n	8005728 <_printf_i+0x1e8>
 8005742:	e7eb      	b.n	800571c <_printf_i+0x1dc>
 8005744:	2500      	movs	r5, #0
 8005746:	f104 0919 	add.w	r9, r4, #25
 800574a:	e7f5      	b.n	8005738 <_printf_i+0x1f8>
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1ac      	bne.n	80056aa <_printf_i+0x16a>
 8005750:	7803      	ldrb	r3, [r0, #0]
 8005752:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005756:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800575a:	e76c      	b.n	8005636 <_printf_i+0xf6>
 800575c:	08005b31 	.word	0x08005b31
 8005760:	08005b42 	.word	0x08005b42

08005764 <_sbrk_r>:
 8005764:	b538      	push	{r3, r4, r5, lr}
 8005766:	4c06      	ldr	r4, [pc, #24]	; (8005780 <_sbrk_r+0x1c>)
 8005768:	2300      	movs	r3, #0
 800576a:	4605      	mov	r5, r0
 800576c:	4608      	mov	r0, r1
 800576e:	6023      	str	r3, [r4, #0]
 8005770:	f7fb ff60 	bl	8001634 <_sbrk>
 8005774:	1c43      	adds	r3, r0, #1
 8005776:	d102      	bne.n	800577e <_sbrk_r+0x1a>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	b103      	cbz	r3, 800577e <_sbrk_r+0x1a>
 800577c:	602b      	str	r3, [r5, #0]
 800577e:	bd38      	pop	{r3, r4, r5, pc}
 8005780:	20000384 	.word	0x20000384

08005784 <__sread>:
 8005784:	b510      	push	{r4, lr}
 8005786:	460c      	mov	r4, r1
 8005788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800578c:	f000 f896 	bl	80058bc <_read_r>
 8005790:	2800      	cmp	r0, #0
 8005792:	bfab      	itete	ge
 8005794:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005796:	89a3      	ldrhlt	r3, [r4, #12]
 8005798:	181b      	addge	r3, r3, r0
 800579a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800579e:	bfac      	ite	ge
 80057a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80057a2:	81a3      	strhlt	r3, [r4, #12]
 80057a4:	bd10      	pop	{r4, pc}

080057a6 <__swrite>:
 80057a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057aa:	461f      	mov	r7, r3
 80057ac:	898b      	ldrh	r3, [r1, #12]
 80057ae:	05db      	lsls	r3, r3, #23
 80057b0:	4605      	mov	r5, r0
 80057b2:	460c      	mov	r4, r1
 80057b4:	4616      	mov	r6, r2
 80057b6:	d505      	bpl.n	80057c4 <__swrite+0x1e>
 80057b8:	2302      	movs	r3, #2
 80057ba:	2200      	movs	r2, #0
 80057bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c0:	f000 f868 	bl	8005894 <_lseek_r>
 80057c4:	89a3      	ldrh	r3, [r4, #12]
 80057c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057ce:	81a3      	strh	r3, [r4, #12]
 80057d0:	4632      	mov	r2, r6
 80057d2:	463b      	mov	r3, r7
 80057d4:	4628      	mov	r0, r5
 80057d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057da:	f000 b817 	b.w	800580c <_write_r>

080057de <__sseek>:
 80057de:	b510      	push	{r4, lr}
 80057e0:	460c      	mov	r4, r1
 80057e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057e6:	f000 f855 	bl	8005894 <_lseek_r>
 80057ea:	1c43      	adds	r3, r0, #1
 80057ec:	89a3      	ldrh	r3, [r4, #12]
 80057ee:	bf15      	itete	ne
 80057f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80057f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80057f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80057fa:	81a3      	strheq	r3, [r4, #12]
 80057fc:	bf18      	it	ne
 80057fe:	81a3      	strhne	r3, [r4, #12]
 8005800:	bd10      	pop	{r4, pc}

08005802 <__sclose>:
 8005802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005806:	f000 b813 	b.w	8005830 <_close_r>
	...

0800580c <_write_r>:
 800580c:	b538      	push	{r3, r4, r5, lr}
 800580e:	4c07      	ldr	r4, [pc, #28]	; (800582c <_write_r+0x20>)
 8005810:	4605      	mov	r5, r0
 8005812:	4608      	mov	r0, r1
 8005814:	4611      	mov	r1, r2
 8005816:	2200      	movs	r2, #0
 8005818:	6022      	str	r2, [r4, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	f7fb feb9 	bl	8001592 <_write>
 8005820:	1c43      	adds	r3, r0, #1
 8005822:	d102      	bne.n	800582a <_write_r+0x1e>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	b103      	cbz	r3, 800582a <_write_r+0x1e>
 8005828:	602b      	str	r3, [r5, #0]
 800582a:	bd38      	pop	{r3, r4, r5, pc}
 800582c:	20000384 	.word	0x20000384

08005830 <_close_r>:
 8005830:	b538      	push	{r3, r4, r5, lr}
 8005832:	4c06      	ldr	r4, [pc, #24]	; (800584c <_close_r+0x1c>)
 8005834:	2300      	movs	r3, #0
 8005836:	4605      	mov	r5, r0
 8005838:	4608      	mov	r0, r1
 800583a:	6023      	str	r3, [r4, #0]
 800583c:	f7fb fec5 	bl	80015ca <_close>
 8005840:	1c43      	adds	r3, r0, #1
 8005842:	d102      	bne.n	800584a <_close_r+0x1a>
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	b103      	cbz	r3, 800584a <_close_r+0x1a>
 8005848:	602b      	str	r3, [r5, #0]
 800584a:	bd38      	pop	{r3, r4, r5, pc}
 800584c:	20000384 	.word	0x20000384

08005850 <_fstat_r>:
 8005850:	b538      	push	{r3, r4, r5, lr}
 8005852:	4c07      	ldr	r4, [pc, #28]	; (8005870 <_fstat_r+0x20>)
 8005854:	2300      	movs	r3, #0
 8005856:	4605      	mov	r5, r0
 8005858:	4608      	mov	r0, r1
 800585a:	4611      	mov	r1, r2
 800585c:	6023      	str	r3, [r4, #0]
 800585e:	f7fb fec0 	bl	80015e2 <_fstat>
 8005862:	1c43      	adds	r3, r0, #1
 8005864:	d102      	bne.n	800586c <_fstat_r+0x1c>
 8005866:	6823      	ldr	r3, [r4, #0]
 8005868:	b103      	cbz	r3, 800586c <_fstat_r+0x1c>
 800586a:	602b      	str	r3, [r5, #0]
 800586c:	bd38      	pop	{r3, r4, r5, pc}
 800586e:	bf00      	nop
 8005870:	20000384 	.word	0x20000384

08005874 <_isatty_r>:
 8005874:	b538      	push	{r3, r4, r5, lr}
 8005876:	4c06      	ldr	r4, [pc, #24]	; (8005890 <_isatty_r+0x1c>)
 8005878:	2300      	movs	r3, #0
 800587a:	4605      	mov	r5, r0
 800587c:	4608      	mov	r0, r1
 800587e:	6023      	str	r3, [r4, #0]
 8005880:	f7fb febf 	bl	8001602 <_isatty>
 8005884:	1c43      	adds	r3, r0, #1
 8005886:	d102      	bne.n	800588e <_isatty_r+0x1a>
 8005888:	6823      	ldr	r3, [r4, #0]
 800588a:	b103      	cbz	r3, 800588e <_isatty_r+0x1a>
 800588c:	602b      	str	r3, [r5, #0]
 800588e:	bd38      	pop	{r3, r4, r5, pc}
 8005890:	20000384 	.word	0x20000384

08005894 <_lseek_r>:
 8005894:	b538      	push	{r3, r4, r5, lr}
 8005896:	4c07      	ldr	r4, [pc, #28]	; (80058b4 <_lseek_r+0x20>)
 8005898:	4605      	mov	r5, r0
 800589a:	4608      	mov	r0, r1
 800589c:	4611      	mov	r1, r2
 800589e:	2200      	movs	r2, #0
 80058a0:	6022      	str	r2, [r4, #0]
 80058a2:	461a      	mov	r2, r3
 80058a4:	f7fb feb8 	bl	8001618 <_lseek>
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d102      	bne.n	80058b2 <_lseek_r+0x1e>
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	b103      	cbz	r3, 80058b2 <_lseek_r+0x1e>
 80058b0:	602b      	str	r3, [r5, #0]
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	20000384 	.word	0x20000384

080058b8 <__malloc_lock>:
 80058b8:	4770      	bx	lr

080058ba <__malloc_unlock>:
 80058ba:	4770      	bx	lr

080058bc <_read_r>:
 80058bc:	b538      	push	{r3, r4, r5, lr}
 80058be:	4c07      	ldr	r4, [pc, #28]	; (80058dc <_read_r+0x20>)
 80058c0:	4605      	mov	r5, r0
 80058c2:	4608      	mov	r0, r1
 80058c4:	4611      	mov	r1, r2
 80058c6:	2200      	movs	r2, #0
 80058c8:	6022      	str	r2, [r4, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	f7fb fe44 	bl	8001558 <_read>
 80058d0:	1c43      	adds	r3, r0, #1
 80058d2:	d102      	bne.n	80058da <_read_r+0x1e>
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	b103      	cbz	r3, 80058da <_read_r+0x1e>
 80058d8:	602b      	str	r3, [r5, #0]
 80058da:	bd38      	pop	{r3, r4, r5, pc}
 80058dc:	20000384 	.word	0x20000384

080058e0 <_init>:
 80058e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058e2:	bf00      	nop
 80058e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058e6:	bc08      	pop	{r3}
 80058e8:	469e      	mov	lr, r3
 80058ea:	4770      	bx	lr

080058ec <_fini>:
 80058ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ee:	bf00      	nop
 80058f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058f2:	bc08      	pop	{r3}
 80058f4:	469e      	mov	lr, r3
 80058f6:	4770      	bx	lr
