<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_3_0_x2'" level="0">
<item name = "Date">Tue Sep  6 09:43:57 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33857, 33857, 0.113 ms, 0.113 ms, 33857, 33857, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_3_0_x2_loop_1_PE_wrapper_3_0_x2_loop_2">1024, 1024, 2, 1, 1, 1024, yes</column>
<column name="- PE_wrapper_3_0_x2_loop_3_PE_wrapper_3_0_x2_loop_4_PE_wrapper_3_0_x2_loop_5">32829, 32829, 63, 1, 1, 32768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 307, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 40, 3688, 2208, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 235, -</column>
<column name="Register">-, -, 1871, 320, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1883">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1884">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1885">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1886">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1887">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1888">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1889">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1890">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1891">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1892">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1893">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1894">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1895">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1896">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1897">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1898">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_U">PE_wrapper_0_0_x0_local_C, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15641_fu_403_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln691_159_fu_387_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_160_fu_638_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_161_fu_704_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln691_162_fu_736_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_355_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_79_fu_742_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln890_80_fu_414_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln890_fu_343_p2">+, 0, 0, 18, 11, 1</column>
<column name="empty_1032_fu_766_p2">+, 0, 0, 17, 10, 10</column>
<column name="and_ln15646_fu_690_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state67_pp1_stage0_iter62">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i34_fu_664_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_mid1_fu_658_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln89033_fu_361_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_119_fu_420_p2">icmp, 0, 0, 13, 16, 17</column>
<column name="icmp_ln890_120_fu_644_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln890_121_fu_684_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_fu_349_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_710_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln15646_1_fu_670_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln15646_fu_650_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln890_196_fu_375_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln890_197_fu_696_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln890_198_fu_716_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_199_fu_724_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln890_200_fu_748_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln890_fu_367_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln15646_fu_678_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter62">9, 2, 1, 2</column>
<column name="ap_phi_mux_c6_V_40_phi_fu_261_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_c6_V_phi_fu_206_p4">9, 2, 7, 14</column>
<column name="c5_V_reg_235">9, 2, 6, 12</column>
<column name="c6_V_40_reg_257">9, 2, 7, 14</column>
<column name="c6_V_reg_202">9, 2, 7, 14</column>
<column name="c7_V_40_reg_268">9, 2, 5, 10</column>
<column name="c7_V_reg_213">9, 2, 5, 10</column>
<column name="fifo_A_PE_3_0_x225_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_3_1_x226_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_3_0_x258_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_4_0_x259_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_3_0_x286_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten21_reg_224">9, 2, 16, 32</column>
<column name="indvar_flatten7_reg_246">9, 2, 12, 24</column>
<column name="indvar_flatten_reg_191">9, 2, 11, 22</column>
<column name="local_C_address1">14, 3, 10, 30</column>
<column name="local_C_d1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_1061">32, 0, 32, 0</column>
<column name="add_2_reg_1066">32, 0, 32, 0</column>
<column name="add_3_reg_1071">32, 0, 32, 0</column>
<column name="add_4_reg_1076">32, 0, 32, 0</column>
<column name="add_5_reg_1081">32, 0, 32, 0</column>
<column name="add_6_reg_1086">32, 0, 32, 0</column>
<column name="add_7_reg_1091">32, 0, 32, 0</column>
<column name="add_reg_1056">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter9">1, 0, 1, 0</column>
<column name="c5_V_reg_235">6, 0, 6, 0</column>
<column name="c6_V_40_reg_257">7, 0, 7, 0</column>
<column name="c6_V_reg_202">7, 0, 7, 0</column>
<column name="c7_V_40_reg_268">5, 0, 5, 0</column>
<column name="c7_V_reg_213">5, 0, 5, 0</column>
<column name="empty_reg_990">4, 0, 4, 0</column>
<column name="icmp_ln890_119_reg_811">1, 0, 1, 0</column>
<column name="icmp_ln890_reg_786">1, 0, 1, 0</column>
<column name="indvar_flatten21_reg_224">16, 0, 16, 0</column>
<column name="indvar_flatten7_reg_246">12, 0, 12, 0</column>
<column name="indvar_flatten_reg_191">11, 0, 11, 0</column>
<column name="local_C_addr_40_reg_1005">10, 0, 10, 0</column>
<column name="local_C_load_reg_1011">32, 0, 32, 0</column>
<column name="mul_1_reg_1021">32, 0, 32, 0</column>
<column name="mul_2_reg_1026">32, 0, 32, 0</column>
<column name="mul_3_reg_1031">32, 0, 32, 0</column>
<column name="mul_4_reg_1036">32, 0, 32, 0</column>
<column name="mul_5_reg_1041">32, 0, 32, 0</column>
<column name="mul_6_reg_1046">32, 0, 32, 0</column>
<column name="mul_7_reg_1051">32, 0, 32, 0</column>
<column name="mul_reg_1016">32, 0, 32, 0</column>
<column name="select_ln15646_1_reg_975">1, 0, 1, 0</column>
<column name="select_ln890_196_reg_790">7, 0, 7, 0</column>
<column name="select_ln890_199_reg_984">7, 0, 7, 0</column>
<column name="trunc_ln15641_reg_796">4, 0, 4, 0</column>
<column name="v1_V_40_reg_850">32, 0, 32, 0</column>
<column name="v1_V_reg_890">32, 0, 32, 0</column>
<column name="v2_V_559_reg_860">32, 0, 32, 0</column>
<column name="v2_V_560_reg_865">32, 0, 32, 0</column>
<column name="v2_V_561_reg_870">32, 0, 32, 0</column>
<column name="v2_V_562_reg_875">32, 0, 32, 0</column>
<column name="v2_V_563_reg_880">32, 0, 32, 0</column>
<column name="v2_V_564_reg_885">32, 0, 32, 0</column>
<column name="v2_V_565_reg_815">32, 0, 32, 0</column>
<column name="v2_V_566_reg_820">32, 0, 32, 0</column>
<column name="v2_V_567_reg_825">32, 0, 32, 0</column>
<column name="v2_V_568_reg_830">32, 0, 32, 0</column>
<column name="v2_V_569_reg_835">32, 0, 32, 0</column>
<column name="v2_V_570_reg_840">32, 0, 32, 0</column>
<column name="v2_V_571_reg_845">32, 0, 32, 0</column>
<column name="v2_V_reg_855">32, 0, 32, 0</column>
<column name="icmp_ln890_119_reg_811">64, 32, 1, 0</column>
<column name="local_C_addr_40_reg_1005">64, 32, 10, 0</column>
<column name="mul_1_reg_1021">64, 32, 32, 0</column>
<column name="mul_2_reg_1026">64, 32, 32, 0</column>
<column name="mul_3_reg_1031">64, 32, 32, 0</column>
<column name="mul_4_reg_1036">64, 32, 32, 0</column>
<column name="mul_5_reg_1041">64, 32, 32, 0</column>
<column name="mul_6_reg_1046">64, 32, 32, 0</column>
<column name="mul_7_reg_1051">64, 32, 32, 0</column>
<column name="select_ln15646_1_reg_975">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_3_0_x2, return value</column>
<column name="fifo_A_PE_3_0_x225_dout">in, 256, ap_fifo, fifo_A_PE_3_0_x225, pointer</column>
<column name="fifo_A_PE_3_0_x225_empty_n">in, 1, ap_fifo, fifo_A_PE_3_0_x225, pointer</column>
<column name="fifo_A_PE_3_0_x225_read">out, 1, ap_fifo, fifo_A_PE_3_0_x225, pointer</column>
<column name="fifo_A_PE_3_1_x226_din">out, 256, ap_fifo, fifo_A_PE_3_1_x226, pointer</column>
<column name="fifo_A_PE_3_1_x226_full_n">in, 1, ap_fifo, fifo_A_PE_3_1_x226, pointer</column>
<column name="fifo_A_PE_3_1_x226_write">out, 1, ap_fifo, fifo_A_PE_3_1_x226, pointer</column>
<column name="fifo_B_PE_3_0_x258_dout">in, 256, ap_fifo, fifo_B_PE_3_0_x258, pointer</column>
<column name="fifo_B_PE_3_0_x258_empty_n">in, 1, ap_fifo, fifo_B_PE_3_0_x258, pointer</column>
<column name="fifo_B_PE_3_0_x258_read">out, 1, ap_fifo, fifo_B_PE_3_0_x258, pointer</column>
<column name="fifo_B_PE_4_0_x259_din">out, 256, ap_fifo, fifo_B_PE_4_0_x259, pointer</column>
<column name="fifo_B_PE_4_0_x259_full_n">in, 1, ap_fifo, fifo_B_PE_4_0_x259, pointer</column>
<column name="fifo_B_PE_4_0_x259_write">out, 1, ap_fifo, fifo_B_PE_4_0_x259, pointer</column>
<column name="fifo_C_drain_PE_3_0_x286_din">out, 32, ap_fifo, fifo_C_drain_PE_3_0_x286, pointer</column>
<column name="fifo_C_drain_PE_3_0_x286_full_n">in, 1, ap_fifo, fifo_C_drain_PE_3_0_x286, pointer</column>
<column name="fifo_C_drain_PE_3_0_x286_write">out, 1, ap_fifo, fifo_C_drain_PE_3_0_x286, pointer</column>
</table>
</item>
</section>
</profile>
