Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: M1_processing_unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "M1_processing_unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "M1_processing_unit"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg484

---- Source Options
Top Module Name                    : M1_processing_unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\Register_define.v" into library work
Parsing module <Register_define>.
Analyzing Verilog file "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\program_counter.v" into library work
Parsing module <program_counter>.
Analyzing Verilog file "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\alu_mips.v" into library work
Parsing module <alu_mips>.
Analyzing Verilog file "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" into library work
Parsing module <M1_processing_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 55: Port alu_out is not connected to this instance

Elaborating module <M1_processing_unit>.

Elaborating module <Register_define>.
WARNING:HDLCompiler:1127 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 44: Assignment to X_value ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 44: Size mismatch in connection of port <data_in>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 45: Assignment to Y_value ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 45: Size mismatch in connection of port <data_in>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 46: Assignment to Z_value ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 46: Size mismatch in connection of port <data_in>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 50: Size mismatch in connection of port <data_out>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <program_counter>.
WARNING:HDLCompiler:413 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\program_counter.v" Line 33: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 53: Size mismatch in connection of port <count>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 53: Assignment to pc_count ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 55: Module instantiation should have an instance name

Elaborating module <alu_mips>.
WARNING:HDLCompiler:634 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 39: Net <bus_2[15]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 44: Net <Bus_2> does not have a driver.
WARNING:HDLCompiler:552 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" Line 55: Input port data_x[15] is not connected on this instance
WARNING:Xst:2972 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 44. All outputs of instance <Reg_X> of block <Register_define> are unconnected in block <M1_processing_unit>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 45. All outputs of instance <Reg_Y> of block <Register_define> are unconnected in block <M1_processing_unit>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 46. All outputs of instance <Reg_Z> of block <Register_define> are unconnected in block <M1_processing_unit>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 53. All outputs of instance <PC> of block <program_counter> are unconnected in block <M1_processing_unit>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <M1_processing_unit>.
    Related source file is "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v".
        word_size = 16
WARNING:Xst:2898 - Port 'data_x', unconnected in block instance '_i000001', is tied to GND.
WARNING:Xst:2898 - Port 'data_y', unconnected in block instance '_i000001', is tied to GND.
WARNING:Xst:2898 - Port 'op_type', unconnected in block instance '_i000001', is tied to GND.
INFO:Xst:3210 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 44: Output port <data_out> of the instance <Reg_X> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 45: Output port <data_out> of the instance <Reg_Y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 46: Output port <data_out> of the instance <Reg_Z> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 53: Output port <count> of the instance <PC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\M1_processing_unit.v" line 55: Output port <alu_out> of the instance <_i000001> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bus_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Bus_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <M1_processing_unit> synthesized.

Synthesizing Unit <Register_define>.
    Related source file is "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\Register_define.v".
        word_size = 16
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register_define> synthesized.

Synthesizing Unit <alu_mips>.
    Related source file is "D:\zuyuan\SelfMake\cpu\yx_cpu_mips16e\alu_mips.v".
        word_size = 16
        op_size = 6
WARNING:Xst:647 - Input <data_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <alu_mips> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 16-bit register                                       : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <IR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <Add_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_11> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <Reg_alu_Z>.
WARNING:Xst:2677 - Node <data_out_15> of sequential type is unconnected in block <Reg_alu_Z>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <M1_processing_unit> ...

Optimizing unit <Register_define> ...
WARNING:Xst:1710 - FF/Latch <Add_R/data_out_0> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_1> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_2> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_3> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_4> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_5> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_6> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_7> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_8> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_9> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_10> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_11> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_12> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_13> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_14> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_R/data_out_15> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_0> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_1> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_2> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_3> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_4> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_5> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_6> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_7> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_8> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_9> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_10> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_11> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_12> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_13> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_14> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IR/data_out_15> (without init value) has a constant value of 0 in block <M1_processing_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_15> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_14> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_13> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_12> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_11> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_10> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_9> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_8> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_7> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_6> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_5> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_4> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_3> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_2> of sequential type is unconnected in block <M1_processing_unit>.
WARNING:Xst:2677 - Node <Reg_alu_Z/data_out_1> of sequential type is unconnected in block <M1_processing_unit>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block M1_processing_unit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : M1_processing_unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      GND                         : 1
#      INV                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      FDCE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 2
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                    1  out of  27288     0%  
    Number used as Logic:                 1  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      1
   Number with an unused Flip Flop:       1  out of      1   100%  
   Number with an unused LUT:             0  out of      1     0%  
   Number of fully used LUT-FF pairs:     0  out of      1     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  36  out of    320    11%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 3.404ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.404ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Reg_alu_Z/data_out_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to Reg_alu_Z/data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_IBUF (rst_IBUF)
     INV:I->O              1   0.255   0.681  Reg_alu_Z/rst_inv1_INV_0 (Reg_alu_Z/rst_inv)
     FDCE:CLR                  0.459          Reg_alu_Z/data_out_0
    ----------------------------------------
    Total                      3.404ns (2.042ns logic, 1.362ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            Reg_alu_Z/data_out_0 (FF)
  Destination:       Z_flag (PAD)
  Source Clock:      clk rising

  Data Path: Reg_alu_Z/data_out_0 to Z_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.681  Reg_alu_Z/data_out_0 (Reg_alu_Z/data_out_0)
     OBUF:I->O                 2.912          Z_flag_OBUF (Z_flag)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.53 secs
 
--> 

Total memory usage is 251008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  121 (   0 filtered)
Number of infos    :    5 (   0 filtered)

