\hypertarget{struct_g_p_i_o___type_def}{}\section{G\+P\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{M\+O\+D\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{O\+T\+Y\+P\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{O\+S\+P\+E\+E\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{P\+U\+P\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{I\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{O\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{B\+S\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{L\+C\+KR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a7100354be30ab2f2248e2c3e94ace993}{A\+FR} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/O. 

Definition at line 285 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!A\+FR@{A\+FR}}
\index{A\+FR@{A\+FR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+FR}{AFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+FR}\hypertarget{struct_g_p_i_o___type_def_a7100354be30ab2f2248e2c3e94ace993}{}\label{struct_g_p_i_o___type_def_a7100354be30ab2f2248e2c3e94ace993}
G\+P\+IO alternate function registers, Address offset\+: 0x20-\/0x24 

Definition at line 295 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+S\+RR@{B\+S\+RR}}
\index{B\+S\+RR@{B\+S\+RR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+S\+RR}{BSRR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+S\+RR}\hypertarget{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{}\label{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}
G\+P\+IO port bit set/reset register, Address offset\+: 0x18 

Definition at line 293 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!I\+DR@{I\+DR}}
\index{I\+DR@{I\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+DR}{IDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+DR}\hypertarget{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{}\label{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}
G\+P\+IO port input data register, Address offset\+: 0x10 

Definition at line 291 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!L\+C\+KR@{L\+C\+KR}}
\index{L\+C\+KR@{L\+C\+KR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+C\+KR}{LCKR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+KR}\hypertarget{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{}\label{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}
G\+P\+IO port configuration lock register, Address offset\+: 0x1C 

Definition at line 294 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!M\+O\+D\+ER@{M\+O\+D\+ER}}
\index{M\+O\+D\+ER@{M\+O\+D\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+O\+D\+ER}{MODER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+O\+D\+ER}\hypertarget{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{}\label{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}
G\+P\+IO port mode register, Address offset\+: 0x00 

Definition at line 287 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+DR@{O\+DR}}
\index{O\+DR@{O\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+DR}{ODR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+DR}\hypertarget{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{}\label{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}
G\+P\+IO port output data register, Address offset\+: 0x14 

Definition at line 292 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}}
\index{O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+S\+P\+E\+E\+DR}{OSPEEDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+S\+P\+E\+E\+DR}\hypertarget{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{}\label{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}
G\+P\+IO port output speed register, Address offset\+: 0x08 

Definition at line 289 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}}
\index{O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+T\+Y\+P\+ER}{OTYPER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+T\+Y\+P\+ER}\hypertarget{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{}\label{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}
G\+P\+IO port output type register, Address offset\+: 0x04 

Definition at line 288 of file stm32f401xc.\+h.

\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!P\+U\+P\+DR@{P\+U\+P\+DR}}
\index{P\+U\+P\+DR@{P\+U\+P\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+U\+P\+DR}{PUPDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+U\+P\+DR}\hypertarget{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{}\label{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}
G\+P\+IO port pull-\/up/pull-\/down register, Address offset\+: 0x0C 

Definition at line 290 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
