--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml audio_message_recorder.twx audio_message_recorder.ncd -o
audio_message_recorder.twr audio_message_recorder.pcf -ucf
audiomessagerecorder.ucf

Design file:              audio_message_recorder.ncd
Physical constraint file: audio_message_recorder.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24280 paths analyzed, 1619 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.484ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X35Y30.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      11.359ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.463 - 0.484)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X28Y22.B3      net (fanout=11)       2.504   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X28Y22.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y40.A2      net (fanout=7)        2.636   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X35Y30.CE      net (fanout=3)        1.534   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X35Y30.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                     11.359ns (2.054ns logic, 9.305ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.463 - 0.479)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.CQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X28Y22.B5      net (fanout=8)        1.997   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X28Y22.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y40.A2      net (fanout=7)        2.636   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X35Y30.CE      net (fanout=3)        1.534   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X35Y30.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                     10.835ns (2.037ns logic, 8.798ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.097ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.463 - 0.484)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.BQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
    SLICE_X35Y29.A3      net (fanout=8)        2.595   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
    SLICE_X35Y29.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>71
    SLICE_X32Y40.A4      net (fanout=7)        1.275   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>7
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X35Y30.CE      net (fanout=3)        1.534   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X35Y30.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                     10.097ns (2.062ns logic, 8.035ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (SLICE_X31Y30.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      11.330ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.462 - 0.484)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X28Y22.B3      net (fanout=11)       2.504   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X28Y22.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y40.A2      net (fanout=7)        2.636   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y30.CE      net (fanout=3)        1.489   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y30.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                     11.330ns (2.070ns logic, 9.260ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.462 - 0.479)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.CQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X28Y22.B5      net (fanout=8)        1.997   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X28Y22.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y40.A2      net (fanout=7)        2.636   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y30.CE      net (fanout=3)        1.489   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y30.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (2.053ns logic, 8.753ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.068ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.462 - 0.484)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.BQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
    SLICE_X35Y29.A3      net (fanout=8)        2.595   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
    SLICE_X35Y29.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>71
    SLICE_X32Y40.A4      net (fanout=7)        1.275   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>7
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y30.CE      net (fanout=3)        1.489   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y30.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2
    -------------------------------------------------  ---------------------------
    Total                                     10.068ns (2.078ns logic, 7.990ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (SLICE_X31Y30.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      11.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.462 - 0.484)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.AQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X28Y22.B3      net (fanout=11)       2.504   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X28Y22.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y40.A2      net (fanout=7)        2.636   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y30.CE      net (fanout=3)        1.489   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y30.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (2.054ns logic, 9.260ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.790ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.462 - 0.479)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.CQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X28Y22.B5      net (fanout=8)        1.997   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X28Y22.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y40.A2      net (fanout=7)        2.636   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y30.CE      net (fanout=3)        1.489   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y30.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                     10.790ns (2.037ns logic, 8.753ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.462 - 0.484)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.BQ      Tcko                  0.408   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
    SLICE_X35Y29.A3      net (fanout=8)        2.595   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
    SLICE_X35Y29.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>71
    SLICE_X32Y40.A4      net (fanout=7)        1.275   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>7
    SLICE_X32Y40.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y40.C1      net (fanout=5)        0.451   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y40.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X28Y42.C6      net (fanout=7)        0.818   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X28Y42.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.C1      net (fanout=2)        0.767   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X28Y41.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X28Y41.A2      net (fanout=1)        0.595   N38
    SLICE_X28Y41.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y30.CE      net (fanout=3)        1.489   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y30.CLK     Tceck                 0.324   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (2.062ns logic, 7.990ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43 (SLICE_X31Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.AQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X31Y49.SR      net (fanout=79)       0.332   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X31Y49.CLK     Tcksr       (-Th)     0.131   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.067ns logic, 0.332ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44 (SLICE_X31Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.AQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X31Y49.SR      net (fanout=79)       0.332   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X31Y49.CLK     Tcksr       (-Th)     0.128   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.070ns logic, 0.332ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (SLICE_X32Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.AQ      Tcko                  0.200   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    SLICE_X32Y51.A6      net (fanout=2)        0.025   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    SLICE_X32Y51.CLK     Tah         (-Th)    -0.190   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X50Y59.SR
  Clock network: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2045 paths analyzed, 202 endpoints analyzed, 38 failing endpoints
 38 timing errors detected. (38 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 102530.768ns.
--------------------------------------------------------------------------------

Paths for end point RAMin_15 (SLICE_X1Y110.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_15 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.428ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.843ns (1.177 - 5.020)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X3Y113.D5      net (fanout=27)       0.583   ac/lrck_divider<0>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.A3      net (fanout=2)        0.297   N133
    SLICE_X3Y113.A       Tilo                  0.259   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X0Y111.D6      net (fanout=5)        0.569   sample_end<0>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.363   RAMin<11>
                                                       RAMin_15
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.533ns logic, 1.895ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_4 (FF)
  Destination:          RAMin_15 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.361ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.842ns (1.177 - 5.019)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_4 to RAMin_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   ac/lrck_divider<7>
                                                       ac/lrck_divider_4
    SLICE_X3Y113.D6      net (fanout=3)        0.516   ac/lrck_divider<4>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.A3      net (fanout=2)        0.297   N133
    SLICE_X3Y113.A       Tilo                  0.259   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X0Y111.D6      net (fanout=5)        0.569   sample_end<0>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.363   RAMin<11>
                                                       RAMin_15
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.533ns logic, 1.828ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_15 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.291ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.843ns (1.177 - 5.020)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X3Y113.D5      net (fanout=27)       0.583   ac/lrck_divider<0>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.C6      net (fanout=2)        0.124   N133
    SLICE_X3Y113.C       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>
    SLICE_X0Y111.D5      net (fanout=5)        0.605   sample_end<1>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.363   RAMin<11>
                                                       RAMin_15
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.533ns logic, 1.758ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point RAMin_13 (SLICE_X1Y110.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_13 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.427ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.843ns (1.177 - 5.020)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X3Y113.D5      net (fanout=27)       0.583   ac/lrck_divider<0>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.A3      net (fanout=2)        0.297   N133
    SLICE_X3Y113.A       Tilo                  0.259   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X0Y111.D6      net (fanout=5)        0.569   sample_end<0>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.362   RAMin<11>
                                                       RAMin_13
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.532ns logic, 1.895ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_4 (FF)
  Destination:          RAMin_13 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.360ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.842ns (1.177 - 5.019)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_4 to RAMin_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   ac/lrck_divider<7>
                                                       ac/lrck_divider_4
    SLICE_X3Y113.D6      net (fanout=3)        0.516   ac/lrck_divider<4>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.A3      net (fanout=2)        0.297   N133
    SLICE_X3Y113.A       Tilo                  0.259   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X0Y111.D6      net (fanout=5)        0.569   sample_end<0>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.362   RAMin<11>
                                                       RAMin_13
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.532ns logic, 1.828ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_13 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.290ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.843ns (1.177 - 5.020)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X3Y113.D5      net (fanout=27)       0.583   ac/lrck_divider<0>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.C6      net (fanout=2)        0.124   N133
    SLICE_X3Y113.C       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>
    SLICE_X0Y111.D5      net (fanout=5)        0.605   sample_end<1>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.362   RAMin<11>
                                                       RAMin_13
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.532ns logic, 1.758ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point RAMin_2 (SLICE_X1Y110.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_2 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.426ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.843ns (1.177 - 5.020)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X3Y113.D5      net (fanout=27)       0.583   ac/lrck_divider<0>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.A3      net (fanout=2)        0.297   N133
    SLICE_X3Y113.A       Tilo                  0.259   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X0Y111.D6      net (fanout=5)        0.569   sample_end<0>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.361   RAMin<11>
                                                       RAMin_2
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.531ns logic, 1.895ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_4 (FF)
  Destination:          RAMin_2 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.842ns (1.177 - 5.019)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_4 to RAMin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   ac/lrck_divider<7>
                                                       ac/lrck_divider_4
    SLICE_X3Y113.D6      net (fanout=3)        0.516   ac/lrck_divider<4>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.A3      net (fanout=2)        0.297   N133
    SLICE_X3Y113.A       Tilo                  0.259   reqRead
                                                       ac/sample_end<0><7>
    SLICE_X0Y111.D6      net (fanout=5)        0.569   sample_end<0>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.361   RAMin<11>
                                                       RAMin_2
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.531ns logic, 1.828ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_2 (FF)
  Requirement:          0.002ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.843ns (1.177 - 5.020)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.419ns

  Clock Uncertainty:          0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.AQ      Tcko                  0.447   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X3Y113.D5      net (fanout=27)       0.583   ac/lrck_divider<0>
    SLICE_X3Y113.D       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>_SW0
    SLICE_X3Y113.C6      net (fanout=2)        0.124   N133
    SLICE_X3Y113.C       Tilo                  0.259   reqRead
                                                       ac/sample_end<1><7>
    SLICE_X0Y111.D5      net (fanout=5)        0.605   sample_end<1>
    SLICE_X0Y111.D       Tilo                  0.205   _n0232_inv
                                                       _n0232_inv11
    SLICE_X1Y110.CE      net (fanout=2)        0.446   _n0232_inv
    SLICE_X1Y110.CLK     Tceck                 0.361   RAMin<11>
                                                       RAMin_2
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.531ns logic, 1.758ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point freqcount (SLICE_X5Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               freqcount (FF)
  Destination:          freqcount (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: freqcount to freqcount
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.CQ       Tcko                  0.198   freqcount_OBUF
                                                       freqcount
    SLICE_X5Y61.C5       net (fanout=2)        0.061   freqcount_OBUF
    SLICE_X5Y61.CLK      Tah         (-Th)    -0.215   freqcount_OBUF
                                                       freqcount_rstpot
                                                       freqcount
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point reqRead (SLICE_X3Y113.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reqRead (FF)
  Destination:          reqRead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reqRead to reqRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y113.BQ      Tcko                  0.198   reqRead
                                                       reqRead
    SLICE_X3Y113.B5      net (fanout=3)        0.075   reqRead
    SLICE_X3Y113.CLK     Tah         (-Th)    -0.215   reqRead
                                                       state[3]_reqRead_Select_33_o11
                                                       reqRead
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.413ns logic, 0.075ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X3Y111.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y111.CQ      Tcko                  0.198   state_FSM_FFd1
                                                       state_FSM_FFd1
    SLICE_X3Y111.C5      net (fanout=9)        0.077   state_FSM_FFd1
    SLICE_X3Y111.CLK     Tah         (-Th)    -0.215   state_FSM_FFd1
                                                       state_FSM_FFd1-In13
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.413ns logic, 0.077ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_generator/dcm_sp_inst/CLKFX
  Logical resource: clock_generator/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100MHz = PERIOD TIMEGRP "clk_100MHz"         
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23356 paths analyzed, 1335 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.384ns.
--------------------------------------------------------------------------------

Paths for end point pb_in_port_1 (SLICE_X19Y13.C3), 100 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          pb_in_port_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.147ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.244 - 0.249)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to pb_in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA4     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X17Y6.A1       net (fanout=1)        0.969   CPU/pblaze_rom/n0017<4>
    SLICE_X17Y6.AMUX     Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X14Y9.A1       net (fanout=7)        1.180   CPU/instruction<4>
    SLICE_X14Y9.AMUX     Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_REG1
                                                       CPU/pblaze_cpu/upper_reg_banks_RAMA
    SLICE_X15Y9.B2       net (fanout=2)        0.698   CPU/pblaze_cpu/sy<4>
    SLICE_X15Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X15Y10.A3      net (fanout=10)       0.464   pb_port_id<4>
    SLICE_X15Y10.A       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X19Y13.C3      net (fanout=10)       1.518   write_to_uart1
    SLICE_X19Y13.CLK     Tas                   0.322   pb_in_port<1>
                                                       Mmux_pb_port_id[7]_switches[7]_select_57_OUT21
                                                       pb_in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      8.147ns (3.318ns logic, 4.829ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hl (RAM)
  Destination:          pb_in_port_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.072ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.244 - 0.249)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hl to pb_in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA4     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hl
                                                       CPU/pblaze_rom/kcpsm6_rom_hl
    SLICE_X17Y6.A1       net (fanout=1)        0.969   CPU/pblaze_rom/n0017<4>
    SLICE_X17Y6.AMUX     Tilo                  0.313   CPU/instruction<5>
                                                       CPU/pblaze_rom/s6_4k_mux4_lut/LUT5
    SLICE_X14Y8.C1       net (fanout=7)        1.142   CPU/instruction<4>
    SLICE_X14Y8.C        Tilo                  0.204   CPU/pblaze_cpu/KCPSM6_REG0
                                                       CPU/pblaze_cpu/lower_reg_banks_RAMC_D1
    SLICE_X15Y9.C4       net (fanout=2)        0.463   CPU/pblaze_cpu/sy<3>
    SLICE_X15Y9.C        Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X15Y10.A2      net (fanout=10)       0.773   pb_port_id<3>
    SLICE_X15Y10.A       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X19Y13.C3      net (fanout=10)       1.518   write_to_uart1
    SLICE_X19Y13.CLK     Tas                   0.322   pb_in_port<1>
                                                       Mmux_pb_port_id[7]_switches[7]_select_57_OUT21
                                                       pb_in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      8.072ns (3.207ns logic, 4.865ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Destination:          pb_in_port_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hh to pb_in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA3     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hh
                                                       CPU/pblaze_rom/kcpsm6_rom_hh
    SLICE_X17Y7.D3       net (fanout=1)        1.096   CPU/pblaze_rom/n0019<3>
    SLICE_X17Y7.DMUX     Tilo                  0.313   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux12_lut/LUT5
    SLICE_X15Y9.C1       net (fanout=16)       1.581   CPU/instruction<12>
    SLICE_X15Y9.C        Tilo                  0.259   CPU/pblaze_cpu/KCPSM6_PORT_ID
                                                       CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X15Y10.A2      net (fanout=10)       0.773   pb_port_id<3>
    SLICE_X15Y10.A       Tilo                  0.259   write_to_uart
                                                       write_to_uart11
    SLICE_X19Y13.C3      net (fanout=10)       1.518   write_to_uart1
    SLICE_X19Y13.CLK     Tas                   0.322   pb_in_port<1>
                                                       Mmux_pb_port_id[7]_switches[7]_select_57_OUT21
                                                       pb_in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (3.003ns logic, 4.968ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/address_loop[11].pc_flop (SLICE_X22Y9.CIN), 951 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[11].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.043ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_lh to CPU/pblaze_cpu/address_loop[11].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA5     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    SLICE_X17Y7.C3       net (fanout=1)        1.108   CPU/pblaze_rom/n0015<5>
    SLICE_X17Y7.CMUX     Tilo                  0.313   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux14_lut/LUT5
    SLICE_X18Y10.C1      net (fanout=14)       1.590   CPU/instruction<14>
    SLICE_X18Y10.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X23Y9.B1       net (fanout=1)        0.879   CPU/pblaze_cpu/returni_type
    SLICE_X23Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X22Y7.B2       net (fanout=13)       0.874   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X22Y7.COUT     Topcyb                0.380   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[1].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X22Y8.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y9.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X22Y9.CLK      Tcinck                0.314   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[11].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.043ns (3.507ns logic, 4.536ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[11].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.940ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_lh to CPU/pblaze_cpu/address_loop[11].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA6     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    SLICE_X17Y7.C1       net (fanout=1)        1.386   CPU/pblaze_rom/n0015<6>
    SLICE_X17Y7.C        Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux14_lut/LUT6
    SLICE_X18Y10.C3      net (fanout=12)       1.263   CPU/instruction<15>
    SLICE_X18Y10.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X23Y9.B1       net (fanout=1)        0.879   CPU/pblaze_cpu/returni_type
    SLICE_X23Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X22Y7.B2       net (fanout=13)       0.874   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X22Y7.COUT     Topcyb                0.380   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[1].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X22Y8.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y9.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X22Y9.CLK      Tcinck                0.314   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[11].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.940ns (3.453ns logic, 4.487ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[11].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.234 - 0.256)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hh to CPU/pblaze_cpu/address_loop[11].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA4     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hh
                                                       CPU/pblaze_rom/kcpsm6_rom_hh
    SLICE_X17Y7.D1       net (fanout=1)        1.383   CPU/pblaze_rom/n0019<4>
    SLICE_X17Y7.D        Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux12_lut/LUT6
    SLICE_X18Y10.C2      net (fanout=15)       1.240   CPU/instruction<13>
    SLICE_X18Y10.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X23Y9.B1       net (fanout=1)        0.879   CPU/pblaze_cpu/returni_type
    SLICE_X23Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X22Y7.B2       net (fanout=13)       0.874   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X22Y7.COUT     Topcyb                0.380   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[1].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X22Y8.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y9.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X22Y9.CLK      Tcinck                0.314   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[11].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (3.453ns logic, 4.461ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/address_loop[9].pc_flop (SLICE_X22Y9.CIN), 951 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[9].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.033ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_lh to CPU/pblaze_cpu/address_loop[9].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA5     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    SLICE_X17Y7.C3       net (fanout=1)        1.108   CPU/pblaze_rom/n0015<5>
    SLICE_X17Y7.CMUX     Tilo                  0.313   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux14_lut/LUT5
    SLICE_X18Y10.C1      net (fanout=14)       1.590   CPU/instruction<14>
    SLICE_X18Y10.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X23Y9.B1       net (fanout=1)        0.879   CPU/pblaze_cpu/returni_type
    SLICE_X23Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X22Y7.B2       net (fanout=13)       0.874   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X22Y7.COUT     Topcyb                0.380   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[1].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X22Y8.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y9.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X22Y9.CLK      Tcinck                0.304   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[9].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      8.033ns (3.497ns logic, 4.536ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_lh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[9].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.930ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_lh to CPU/pblaze_cpu/address_loop[9].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA6     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_lh
                                                       CPU/pblaze_rom/kcpsm6_rom_lh
    SLICE_X17Y7.C1       net (fanout=1)        1.386   CPU/pblaze_rom/n0015<6>
    SLICE_X17Y7.C        Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux14_lut/LUT6
    SLICE_X18Y10.C3      net (fanout=12)       1.263   CPU/instruction<15>
    SLICE_X18Y10.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X23Y9.B1       net (fanout=1)        0.879   CPU/pblaze_cpu/returni_type
    SLICE_X23Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X22Y7.B2       net (fanout=13)       0.874   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X22Y7.COUT     Topcyb                0.380   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[1].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X22Y8.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y9.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X22Y9.CLK      Tcinck                0.304   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[9].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.930ns (3.443ns logic, 4.487ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/pblaze_rom/kcpsm6_rom_hh (RAM)
  Destination:          CPU/pblaze_cpu/address_loop[9].pc_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.904ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.234 - 0.256)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CPU/pblaze_rom/kcpsm6_rom_hh to CPU/pblaze_cpu/address_loop[9].pc_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA4     Trcko_DOA             1.850   CPU/pblaze_rom/kcpsm6_rom_hh
                                                       CPU/pblaze_rom/kcpsm6_rom_hh
    SLICE_X17Y7.D1       net (fanout=1)        1.383   CPU/pblaze_rom/n0019<4>
    SLICE_X17Y7.D        Tilo                  0.259   CPU/instruction<13>
                                                       CPU/pblaze_rom/s6_4k_mux12_lut/LUT6
    SLICE_X18Y10.C2      net (fanout=15)       1.240   CPU/instruction<13>
    SLICE_X18Y10.CMUX    Tilo                  0.261   CPU/pblaze_cpu/KCPSM6_DECODE0
                                                       CPU/pblaze_cpu/move_type_lut/LUT5
    SLICE_X23Y9.B1       net (fanout=1)        0.879   CPU/pblaze_cpu/returni_type
    SLICE_X23Y9.BMUX     Tilo                  0.313   CPU/pblaze_cpu/KCPSM6_VECTOR1
                                                       CPU/pblaze_cpu/pc_mode1_lut/LUT5
    SLICE_X22Y7.B2       net (fanout=13)       0.874   CPU/pblaze_cpu/pc_mode<0>
    SLICE_X22Y7.COUT     Topcyb                0.380   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[1].upper_pc.high_int_vector.pc_lut
                                                       CPU/pblaze_cpu/address_loop[3].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y8.CIN      net (fanout=1)        0.082   CPU/pblaze_cpu/carry_pc<3>
    SLICE_X22Y8.COUT     Tbyp                  0.076   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[7].upper_pc.mid_pc.pc_muxcy
    SLICE_X22Y9.CIN      net (fanout=1)        0.003   CPU/pblaze_cpu/carry_pc<7>
    SLICE_X22Y9.CLK      Tcinck                0.304   CPU/pblaze_cpu/KCPSM6_PC2
                                                       CPU/pblaze_cpu/address_loop[11].upper_pc.pc_xorcy
                                                       CPU/pblaze_cpu/address_loop[9].pc_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (3.443ns logic, 4.461ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100MHz = PERIOD TIMEGRP "clk_100MHz"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[1].storage_srl (SLICE_X44Y14.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data1_flop (FF)
  Destination:          UART/receiver/data_width_loop[1].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data1_flop to UART/receiver/data_width_loop[1].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y14.DQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data1_flop
    SLICE_X44Y14.DI      net (fanout=2)        0.017   UART/receiver/data<1>
    SLICE_X44Y14.CLK     Tdh         (-Th)    -0.033   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[1].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[7].storage_srl (SLICE_X44Y14.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data7_flop (FF)
  Destination:          UART/receiver/data_width_loop[7].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data7_flop to UART/receiver/data_width_loop[7].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y14.AQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data7_flop
    SLICE_X44Y14.AI      net (fanout=2)        0.023   UART/receiver/data<7>
    SLICE_X44Y14.CLK     Tdh         (-Th)    -0.030   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[7].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.228ns logic, 0.023ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_cpu/stack_ram_low_RAMC (SLICE_X22Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[0].pc_flop (FF)
  Destination:          CPU/pblaze_cpu/stack_ram_low_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[0].pc_flop to CPU/pblaze_cpu/stack_ram_low_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y7.AQ       Tcko                  0.234   CPU/pblaze_cpu/KCPSM6_PC0
                                                       CPU/pblaze_cpu/address_loop[0].pc_flop
    SLICE_X22Y6.CX       net (fanout=6)        0.225   CPU/address<0>
    SLICE_X22Y6.CLK      Tdh         (-Th)     0.098   CPU/pblaze_cpu/KCPSM6_STACK_RAM0
                                                       CPU/pblaze_cpu/stack_ram_low_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.136ns logic, 0.225ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100MHz = PERIOD TIMEGRP "clk_100MHz"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_clk_100MHz * 0.112903226         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1362 paths analyzed, 297 endpoints analyzed, 66 failing endpoints
 66 timing errors detected. (66 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 471.036ns.
--------------------------------------------------------------------------------

Paths for end point ac/shift_out_9 (SLICE_X3Y116.C4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_9 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.911ns (Levels of Logic = 2)
  Clock Path Skew:      3.409ns (4.678 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA25  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y114.B6      net (fanout=1)        4.240   RAMRapper/ram_rd_bus<25>
    SLICE_X3Y114.B       Tilo                  0.259   ac/shift_temp<9>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161
    SLICE_X3Y116.C4      net (fanout=1)        0.485   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<9>
    SLICE_X3Y116.CLK     Tas                   0.227   ac/_n0079_inv
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161
                                                       ac/shift_out_9
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (3.186ns logic, 4.725ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_9 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.324ns (Levels of Logic = 2)
  Clock Path Skew:      3.409ns (4.678 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA9   Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y114.B5      net (fanout=1)        3.653   RAMRapper/ram_rd_bus<9>
    SLICE_X3Y114.B       Tilo                  0.259   ac/shift_temp<9>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161
    SLICE_X3Y116.C4      net (fanout=1)        0.485   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<9>
    SLICE_X3Y116.CLK     Tas                   0.227   ac/_n0079_inv
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161
                                                       ac/shift_out_9
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (3.186ns logic, 4.138ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_9 (FF)
  Requirement:          0.946ns
  Data Path Delay:      5.284ns (Levels of Logic = 2)
  Clock Path Skew:      3.413ns (4.678 - 1.265)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: address_0 to ac/shift_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y58.AQ       Tcko                  0.391   address<9>
                                                       address_0
    SLICE_X3Y114.B1      net (fanout=23)       3.922   address<0>
    SLICE_X3Y114.B       Tilo                  0.259   ac/shift_temp<9>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT161
    SLICE_X3Y116.C4      net (fanout=1)        0.485   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<9>
    SLICE_X3Y116.CLK     Tas                   0.227   ac/_n0079_inv
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT161
                                                       ac/shift_out_9
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (0.877ns logic, 4.407ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_out_6 (SLICE_X0Y115.C6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_6 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.832ns (Levels of Logic = 2)
  Clock Path Skew:      3.412ns (4.681 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA6   Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y113.A5      net (fanout=1)        4.045   RAMRapper/ram_rd_bus<6>
    SLICE_X0Y113.A       Tilo                  0.205   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT131
    SLICE_X0Y115.C6      net (fanout=1)        0.541   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<6>
    SLICE_X0Y115.CLK     Tas                   0.341   ac/shift_out<6>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT131
                                                       ac/shift_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (3.246ns logic, 4.586ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_6 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.327ns (Levels of Logic = 2)
  Clock Path Skew:      3.412ns (4.681 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA22  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y113.A6      net (fanout=1)        3.540   RAMRapper/ram_rd_bus<22>
    SLICE_X0Y113.A       Tilo                  0.205   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT131
    SLICE_X0Y115.C6      net (fanout=1)        0.541   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<6>
    SLICE_X0Y115.CLK     Tas                   0.341   ac/shift_out<6>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT131
                                                       ac/shift_out_6
    -------------------------------------------------  ---------------------------
    Total                                      7.327ns (3.246ns logic, 4.081ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_6 (FF)
  Requirement:          0.946ns
  Data Path Delay:      5.216ns (Levels of Logic = 2)
  Clock Path Skew:      3.416ns (4.681 - 1.265)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: address_0 to ac/shift_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y58.AQ       Tcko                  0.391   address<9>
                                                       address_0
    SLICE_X0Y113.A4      net (fanout=23)       3.738   address<0>
    SLICE_X0Y113.A       Tilo                  0.205   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT131
    SLICE_X0Y115.C6      net (fanout=1)        0.541   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<6>
    SLICE_X0Y115.CLK     Tas                   0.341   ac/shift_out<6>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT131
                                                       ac/shift_out_6
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (0.937ns logic, 4.279ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_out_11 (SLICE_X0Y115.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_11 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.773ns (Levels of Logic = 2)
  Clock Path Skew:      3.412ns (4.681 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA27  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y113.D5      net (fanout=1)        4.098   RAMRapper/ram_rd_bus<27>
    SLICE_X0Y113.D       Tilo                  0.205   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
    SLICE_X0Y115.A4      net (fanout=1)        0.429   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<11>
    SLICE_X0Y115.CLK     Tas                   0.341   ac/shift_out<6>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31
                                                       ac/shift_out_11
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (3.246ns logic, 4.527ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_11 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.517ns (Levels of Logic = 2)
  Clock Path Skew:      3.412ns (4.681 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA11  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y113.D4      net (fanout=1)        3.842   RAMRapper/ram_rd_bus<11>
    SLICE_X0Y113.D       Tilo                  0.205   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
    SLICE_X0Y115.A4      net (fanout=1)        0.429   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<11>
    SLICE_X0Y115.CLK     Tas                   0.341   ac/shift_out<6>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31
                                                       ac/shift_out_11
    -------------------------------------------------  ---------------------------
    Total                                      7.517ns (3.246ns logic, 4.271ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_11 (FF)
  Requirement:          0.946ns
  Data Path Delay:      5.001ns (Levels of Logic = 2)
  Clock Path Skew:      3.416ns (4.681 - 1.265)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.529ns

  Clock Uncertainty:          0.529ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.506ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: address_0 to ac/shift_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y58.AQ       Tcko                  0.391   address<9>
                                                       address_0
    SLICE_X0Y113.D3      net (fanout=23)       3.635   address<0>
    SLICE_X0Y113.D       Tilo                  0.205   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
    SLICE_X0Y115.A4      net (fanout=1)        0.429   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<11>
    SLICE_X0Y115.CLK     Tas                   0.341   ac/shift_out<6>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT31
                                                       ac/shift_out_11
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.937ns logic, 4.064ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clk_100MHz * 0.112903226
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ac/shift_temp_11 (SLICE_X0Y113.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_temp_11 (FF)
  Destination:          ac/shift_temp_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_temp_11 to ac/shift_temp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.DQ      Tcko                  0.200   ac/shift_temp<11>
                                                       ac/shift_temp_11
    SLICE_X0Y113.D6      net (fanout=1)        0.017   ac/shift_temp<11>
    SLICE_X0Y113.CLK     Tah         (-Th)    -0.190   ac/shift_temp<11>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT31
                                                       ac/shift_temp_11
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_in_14 (SLICE_X3Y115.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_13 (FF)
  Destination:          ac/shift_in_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_13 to ac/shift_in_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y115.CQ      Tcko                  0.198   ac/shift_in<15>
                                                       ac/shift_in_13
    SLICE_X3Y115.C5      net (fanout=2)        0.059   ac/shift_in<13>
    SLICE_X3Y115.CLK     Tah         (-Th)    -0.155   ac/shift_in<15>
                                                       ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT61
                                                       ac/shift_in_14
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_in_12 (SLICE_X3Y115.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_11 (FF)
  Destination:          ac/shift_in_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_11 to ac/shift_in_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y115.BQ      Tcko                  0.198   ac/shift_in<15>
                                                       ac/shift_in_11
    SLICE_X3Y115.B5      net (fanout=2)        0.072   ac/shift_in<11>
    SLICE_X3Y115.CLK     Tah         (-Th)    -0.155   ac/shift_in<15>
                                                       ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT41
                                                       ac/shift_in_12
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clk_100MHz * 0.112903226
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_input_sample<11>/CLK
  Logical resource: audio_input_sample_8/CK
  Location pin: SLICE_X0Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_input_sample<11>/CLK
  Logical resource: audio_input_sample_9/CK
  Location pin: SLICE_X0Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: audio_input_sample<11>/CLK
  Logical resource: audio_input_sample_10/CK
  Location pin: SLICE_X0Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_100MHz 
* 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 401 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.863ns.
--------------------------------------------------------------------------------

Paths for end point av_config/control/sdat (SLICE_X9Y104.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_0 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_0 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.AQ     Tcko                  0.391   av_config/control/stage<2>
                                                       av_config/control/stage_0
    SLICE_X10Y95.C3      net (fanout=12)       0.932   av_config/control/stage<0>
    SLICE_X10Y95.CMUX    Tilo                  0.361   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y96.C3      net (fanout=1)        0.552   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y96.CMUX    Tilo                  0.343   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X9Y104.A6      net (fanout=1)        0.831   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X9Y104.CLK     Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.417ns logic, 2.315ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_0 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_0 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.AQ     Tcko                  0.391   av_config/control/stage<2>
                                                       av_config/control/stage_0
    SLICE_X10Y95.D4      net (fanout=12)       0.893   av_config/control/stage<0>
    SLICE_X10Y95.CMUX    Topdc                 0.368   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y96.C3      net (fanout=1)        0.552   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y96.CMUX    Tilo                  0.343   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X9Y104.A6      net (fanout=1)        0.831   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X9Y104.CLK     Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (1.424ns logic, 2.276ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_1 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_1 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y101.BQ     Tcko                  0.391   av_config/control/stage<2>
                                                       av_config/control/stage_1
    SLICE_X10Y95.C4      net (fanout=13)       0.883   av_config/control/stage<1>
    SLICE_X10Y95.CMUX    Tilo                  0.361   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y96.C3      net (fanout=1)        0.552   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X12Y96.CMUX    Tilo                  0.343   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X9Y104.A6      net (fanout=1)        0.831   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X9Y104.CLK     Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.417ns logic, 2.266ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/stage_3 (SLICE_X11Y101.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_0 to av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X9Y106.D2      net (fanout=5)        0.612   av_config/control/sclk_divider<0>
    SLICE_X9Y106.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y101.A5     net (fanout=3)        0.848   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y101.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X11Y101.CE     net (fanout=2)        0.537   av_config/control/_n0071_inv
    SLICE_X11Y101.CLK    Tceck                 0.361   av_config/control/stage<2>
                                                       av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.268ns logic, 1.997ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_2 (FF)
  Destination:          av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.042ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_2 to av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.DQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_2
    SLICE_X9Y106.D5      net (fanout=3)        0.389   av_config/control/sclk_divider<2>
    SLICE_X9Y106.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y101.A5     net (fanout=3)        0.848   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y101.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X11Y101.CE     net (fanout=2)        0.537   av_config/control/_n0071_inv
    SLICE_X11Y101.CLK    Tceck                 0.361   av_config/control/stage<2>
                                                       av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (1.268ns logic, 1.774ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/stage_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.910ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_1 to av_config/control/stage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X9Y106.D4      net (fanout=4)        0.257   av_config/control/sclk_divider<1>
    SLICE_X9Y106.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y101.A5     net (fanout=3)        0.848   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y101.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X11Y101.CE     net (fanout=2)        0.537   av_config/control/_n0071_inv
    SLICE_X11Y101.CLK    Tceck                 0.361   av_config/control/stage<2>
                                                       av_config/control/stage_3
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.268ns logic, 1.642ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/stage_2 (SLICE_X11Y101.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_0 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X9Y106.D2      net (fanout=5)        0.612   av_config/control/sclk_divider<0>
    SLICE_X9Y106.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y101.A5     net (fanout=3)        0.848   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y101.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X11Y101.CE     net (fanout=2)        0.537   av_config/control/_n0071_inv
    SLICE_X11Y101.CLK    Tceck                 0.340   av_config/control/stage<2>
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.247ns logic, 1.997ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_2 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_2 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.DQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_2
    SLICE_X9Y106.D5      net (fanout=3)        0.389   av_config/control/sclk_divider<2>
    SLICE_X9Y106.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y101.A5     net (fanout=3)        0.848   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y101.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X11Y101.CE     net (fanout=2)        0.537   av_config/control/_n0071_inv
    SLICE_X11Y101.CLK    Tceck                 0.340   av_config/control/stage<2>
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.247ns logic, 1.774ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_1 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X9Y106.D4      net (fanout=4)        0.257   av_config/control/sclk_divider<1>
    SLICE_X9Y106.DMUX    Tilo                  0.313   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider311
    SLICE_X10Y101.A5     net (fanout=3)        0.848   av_config/control/Mcount_sclk_divider3_bdd0
    SLICE_X10Y101.A      Tilo                  0.203   av_config/control/stage<4>
                                                       av_config/control/_n0071_inv1
    SLICE_X11Y101.CE     net (fanout=2)        0.537   av_config/control/_n0071_inv
    SLICE_X11Y101.CLK    Tceck                 0.340   av_config/control/stage<2>
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.247ns logic, 1.642ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_100MHz * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point av_config/control/sclk_divider_3 (SLICE_X8Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/sclk_divider_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/sclk_divider_1 to av_config/control/sclk_divider_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.BQ      Tcko                  0.198   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X8Y106.A5      net (fanout=4)        0.068   av_config/control/sclk_divider<1>
    SLICE_X8Y106.CLK     Tah         (-Th)    -0.121   av_config/control/sclk_divider<5>
                                                       av_config/control/Mcount_sclk_divider31
                                                       av_config/control/sclk_divider_3
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/clock_en (SLICE_X8Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/clock_en (FF)
  Destination:          av_config/control/clock_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/clock_en to av_config/control/clock_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y104.AQ      Tcko                  0.200   av_config/control/clock_en
                                                       av_config/control/clock_en
    SLICE_X8Y104.A6      net (fanout=2)        0.022   av_config/control/clock_en
    SLICE_X8Y104.CLK     Tah         (-Th)    -0.190   av_config/control/clock_en
                                                       av_config/control/stage[4]_PWR_63_o_Select_15_o11
                                                       av_config/control/clock_en
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/sclk_divider_5 (SLICE_X8Y106.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/sclk_divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/sclk_divider_0 to av_config/control/sclk_divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y106.AQ      Tcko                  0.198   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X8Y106.B6      net (fanout=5)        0.035   av_config/control/sclk_divider<0>
    SLICE_X8Y106.CLK     Tah         (-Th)    -0.190   av_config/control/sclk_divider<5>
                                                       av_config/control/Mcount_sclk_divider51
                                                       av_config/control/sclk_divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.388ns logic, 0.035ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_100MHz * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: av_config/control/clock_en/CLK
  Logical resource: av_config/control/clock_en/CK
  Location pin: SLICE_X8Y104.CLK
  Clock network: main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: av_config/control/sclk_divider<5>/CLK
  Logical resource: av_config/control/sclk_divider_3/CK
  Location pin: SLICE_X8Y106.CLK
  Clock network: main_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|  38449.038ns|            0|          104|            0|        51444|
| TS_RAMRapper_u_memory_interfac|     13.333ns|     11.484ns|          N/A|            0|            0|        24280|            0|
| e_memc3_infrastructure_inst_mc|             |             |             |             |             |             |             |
| b_drp_clk_bufg_in             |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_180                      |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_0                        |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|     26.667ns| 102530.768ns|    141.817ns|           38|           66|         2045|        25119|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k0_bufg_in                    |             |             |             |             |             |             |             |
|  TS_clk_100MHz                |     10.000ns|      8.384ns|     53.181ns|            0|           66|        23356|         1763|
|   TS_AUD_XCK_OBUF             |     88.571ns|    471.036ns|          N/A|           66|            0|         1362|            0|
|   TS_pll_clkout0              |     20.000ns|      3.863ns|          N/A|            0|            0|          401|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.484|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 104  Score: 413618  (Setup/Max: 413618, Hold: 0)

Constraints cover 51444 paths, 0 nets, and 4353 connections

Design statistics:
   Minimum period: 102530.766ns{1}   (Maximum frequency:   0.010MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May  1 18:11:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 467 MB



