 LIBRARY	ieee;
 USE	ieee.std_logic_1164.ALL;--	Uncomment	the	following	library	declaration	if	using--	arithmetic	functions	with	Signed	or	Unsigned	values--USE	ieee.numeric_std.ALL;
 ENTITY	fgrt	IS
 END	fgrt;
 ARCHITECTURE	behavior	OF	fgrt	IS	
				--	Component	Declaration	for	the	Unit	Under	Test	(UUT)
				COMPONENT	sdfg
				PORT(
									D	:	IN		std_logic_vector(3	downto	0);
									Y	:	OUT		std_logic_vector(3	downto	0);
									clk	:	IN		std_logic;
									ch	:	IN		std_logic_vector(1	downto	0)
								);
				END	COMPONENT;
			--Inputs
			signal	D	:	std_logic_vector(3	downto	0)	:=	(others	=>	'0');
			signal	clk	:	std_logic	:=	'0';
			signal	ch	:	std_logic_vector(1	downto	0)	:=	(others	=>	'0');
				--Outputs
			signal	Y	:	std_logic_vector(3	downto	0);
			--	Clock	period	definitions
			constant	clk_period	:	time	:=	10	ns;
 BEGIN
				--	Instantiate	the	Unit	Under	Test	(UUT)
			uut:	sdfg	PORT	MAP	(
										D	=>	D,
										Y	=>	Y,
										clk	=>	clk,
										ch	=>	ch
								);
			--	Clock	process	definitions
			--	Clock	process	definitions
			clk_process	:process
			begin
								clk	<=	'0';
								wait	for	clk_period/2;
								clk	<=	'1';
								wait	for	clk_period/2;
			end	process;
			--	Stimulus	process
			stim_proc:	process
			begin								
					D	<=	"1000";
								ch	<=	"00";	
						--	hold	reset	state	for	100	ns.
						wait	for	500	ns;		
												ch	<=	"01";
													wait	for	500	ns;
												D	<=	"0101";													
																ch	<=	"10";
													wait	for	500	ns;
																ch	<=	"11";
													wait	for	500	ns;
						wait	for	clk_period*10;--	insert	stimulus	here	
						wait;
			end	process;
 END;
