<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/ni.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - ni.c<span style="font-size: 80%;"> (source / <a href="ni.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1097</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">37</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2010 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;nid.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;ni_reg.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;cayman_blit_shaders.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;radeon_ucode.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;clearstate_cayman.h&quot;
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : /*
<a name="37"><span class="lineNum">      37 </span>            :  * Indirect registers accessor</a>
<span class="lineNum">      38 </span>            :  */
<span class="lineNum">      39 </span><span class="lineNoCov">          0 : u32 tn_smc_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span>            :         unsigned long flags;
<span class="lineNum">      42 </span>            :         u32 r;
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         WREG32(TN_SMC_IND_INDEX_0, (reg));</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         r = RREG32(TN_SMC_IND_DATA_0);</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="49"><span class="lineNum">      49 </span>            : }</a>
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span><span class="lineNoCov">          0 : void tn_smc_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">      52 </span>            : {
<span class="lineNum">      53 </span>            :         unsigned long flags;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         WREG32(TN_SMC_IND_INDEX_0, (reg));</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         WREG32(TN_SMC_IND_DATA_0, (v));</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;smc_idx_lock, flags);</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : static const u32 tn_rlc_save_restore_register_list[] =
<span class="lineNum">      62 </span>            : {
<span class="lineNum">      63 </span>            :         0x98fc,
<span class="lineNum">      64 </span>            :         0x98f0,
<span class="lineNum">      65 </span>            :         0x9834,
<span class="lineNum">      66 </span>            :         0x9838,
<span class="lineNum">      67 </span>            :         0x9870,
<span class="lineNum">      68 </span>            :         0x9874,
<span class="lineNum">      69 </span>            :         0x8a14,
<span class="lineNum">      70 </span>            :         0x8b24,
<span class="lineNum">      71 </span>            :         0x8bcc,
<span class="lineNum">      72 </span>            :         0x8b10,
<span class="lineNum">      73 </span>            :         0x8c30,
<span class="lineNum">      74 </span>            :         0x8d00,
<span class="lineNum">      75 </span>            :         0x8d04,
<span class="lineNum">      76 </span>            :         0x8c00,
<span class="lineNum">      77 </span>            :         0x8c04,
<span class="lineNum">      78 </span>            :         0x8c10,
<span class="lineNum">      79 </span>            :         0x8c14,
<span class="lineNum">      80 </span>            :         0x8d8c,
<span class="lineNum">      81 </span>            :         0x8cf0,
<span class="lineNum">      82 </span>            :         0x8e38,
<span class="lineNum">      83 </span>            :         0x9508,
<span class="lineNum">      84 </span>            :         0x9688,
<span class="lineNum">      85 </span>            :         0x9608,
<span class="lineNum">      86 </span>            :         0x960c,
<span class="lineNum">      87 </span>            :         0x9610,
<span class="lineNum">      88 </span>            :         0x9614,
<span class="lineNum">      89 </span>            :         0x88c4,
<span class="lineNum">      90 </span>            :         0x8978,
<span class="lineNum">      91 </span>            :         0x88d4,
<span class="lineNum">      92 </span>            :         0x900c,
<span class="lineNum">      93 </span>            :         0x9100,
<span class="lineNum">      94 </span>            :         0x913c,
<span class="lineNum">      95 </span>            :         0x90e8,
<span class="lineNum">      96 </span>            :         0x9354,
<span class="lineNum">      97 </span>            :         0xa008,
<span class="lineNum">      98 </span>            :         0x98f8,
<span class="lineNum">      99 </span>            :         0x9148,
<span class="lineNum">     100 </span>            :         0x914c,
<span class="lineNum">     101 </span>            :         0x3f94,
<span class="lineNum">     102 </span>            :         0x98f4,
<span class="lineNum">     103 </span>            :         0x9b7c,
<span class="lineNum">     104 </span>            :         0x3f8c,
<span class="lineNum">     105 </span>            :         0x8950,
<span class="lineNum">     106 </span>            :         0x8954,
<span class="lineNum">     107 </span>            :         0x8a18,
<span class="lineNum">     108 </span>            :         0x8b28,
<span class="lineNum">     109 </span>            :         0x9144,
<span class="lineNum">     110 </span>            :         0x3f90,
<span class="lineNum">     111 </span>            :         0x915c,
<span class="lineNum">     112 </span>            :         0x9160,
<span class="lineNum">     113 </span>            :         0x9178,
<span class="lineNum">     114 </span>            :         0x917c,
<span class="lineNum">     115 </span>            :         0x9180,
<span class="lineNum">     116 </span>            :         0x918c,
<span class="lineNum">     117 </span>            :         0x9190,
<span class="lineNum">     118 </span>            :         0x9194,
<span class="lineNum">     119 </span>            :         0x9198,
<span class="lineNum">     120 </span>            :         0x919c,
<span class="lineNum">     121 </span>            :         0x91a8,
<span class="lineNum">     122 </span>            :         0x91ac,
<span class="lineNum">     123 </span>            :         0x91b0,
<span class="lineNum">     124 </span>            :         0x91b4,
<span class="lineNum">     125 </span>            :         0x91b8,
<span class="lineNum">     126 </span>            :         0x91c4,
<span class="lineNum">     127 </span>            :         0x91c8,
<span class="lineNum">     128 </span>            :         0x91cc,
<span class="lineNum">     129 </span>            :         0x91d0,
<span class="lineNum">     130 </span>            :         0x91d4,
<span class="lineNum">     131 </span>            :         0x91e0,
<span class="lineNum">     132 </span>            :         0x91e4,
<span class="lineNum">     133 </span>            :         0x91ec,
<span class="lineNum">     134 </span>            :         0x91f0,
<span class="lineNum">     135 </span>            :         0x91f4,
<span class="lineNum">     136 </span>            :         0x9200,
<span class="lineNum">     137 </span>            :         0x9204,
<span class="lineNum">     138 </span>            :         0x929c,
<span class="lineNum">     139 </span>            :         0x8030,
<span class="lineNum">     140 </span>            :         0x9150,
<span class="lineNum">     141 </span>            :         0x9a60,
<span class="lineNum">     142 </span>            :         0x920c,
<span class="lineNum">     143 </span>            :         0x9210,
<span class="lineNum">     144 </span>            :         0x9228,
<span class="lineNum">     145 </span>            :         0x922c,
<span class="lineNum">     146 </span>            :         0x9244,
<span class="lineNum">     147 </span>            :         0x9248,
<span class="lineNum">     148 </span>            :         0x91e8,
<span class="lineNum">     149 </span>            :         0x9294,
<span class="lineNum">     150 </span>            :         0x9208,
<span class="lineNum">     151 </span>            :         0x9224,
<span class="lineNum">     152 </span>            :         0x9240,
<span class="lineNum">     153 </span>            :         0x9220,
<span class="lineNum">     154 </span>            :         0x923c,
<span class="lineNum">     155 </span>            :         0x9258,
<span class="lineNum">     156 </span>            :         0x9744,
<span class="lineNum">     157 </span>            :         0xa200,
<span class="lineNum">     158 </span>            :         0xa204,
<span class="lineNum">     159 </span>            :         0xa208,
<span class="lineNum">     160 </span>            :         0xa20c,
<span class="lineNum">     161 </span>            :         0x8d58,
<span class="lineNum">     162 </span>            :         0x9030,
<span class="lineNum">     163 </span>            :         0x9034,
<span class="lineNum">     164 </span>            :         0x9038,
<span class="lineNum">     165 </span>            :         0x903c,
<span class="lineNum">     166 </span>            :         0x9040,
<span class="lineNum">     167 </span>            :         0x9654,
<span class="lineNum">     168 </span>            :         0x897c,
<span class="lineNum">     169 </span>            :         0xa210,
<span class="lineNum">     170 </span>            :         0xa214,
<span class="lineNum">     171 </span>            :         0x9868,
<span class="lineNum">     172 </span>            :         0xa02c,
<span class="lineNum">     173 </span>            :         0x9664,
<span class="lineNum">     174 </span>            :         0x9698,
<span class="lineNum">     175 </span>            :         0x949c,
<span class="lineNum">     176 </span>            :         0x8e10,
<span class="lineNum">     177 </span>            :         0x8e18,
<span class="lineNum">     178 </span>            :         0x8c50,
<span class="lineNum">     179 </span>            :         0x8c58,
<span class="lineNum">     180 </span>            :         0x8c60,
<span class="lineNum">     181 </span>            :         0x8c68,
<span class="lineNum">     182 </span>            :         0x89b4,
<span class="lineNum">     183 </span>            :         0x9830,
<span class="lineNum">     184 </span>            :         0x802c,
<span class="lineNum">     185 </span>            : };
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span>            : extern bool evergreen_is_display_hung(struct radeon_device *rdev);
<span class="lineNum">     188 </span>            : extern void evergreen_print_gpu_status_regs(struct radeon_device *rdev);
<span class="lineNum">     189 </span>            : extern void evergreen_mc_stop(struct radeon_device *rdev, struct evergreen_mc_save *save);
<span class="lineNum">     190 </span>            : extern void evergreen_mc_resume(struct radeon_device *rdev, struct evergreen_mc_save *save);
<span class="lineNum">     191 </span>            : extern int evergreen_mc_wait_for_idle(struct radeon_device *rdev);
<span class="lineNum">     192 </span>            : extern void evergreen_mc_program(struct radeon_device *rdev);
<span class="lineNum">     193 </span>            : extern void evergreen_irq_suspend(struct radeon_device *rdev);
<span class="lineNum">     194 </span>            : extern int evergreen_mc_init(struct radeon_device *rdev);
<span class="lineNum">     195 </span>            : extern void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev);
<span class="lineNum">     196 </span>            : extern void evergreen_pcie_gen2_enable(struct radeon_device *rdev);
<span class="lineNum">     197 </span>            : extern void evergreen_program_aspm(struct radeon_device *rdev);
<span class="lineNum">     198 </span>            : extern void sumo_rlc_fini(struct radeon_device *rdev);
<span class="lineNum">     199 </span>            : extern int sumo_rlc_init(struct radeon_device *rdev);
<span class="lineNum">     200 </span>            : extern void evergreen_gpu_pci_config_reset(struct radeon_device *rdev);
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span>            : /* Firmware Names */
<span class="lineNum">     203 </span>            : MODULE_FIRMWARE(&quot;radeon/BARTS_pfp.bin&quot;);
<span class="lineNum">     204 </span>            : MODULE_FIRMWARE(&quot;radeon/BARTS_me.bin&quot;);
<span class="lineNum">     205 </span>            : MODULE_FIRMWARE(&quot;radeon/BARTS_mc.bin&quot;);
<span class="lineNum">     206 </span>            : MODULE_FIRMWARE(&quot;radeon/BARTS_smc.bin&quot;);
<span class="lineNum">     207 </span>            : MODULE_FIRMWARE(&quot;radeon/BTC_rlc.bin&quot;);
<span class="lineNum">     208 </span>            : MODULE_FIRMWARE(&quot;radeon/TURKS_pfp.bin&quot;);
<span class="lineNum">     209 </span>            : MODULE_FIRMWARE(&quot;radeon/TURKS_me.bin&quot;);
<span class="lineNum">     210 </span>            : MODULE_FIRMWARE(&quot;radeon/TURKS_mc.bin&quot;);
<span class="lineNum">     211 </span>            : MODULE_FIRMWARE(&quot;radeon/TURKS_smc.bin&quot;);
<span class="lineNum">     212 </span>            : MODULE_FIRMWARE(&quot;radeon/CAICOS_pfp.bin&quot;);
<span class="lineNum">     213 </span>            : MODULE_FIRMWARE(&quot;radeon/CAICOS_me.bin&quot;);
<span class="lineNum">     214 </span>            : MODULE_FIRMWARE(&quot;radeon/CAICOS_mc.bin&quot;);
<span class="lineNum">     215 </span>            : MODULE_FIRMWARE(&quot;radeon/CAICOS_smc.bin&quot;);
<span class="lineNum">     216 </span>            : MODULE_FIRMWARE(&quot;radeon/CAYMAN_pfp.bin&quot;);
<span class="lineNum">     217 </span>            : MODULE_FIRMWARE(&quot;radeon/CAYMAN_me.bin&quot;);
<span class="lineNum">     218 </span>            : MODULE_FIRMWARE(&quot;radeon/CAYMAN_mc.bin&quot;);
<span class="lineNum">     219 </span>            : MODULE_FIRMWARE(&quot;radeon/CAYMAN_rlc.bin&quot;);
<span class="lineNum">     220 </span>            : MODULE_FIRMWARE(&quot;radeon/CAYMAN_smc.bin&quot;);
<span class="lineNum">     221 </span>            : MODULE_FIRMWARE(&quot;radeon/ARUBA_pfp.bin&quot;);
<span class="lineNum">     222 </span>            : MODULE_FIRMWARE(&quot;radeon/ARUBA_me.bin&quot;);
<span class="lineNum">     223 </span>            : MODULE_FIRMWARE(&quot;radeon/ARUBA_rlc.bin&quot;);
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span>            : static const u32 cayman_golden_registers2[] =
<span class="lineNum">     227 </span>            : {
<span class="lineNum">     228 </span>            :         0x3e5c, 0xffffffff, 0x00000000,
<span class="lineNum">     229 </span>            :         0x3e48, 0xffffffff, 0x00000000,
<span class="lineNum">     230 </span>            :         0x3e4c, 0xffffffff, 0x00000000,
<span class="lineNum">     231 </span>            :         0x3e64, 0xffffffff, 0x00000000,
<span class="lineNum">     232 </span>            :         0x3e50, 0xffffffff, 0x00000000,
<span class="lineNum">     233 </span>            :         0x3e60, 0xffffffff, 0x00000000
<span class="lineNum">     234 </span>            : };
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span>            : static const u32 cayman_golden_registers[] =
<span class="lineNum">     237 </span>            : {
<span class="lineNum">     238 </span>            :         0x5eb4, 0xffffffff, 0x00000002,
<span class="lineNum">     239 </span>            :         0x5e78, 0x8f311ff1, 0x001000f0,
<span class="lineNum">     240 </span>            :         0x3f90, 0xffff0000, 0xff000000,
<span class="lineNum">     241 </span>            :         0x9148, 0xffff0000, 0xff000000,
<span class="lineNum">     242 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     243 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     244 </span>            :         0xc78, 0x00000080, 0x00000080,
<span class="lineNum">     245 </span>            :         0xbd4, 0x70073777, 0x00011003,
<span class="lineNum">     246 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     247 </span>            :         0xd0b8, 0x73773777, 0x02011003,
<span class="lineNum">     248 </span>            :         0x5bc0, 0x00200000, 0x50100000,
<span class="lineNum">     249 </span>            :         0x98f8, 0x33773777, 0x02011003,
<span class="lineNum">     250 </span>            :         0x98fc, 0xffffffff, 0x76541032,
<span class="lineNum">     251 </span>            :         0x7030, 0x31000311, 0x00000011,
<span class="lineNum">     252 </span>            :         0x2f48, 0x33773777, 0x42010001,
<span class="lineNum">     253 </span>            :         0x6b28, 0x00000010, 0x00000012,
<span class="lineNum">     254 </span>            :         0x7728, 0x00000010, 0x00000012,
<span class="lineNum">     255 </span>            :         0x10328, 0x00000010, 0x00000012,
<span class="lineNum">     256 </span>            :         0x10f28, 0x00000010, 0x00000012,
<span class="lineNum">     257 </span>            :         0x11b28, 0x00000010, 0x00000012,
<span class="lineNum">     258 </span>            :         0x12728, 0x00000010, 0x00000012,
<span class="lineNum">     259 </span>            :         0x240c, 0x000007ff, 0x00000000,
<span class="lineNum">     260 </span>            :         0x8a14, 0xf000001f, 0x00000007,
<span class="lineNum">     261 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     262 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     263 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     264 </span>            :         0x10c, 0x00000001, 0x00010003,
<span class="lineNum">     265 </span>            :         0xa02c, 0xffffffff, 0x0000009b,
<span class="lineNum">     266 </span>            :         0x913c, 0x0000010f, 0x01000100,
<span class="lineNum">     267 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     268 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     269 </span>            :         0x9508, 0x3700001f, 0x00000002,
<span class="lineNum">     270 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     271 </span>            :         0x88c4, 0x001f3ae3, 0x00000082,
<span class="lineNum">     272 </span>            :         0x88d0, 0xffffffff, 0x0f40df40,
<span class="lineNum">     273 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     274 </span>            :         0x8974, 0xffffffff, 0x00000000
<span class="lineNum">     275 </span>            : };
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            : static const u32 dvst_golden_registers2[] =
<span class="lineNum">     278 </span>            : {
<span class="lineNum">     279 </span>            :         0x8f8, 0xffffffff, 0,
<span class="lineNum">     280 </span>            :         0x8fc, 0x00380000, 0,
<span class="lineNum">     281 </span>            :         0x8f8, 0xffffffff, 1,
<span class="lineNum">     282 </span>            :         0x8fc, 0x0e000000, 0
<span class="lineNum">     283 </span>            : };
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            : static const u32 dvst_golden_registers[] =
<span class="lineNum">     286 </span>            : {
<span class="lineNum">     287 </span>            :         0x690, 0x3fff3fff, 0x20c00033,
<span class="lineNum">     288 </span>            :         0x918c, 0x0fff0fff, 0x00010006,
<span class="lineNum">     289 </span>            :         0x91a8, 0x0fff0fff, 0x00010006,
<span class="lineNum">     290 </span>            :         0x9150, 0xffffdfff, 0x6e944040,
<span class="lineNum">     291 </span>            :         0x917c, 0x0fff0fff, 0x00030002,
<span class="lineNum">     292 </span>            :         0x9198, 0x0fff0fff, 0x00030002,
<span class="lineNum">     293 </span>            :         0x915c, 0x0fff0fff, 0x00010000,
<span class="lineNum">     294 </span>            :         0x3f90, 0xffff0001, 0xff000000,
<span class="lineNum">     295 </span>            :         0x9178, 0x0fff0fff, 0x00070000,
<span class="lineNum">     296 </span>            :         0x9194, 0x0fff0fff, 0x00070000,
<span class="lineNum">     297 </span>            :         0x9148, 0xffff0001, 0xff000000,
<span class="lineNum">     298 </span>            :         0x9190, 0x0fff0fff, 0x00090008,
<span class="lineNum">     299 </span>            :         0x91ac, 0x0fff0fff, 0x00090008,
<span class="lineNum">     300 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     301 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     302 </span>            :         0x929c, 0x00000fff, 0x00000001,
<span class="lineNum">     303 </span>            :         0x55e4, 0xff607fff, 0xfc000100,
<span class="lineNum">     304 </span>            :         0x8a18, 0xff000fff, 0x00000100,
<span class="lineNum">     305 </span>            :         0x8b28, 0xff000fff, 0x00000100,
<span class="lineNum">     306 </span>            :         0x9144, 0xfffc0fff, 0x00000100,
<span class="lineNum">     307 </span>            :         0x6ed8, 0x00010101, 0x00010000,
<span class="lineNum">     308 </span>            :         0x9830, 0xffffffff, 0x00000000,
<span class="lineNum">     309 </span>            :         0x9834, 0xf00fffff, 0x00000400,
<span class="lineNum">     310 </span>            :         0x9838, 0xfffffffe, 0x00000000,
<span class="lineNum">     311 </span>            :         0xd0c0, 0xff000fff, 0x00000100,
<span class="lineNum">     312 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     313 </span>            :         0xd0b8, 0x73773777, 0x12010001,
<span class="lineNum">     314 </span>            :         0x5bb0, 0x000000f0, 0x00000070,
<span class="lineNum">     315 </span>            :         0x98f8, 0x73773777, 0x12010001,
<span class="lineNum">     316 </span>            :         0x98fc, 0xffffffff, 0x00000010,
<span class="lineNum">     317 </span>            :         0x9b7c, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     318 </span>            :         0x8030, 0x00001f0f, 0x0000100a,
<span class="lineNum">     319 </span>            :         0x2f48, 0x73773777, 0x12010001,
<span class="lineNum">     320 </span>            :         0x2408, 0x00030000, 0x000c007f,
<span class="lineNum">     321 </span>            :         0x8a14, 0xf000003f, 0x00000007,
<span class="lineNum">     322 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     323 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     324 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     325 </span>            :         0x4d8, 0x00000fff, 0x00000100,
<span class="lineNum">     326 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     327 </span>            :         0x913c, 0xffff03ff, 0x01000100,
<span class="lineNum">     328 </span>            :         0x8c00, 0x000000ff, 0x00000003,
<span class="lineNum">     329 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     330 </span>            :         0x8cf0, 0x1fff1fff, 0x08e00410,
<span class="lineNum">     331 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     332 </span>            :         0x9508, 0xf700071f, 0x00000002,
<span class="lineNum">     333 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     334 </span>            :         0x20ef8, 0x01ff01ff, 0x00000002,
<span class="lineNum">     335 </span>            :         0x20e98, 0xfffffbff, 0x00200000,
<span class="lineNum">     336 </span>            :         0x2015c, 0xffffffff, 0x00000f40,
<span class="lineNum">     337 </span>            :         0x88c4, 0x001f3ae3, 0x00000082,
<span class="lineNum">     338 </span>            :         0x8978, 0x3fffffff, 0x04050140,
<span class="lineNum">     339 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     340 </span>            :         0x8974, 0xffffffff, 0x00000000
<span class="lineNum">     341 </span>            : };
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span>            : static const u32 scrapper_golden_registers[] =
<span class="lineNum">     344 </span>            : {
<span class="lineNum">     345 </span>            :         0x690, 0x3fff3fff, 0x20c00033,
<span class="lineNum">     346 </span>            :         0x918c, 0x0fff0fff, 0x00010006,
<span class="lineNum">     347 </span>            :         0x918c, 0x0fff0fff, 0x00010006,
<span class="lineNum">     348 </span>            :         0x91a8, 0x0fff0fff, 0x00010006,
<span class="lineNum">     349 </span>            :         0x91a8, 0x0fff0fff, 0x00010006,
<span class="lineNum">     350 </span>            :         0x9150, 0xffffdfff, 0x6e944040,
<span class="lineNum">     351 </span>            :         0x9150, 0xffffdfff, 0x6e944040,
<span class="lineNum">     352 </span>            :         0x917c, 0x0fff0fff, 0x00030002,
<span class="lineNum">     353 </span>            :         0x917c, 0x0fff0fff, 0x00030002,
<span class="lineNum">     354 </span>            :         0x9198, 0x0fff0fff, 0x00030002,
<span class="lineNum">     355 </span>            :         0x9198, 0x0fff0fff, 0x00030002,
<span class="lineNum">     356 </span>            :         0x915c, 0x0fff0fff, 0x00010000,
<span class="lineNum">     357 </span>            :         0x915c, 0x0fff0fff, 0x00010000,
<span class="lineNum">     358 </span>            :         0x3f90, 0xffff0001, 0xff000000,
<span class="lineNum">     359 </span>            :         0x3f90, 0xffff0001, 0xff000000,
<span class="lineNum">     360 </span>            :         0x9178, 0x0fff0fff, 0x00070000,
<span class="lineNum">     361 </span>            :         0x9178, 0x0fff0fff, 0x00070000,
<span class="lineNum">     362 </span>            :         0x9194, 0x0fff0fff, 0x00070000,
<span class="lineNum">     363 </span>            :         0x9194, 0x0fff0fff, 0x00070000,
<span class="lineNum">     364 </span>            :         0x9148, 0xffff0001, 0xff000000,
<span class="lineNum">     365 </span>            :         0x9148, 0xffff0001, 0xff000000,
<span class="lineNum">     366 </span>            :         0x9190, 0x0fff0fff, 0x00090008,
<span class="lineNum">     367 </span>            :         0x9190, 0x0fff0fff, 0x00090008,
<span class="lineNum">     368 </span>            :         0x91ac, 0x0fff0fff, 0x00090008,
<span class="lineNum">     369 </span>            :         0x91ac, 0x0fff0fff, 0x00090008,
<span class="lineNum">     370 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     371 </span>            :         0x3f94, 0xffff0000, 0xff000000,
<span class="lineNum">     372 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     373 </span>            :         0x914c, 0xffff0000, 0xff000000,
<span class="lineNum">     374 </span>            :         0x929c, 0x00000fff, 0x00000001,
<span class="lineNum">     375 </span>            :         0x929c, 0x00000fff, 0x00000001,
<span class="lineNum">     376 </span>            :         0x55e4, 0xff607fff, 0xfc000100,
<span class="lineNum">     377 </span>            :         0x8a18, 0xff000fff, 0x00000100,
<span class="lineNum">     378 </span>            :         0x8a18, 0xff000fff, 0x00000100,
<span class="lineNum">     379 </span>            :         0x8b28, 0xff000fff, 0x00000100,
<span class="lineNum">     380 </span>            :         0x8b28, 0xff000fff, 0x00000100,
<span class="lineNum">     381 </span>            :         0x9144, 0xfffc0fff, 0x00000100,
<span class="lineNum">     382 </span>            :         0x9144, 0xfffc0fff, 0x00000100,
<span class="lineNum">     383 </span>            :         0x6ed8, 0x00010101, 0x00010000,
<span class="lineNum">     384 </span>            :         0x9830, 0xffffffff, 0x00000000,
<span class="lineNum">     385 </span>            :         0x9830, 0xffffffff, 0x00000000,
<span class="lineNum">     386 </span>            :         0x9834, 0xf00fffff, 0x00000400,
<span class="lineNum">     387 </span>            :         0x9834, 0xf00fffff, 0x00000400,
<span class="lineNum">     388 </span>            :         0x9838, 0xfffffffe, 0x00000000,
<span class="lineNum">     389 </span>            :         0x9838, 0xfffffffe, 0x00000000,
<span class="lineNum">     390 </span>            :         0xd0c0, 0xff000fff, 0x00000100,
<span class="lineNum">     391 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     392 </span>            :         0xd02c, 0xbfffff1f, 0x08421000,
<span class="lineNum">     393 </span>            :         0xd0b8, 0x73773777, 0x12010001,
<span class="lineNum">     394 </span>            :         0xd0b8, 0x73773777, 0x12010001,
<span class="lineNum">     395 </span>            :         0x5bb0, 0x000000f0, 0x00000070,
<span class="lineNum">     396 </span>            :         0x98f8, 0x73773777, 0x12010001,
<span class="lineNum">     397 </span>            :         0x98f8, 0x73773777, 0x12010001,
<span class="lineNum">     398 </span>            :         0x98fc, 0xffffffff, 0x00000010,
<span class="lineNum">     399 </span>            :         0x98fc, 0xffffffff, 0x00000010,
<span class="lineNum">     400 </span>            :         0x9b7c, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     401 </span>            :         0x9b7c, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     402 </span>            :         0x8030, 0x00001f0f, 0x0000100a,
<span class="lineNum">     403 </span>            :         0x8030, 0x00001f0f, 0x0000100a,
<span class="lineNum">     404 </span>            :         0x2f48, 0x73773777, 0x12010001,
<span class="lineNum">     405 </span>            :         0x2f48, 0x73773777, 0x12010001,
<span class="lineNum">     406 </span>            :         0x2408, 0x00030000, 0x000c007f,
<span class="lineNum">     407 </span>            :         0x8a14, 0xf000003f, 0x00000007,
<span class="lineNum">     408 </span>            :         0x8a14, 0xf000003f, 0x00000007,
<span class="lineNum">     409 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     410 </span>            :         0x8b24, 0x3fff3fff, 0x00ff0fff,
<span class="lineNum">     411 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     412 </span>            :         0x8b10, 0x0000ff0f, 0x00000000,
<span class="lineNum">     413 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     414 </span>            :         0x28a4c, 0x07ffffff, 0x06000000,
<span class="lineNum">     415 </span>            :         0x4d8, 0x00000fff, 0x00000100,
<span class="lineNum">     416 </span>            :         0x4d8, 0x00000fff, 0x00000100,
<span class="lineNum">     417 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     418 </span>            :         0xa008, 0xffffffff, 0x00010000,
<span class="lineNum">     419 </span>            :         0x913c, 0xffff03ff, 0x01000100,
<span class="lineNum">     420 </span>            :         0x913c, 0xffff03ff, 0x01000100,
<span class="lineNum">     421 </span>            :         0x90e8, 0x001fffff, 0x010400c0,
<span class="lineNum">     422 </span>            :         0x8c00, 0x000000ff, 0x00000003,
<span class="lineNum">     423 </span>            :         0x8c00, 0x000000ff, 0x00000003,
<span class="lineNum">     424 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     425 </span>            :         0x8c04, 0xf8ff00ff, 0x40600060,
<span class="lineNum">     426 </span>            :         0x8c30, 0x0000000f, 0x00040005,
<span class="lineNum">     427 </span>            :         0x8cf0, 0x1fff1fff, 0x08e00410,
<span class="lineNum">     428 </span>            :         0x8cf0, 0x1fff1fff, 0x08e00410,
<span class="lineNum">     429 </span>            :         0x900c, 0x00ffffff, 0x0017071f,
<span class="lineNum">     430 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     431 </span>            :         0x28350, 0x00000f01, 0x00000000,
<span class="lineNum">     432 </span>            :         0x9508, 0xf700071f, 0x00000002,
<span class="lineNum">     433 </span>            :         0x9508, 0xf700071f, 0x00000002,
<span class="lineNum">     434 </span>            :         0x9688, 0x00300000, 0x0017000f,
<span class="lineNum">     435 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     436 </span>            :         0x960c, 0xffffffff, 0x54763210,
<span class="lineNum">     437 </span>            :         0x20ef8, 0x01ff01ff, 0x00000002,
<span class="lineNum">     438 </span>            :         0x20e98, 0xfffffbff, 0x00200000,
<span class="lineNum">     439 </span>            :         0x2015c, 0xffffffff, 0x00000f40,
<span class="lineNum">     440 </span>            :         0x88c4, 0x001f3ae3, 0x00000082,
<span class="lineNum">     441 </span>            :         0x88c4, 0x001f3ae3, 0x00000082,
<span class="lineNum">     442 </span>            :         0x8978, 0x3fffffff, 0x04050140,
<span class="lineNum">     443 </span>            :         0x8978, 0x3fffffff, 0x04050140,
<span class="lineNum">     444 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     445 </span>            :         0x88d4, 0x0000001f, 0x00000010,
<span class="lineNum">     446 </span>            :         0x8974, 0xffffffff, 0x00000000,
<span class="lineNum">     447 </span>            :         0x8974, 0xffffffff, 0x00000000
<a name="448"><span class="lineNum">     448 </span>            : };</a>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span><span class="lineNoCov">          0 : static void ni_init_golden_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     451 </span>            : {
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     453 </span>            :         case CHIP_CAYMAN:
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     455 </span>            :                                                  cayman_golden_registers,
<span class="lineNum">     456 </span>            :                                                  (const u32)ARRAY_SIZE(cayman_golden_registers));
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     458 </span>            :                                                  cayman_golden_registers2,
<span class="lineNum">     459 </span>            :                                                  (const u32)ARRAY_SIZE(cayman_golden_registers2));
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     461 </span>            :         case CHIP_ARUBA:
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;device == 0x9900) ||</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9901) ||</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9903) ||</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9904) ||</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9905) ||</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9906) ||</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9907) ||</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9908) ||</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9909) ||</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990A) ||</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990B) ||</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990C) ||</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990D) ||</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990E) ||</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990F) ||</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9910) ||</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9913) ||</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9917) ||</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9918)) {</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                         radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     482 </span>            :                                                          dvst_golden_registers,
<span class="lineNum">     483 </span>            :                                                          (const u32)ARRAY_SIZE(dvst_golden_registers));
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                         radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     485 </span>            :                                                          dvst_golden_registers2,
<span class="lineNum">     486 </span>            :                                                          (const u32)ARRAY_SIZE(dvst_golden_registers2));
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                         radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     489 </span>            :                                                          scrapper_golden_registers,
<span class="lineNum">     490 </span>            :                                                          (const u32)ARRAY_SIZE(scrapper_golden_registers));
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                         radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     492 </span>            :                                                          dvst_golden_registers2,
<span class="lineNum">     493 </span>            :                                                          (const u32)ARRAY_SIZE(dvst_golden_registers2));
<span class="lineNum">     494 </span>            :                 }
<span class="lineNum">     495 </span>            :                 break;
<span class="lineNum">     496 </span>            :         default:
<span class="lineNum">     497 </span>            :                 break;
<span class="lineNum">     498 </span>            :         }
<span class="lineNum">     499 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span>            : #define BTC_IO_MC_REGS_SIZE 29
<span class="lineNum">     502 </span>            : 
<span class="lineNum">     503 </span>            : static const u32 barts_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = {
<span class="lineNum">     504 </span>            :         {0x00000077, 0xff010100},
<span class="lineNum">     505 </span>            :         {0x00000078, 0x00000000},
<span class="lineNum">     506 </span>            :         {0x00000079, 0x00001434},
<span class="lineNum">     507 </span>            :         {0x0000007a, 0xcc08ec08},
<span class="lineNum">     508 </span>            :         {0x0000007b, 0x00040000},
<span class="lineNum">     509 </span>            :         {0x0000007c, 0x000080c0},
<span class="lineNum">     510 </span>            :         {0x0000007d, 0x09000000},
<span class="lineNum">     511 </span>            :         {0x0000007e, 0x00210404},
<span class="lineNum">     512 </span>            :         {0x00000081, 0x08a8e800},
<span class="lineNum">     513 </span>            :         {0x00000082, 0x00030444},
<span class="lineNum">     514 </span>            :         {0x00000083, 0x00000000},
<span class="lineNum">     515 </span>            :         {0x00000085, 0x00000001},
<span class="lineNum">     516 </span>            :         {0x00000086, 0x00000002},
<span class="lineNum">     517 </span>            :         {0x00000087, 0x48490000},
<span class="lineNum">     518 </span>            :         {0x00000088, 0x20244647},
<span class="lineNum">     519 </span>            :         {0x00000089, 0x00000005},
<span class="lineNum">     520 </span>            :         {0x0000008b, 0x66030000},
<span class="lineNum">     521 </span>            :         {0x0000008c, 0x00006603},
<span class="lineNum">     522 </span>            :         {0x0000008d, 0x00000100},
<span class="lineNum">     523 </span>            :         {0x0000008f, 0x00001c0a},
<span class="lineNum">     524 </span>            :         {0x00000090, 0xff000001},
<span class="lineNum">     525 </span>            :         {0x00000094, 0x00101101},
<span class="lineNum">     526 </span>            :         {0x00000095, 0x00000fff},
<span class="lineNum">     527 </span>            :         {0x00000096, 0x00116fff},
<span class="lineNum">     528 </span>            :         {0x00000097, 0x60010000},
<span class="lineNum">     529 </span>            :         {0x00000098, 0x10010000},
<span class="lineNum">     530 </span>            :         {0x00000099, 0x00006000},
<span class="lineNum">     531 </span>            :         {0x0000009a, 0x00001000},
<span class="lineNum">     532 </span>            :         {0x0000009f, 0x00946a00}
<span class="lineNum">     533 </span>            : };
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span>            : static const u32 turks_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = {
<span class="lineNum">     536 </span>            :         {0x00000077, 0xff010100},
<span class="lineNum">     537 </span>            :         {0x00000078, 0x00000000},
<span class="lineNum">     538 </span>            :         {0x00000079, 0x00001434},
<span class="lineNum">     539 </span>            :         {0x0000007a, 0xcc08ec08},
<span class="lineNum">     540 </span>            :         {0x0000007b, 0x00040000},
<span class="lineNum">     541 </span>            :         {0x0000007c, 0x000080c0},
<span class="lineNum">     542 </span>            :         {0x0000007d, 0x09000000},
<span class="lineNum">     543 </span>            :         {0x0000007e, 0x00210404},
<span class="lineNum">     544 </span>            :         {0x00000081, 0x08a8e800},
<span class="lineNum">     545 </span>            :         {0x00000082, 0x00030444},
<span class="lineNum">     546 </span>            :         {0x00000083, 0x00000000},
<span class="lineNum">     547 </span>            :         {0x00000085, 0x00000001},
<span class="lineNum">     548 </span>            :         {0x00000086, 0x00000002},
<span class="lineNum">     549 </span>            :         {0x00000087, 0x48490000},
<span class="lineNum">     550 </span>            :         {0x00000088, 0x20244647},
<span class="lineNum">     551 </span>            :         {0x00000089, 0x00000005},
<span class="lineNum">     552 </span>            :         {0x0000008b, 0x66030000},
<span class="lineNum">     553 </span>            :         {0x0000008c, 0x00006603},
<span class="lineNum">     554 </span>            :         {0x0000008d, 0x00000100},
<span class="lineNum">     555 </span>            :         {0x0000008f, 0x00001c0a},
<span class="lineNum">     556 </span>            :         {0x00000090, 0xff000001},
<span class="lineNum">     557 </span>            :         {0x00000094, 0x00101101},
<span class="lineNum">     558 </span>            :         {0x00000095, 0x00000fff},
<span class="lineNum">     559 </span>            :         {0x00000096, 0x00116fff},
<span class="lineNum">     560 </span>            :         {0x00000097, 0x60010000},
<span class="lineNum">     561 </span>            :         {0x00000098, 0x10010000},
<span class="lineNum">     562 </span>            :         {0x00000099, 0x00006000},
<span class="lineNum">     563 </span>            :         {0x0000009a, 0x00001000},
<span class="lineNum">     564 </span>            :         {0x0000009f, 0x00936a00}
<span class="lineNum">     565 </span>            : };
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span>            : static const u32 caicos_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = {
<span class="lineNum">     568 </span>            :         {0x00000077, 0xff010100},
<span class="lineNum">     569 </span>            :         {0x00000078, 0x00000000},
<span class="lineNum">     570 </span>            :         {0x00000079, 0x00001434},
<span class="lineNum">     571 </span>            :         {0x0000007a, 0xcc08ec08},
<span class="lineNum">     572 </span>            :         {0x0000007b, 0x00040000},
<span class="lineNum">     573 </span>            :         {0x0000007c, 0x000080c0},
<span class="lineNum">     574 </span>            :         {0x0000007d, 0x09000000},
<span class="lineNum">     575 </span>            :         {0x0000007e, 0x00210404},
<span class="lineNum">     576 </span>            :         {0x00000081, 0x08a8e800},
<span class="lineNum">     577 </span>            :         {0x00000082, 0x00030444},
<span class="lineNum">     578 </span>            :         {0x00000083, 0x00000000},
<span class="lineNum">     579 </span>            :         {0x00000085, 0x00000001},
<span class="lineNum">     580 </span>            :         {0x00000086, 0x00000002},
<span class="lineNum">     581 </span>            :         {0x00000087, 0x48490000},
<span class="lineNum">     582 </span>            :         {0x00000088, 0x20244647},
<span class="lineNum">     583 </span>            :         {0x00000089, 0x00000005},
<span class="lineNum">     584 </span>            :         {0x0000008b, 0x66030000},
<span class="lineNum">     585 </span>            :         {0x0000008c, 0x00006603},
<span class="lineNum">     586 </span>            :         {0x0000008d, 0x00000100},
<span class="lineNum">     587 </span>            :         {0x0000008f, 0x00001c0a},
<span class="lineNum">     588 </span>            :         {0x00000090, 0xff000001},
<span class="lineNum">     589 </span>            :         {0x00000094, 0x00101101},
<span class="lineNum">     590 </span>            :         {0x00000095, 0x00000fff},
<span class="lineNum">     591 </span>            :         {0x00000096, 0x00116fff},
<span class="lineNum">     592 </span>            :         {0x00000097, 0x60010000},
<span class="lineNum">     593 </span>            :         {0x00000098, 0x10010000},
<span class="lineNum">     594 </span>            :         {0x00000099, 0x00006000},
<span class="lineNum">     595 </span>            :         {0x0000009a, 0x00001000},
<span class="lineNum">     596 </span>            :         {0x0000009f, 0x00916a00}
<span class="lineNum">     597 </span>            : };
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span>            : static const u32 cayman_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = {
<span class="lineNum">     600 </span>            :         {0x00000077, 0xff010100},
<span class="lineNum">     601 </span>            :         {0x00000078, 0x00000000},
<span class="lineNum">     602 </span>            :         {0x00000079, 0x00001434},
<span class="lineNum">     603 </span>            :         {0x0000007a, 0xcc08ec08},
<span class="lineNum">     604 </span>            :         {0x0000007b, 0x00040000},
<span class="lineNum">     605 </span>            :         {0x0000007c, 0x000080c0},
<span class="lineNum">     606 </span>            :         {0x0000007d, 0x09000000},
<span class="lineNum">     607 </span>            :         {0x0000007e, 0x00210404},
<span class="lineNum">     608 </span>            :         {0x00000081, 0x08a8e800},
<span class="lineNum">     609 </span>            :         {0x00000082, 0x00030444},
<span class="lineNum">     610 </span>            :         {0x00000083, 0x00000000},
<span class="lineNum">     611 </span>            :         {0x00000085, 0x00000001},
<span class="lineNum">     612 </span>            :         {0x00000086, 0x00000002},
<span class="lineNum">     613 </span>            :         {0x00000087, 0x48490000},
<span class="lineNum">     614 </span>            :         {0x00000088, 0x20244647},
<span class="lineNum">     615 </span>            :         {0x00000089, 0x00000005},
<span class="lineNum">     616 </span>            :         {0x0000008b, 0x66030000},
<span class="lineNum">     617 </span>            :         {0x0000008c, 0x00006603},
<span class="lineNum">     618 </span>            :         {0x0000008d, 0x00000100},
<span class="lineNum">     619 </span>            :         {0x0000008f, 0x00001c0a},
<span class="lineNum">     620 </span>            :         {0x00000090, 0xff000001},
<span class="lineNum">     621 </span>            :         {0x00000094, 0x00101101},
<span class="lineNum">     622 </span>            :         {0x00000095, 0x00000fff},
<span class="lineNum">     623 </span>            :         {0x00000096, 0x00116fff},
<span class="lineNum">     624 </span>            :         {0x00000097, 0x60010000},
<span class="lineNum">     625 </span>            :         {0x00000098, 0x10010000},
<span class="lineNum">     626 </span>            :         {0x00000099, 0x00006000},
<span class="lineNum">     627 </span>            :         {0x0000009a, 0x00001000},
<span class="lineNum">     628 </span>            :         {0x0000009f, 0x00976b00}
<a name="629"><span class="lineNum">     629 </span>            : };</a>
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span><span class="lineNoCov">          0 : int ni_mc_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">     632 </span>            : {
<span class="lineNum">     633 </span>            :         const __be32 *fw_data;
<span class="lineNum">     634 </span>            :         u32 mem_type, running, blackout = 0;
<span class="lineNum">     635 </span>            :         u32 *io_mc_regs;
<span class="lineNum">     636 </span>            :         int i, ucode_size, regs_size;
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mc_fw)</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     640 </span>            : 
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     642 </span>            :         case CHIP_BARTS:
<span class="lineNum">     643 </span>            :                 io_mc_regs = (u32 *)&amp;barts_io_mc_regs;
<span class="lineNum">     644 </span>            :                 ucode_size = BTC_MC_UCODE_SIZE;
<span class="lineNum">     645 </span>            :                 regs_size = BTC_IO_MC_REGS_SIZE;
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     647 </span>            :         case CHIP_TURKS:
<span class="lineNum">     648 </span>            :                 io_mc_regs = (u32 *)&amp;turks_io_mc_regs;
<span class="lineNum">     649 </span>            :                 ucode_size = BTC_MC_UCODE_SIZE;
<span class="lineNum">     650 </span>            :                 regs_size = BTC_IO_MC_REGS_SIZE;
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     652 </span>            :         case CHIP_CAICOS:
<span class="lineNum">     653 </span>            :         default:
<span class="lineNum">     654 </span>            :                 io_mc_regs = (u32 *)&amp;caicos_io_mc_regs;
<span class="lineNum">     655 </span>            :                 ucode_size = BTC_MC_UCODE_SIZE;
<span class="lineNum">     656 </span>            :                 regs_size = BTC_IO_MC_REGS_SIZE;
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     658 </span>            :         case CHIP_CAYMAN:
<span class="lineNum">     659 </span>            :                 io_mc_regs = (u32 *)&amp;cayman_io_mc_regs;
<span class="lineNum">     660 </span>            :                 ucode_size = CAYMAN_MC_UCODE_SIZE;
<span class="lineNum">     661 </span>            :                 regs_size = BTC_IO_MC_REGS_SIZE;
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     663 </span>            :         }
<span class="lineNum">     664 </span>            : 
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         mem_type = (RREG32(MC_SEQ_MISC0) &amp; MC_SEQ_MISC0_GDDR5_MASK) &gt;&gt; MC_SEQ_MISC0_GDDR5_SHIFT;</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         running = RREG32(MC_SEQ_SUP_CNTL) &amp; RUN_MASK;</span>
<span class="lineNum">     667 </span>            : 
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         if ((mem_type == MC_SEQ_MISC0_GDDR5_VALUE) &amp;&amp; (running == 0)) {</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 if (running) {</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :                         blackout = RREG32(MC_SHARED_BLACKOUT_CNTL);</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                         WREG32(MC_SHARED_BLACKOUT_CNTL, 1);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     673 </span>            : 
<span class="lineNum">     674 </span>            :                 /* reset the engine and set to writable */
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_SUP_CNTL, 0x00000008);</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_SUP_CNTL, 0x00000010);</span>
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span>            :                 /* load mc io regs */
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; regs_size; i++) {</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                         WREG32(MC_SEQ_IO_DEBUG_INDEX, io_mc_regs[(i &lt;&lt; 1)]);</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                         WREG32(MC_SEQ_IO_DEBUG_DATA, io_mc_regs[(i &lt;&lt; 1) + 1]);</span>
<span class="lineNum">     682 </span>            :                 }
<span class="lineNum">     683 </span>            :                 /* load the MC ucode */
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 fw_data = (const __be32 *)rdev-&gt;mc_fw-&gt;data;</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ucode_size; i++)</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                         WREG32(MC_SEQ_SUP_PGM, be32_to_cpup(fw_data++));</span>
<span class="lineNum">     687 </span>            : 
<span class="lineNum">     688 </span>            :                 /* put the engine back into the active state */
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_SUP_CNTL, 0x00000008);</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_SUP_CNTL, 0x00000004);</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_SUP_CNTL, 0x00000001);</span>
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span>            :                 /* wait for training to complete */
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                         if (RREG32(MC_IO_PAD_CNTL_D0) &amp; MEM_FALL_OUT_CMD)</span>
<span class="lineNum">     696 </span>            :                                 break;
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                         udelay(1);</span>
<span class="lineNum">     698 </span>            :                 }
<span class="lineNum">     699 </span>            : 
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 if (running)</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                         WREG32(MC_SHARED_BLACKOUT_CNTL, blackout);</span>
<span class="lineNum">     702 </span>            :         }
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span><span class="lineNoCov">          0 : int ni_init_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">     708 </span>            : {
<span class="lineNum">     709 </span>            :         const char *chip_name;
<span class="lineNum">     710 </span>            :         const char *rlc_chip_name;
<span class="lineNum">     711 </span>            :         size_t pfp_req_size, me_req_size, rlc_req_size, mc_req_size;
<span class="lineNum">     712 </span>            :         size_t smc_req_size = 0;
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         char fw_name[30];</span>
<span class="lineNum">     714 </span>            :         int err;
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span>            :         DRM_DEBUG(&quot;\n&quot;);
<span class="lineNum">     717 </span>            : 
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     719 </span>            :         case CHIP_BARTS:
<span class="lineNum">     720 </span>            :                 chip_name = &quot;BARTS&quot;;
<span class="lineNum">     721 </span>            :                 rlc_chip_name = &quot;BTC&quot;;
<span class="lineNum">     722 </span>            :                 pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4;
<span class="lineNum">     723 </span>            :                 me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4;
<span class="lineNum">     724 </span>            :                 rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4;
<span class="lineNum">     725 </span>            :                 mc_req_size = BTC_MC_UCODE_SIZE * 4;
<span class="lineNum">     726 </span>            :                 smc_req_size = roundup2(BARTS_SMC_UCODE_SIZE, 4);
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     728 </span>            :         case CHIP_TURKS:
<span class="lineNum">     729 </span>            :                 chip_name = &quot;TURKS&quot;;
<span class="lineNum">     730 </span>            :                 rlc_chip_name = &quot;BTC&quot;;
<span class="lineNum">     731 </span>            :                 pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4;
<span class="lineNum">     732 </span>            :                 me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4;
<span class="lineNum">     733 </span>            :                 rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4;
<span class="lineNum">     734 </span>            :                 mc_req_size = BTC_MC_UCODE_SIZE * 4;
<span class="lineNum">     735 </span>            :                 smc_req_size = roundup2(TURKS_SMC_UCODE_SIZE, 4);
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     737 </span>            :         case CHIP_CAICOS:
<span class="lineNum">     738 </span>            :                 chip_name = &quot;CAICOS&quot;;
<span class="lineNum">     739 </span>            :                 rlc_chip_name = &quot;BTC&quot;;
<span class="lineNum">     740 </span>            :                 pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4;
<span class="lineNum">     741 </span>            :                 me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4;
<span class="lineNum">     742 </span>            :                 rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4;
<span class="lineNum">     743 </span>            :                 mc_req_size = BTC_MC_UCODE_SIZE * 4;
<span class="lineNum">     744 </span>            :                 smc_req_size = roundup2(CAICOS_SMC_UCODE_SIZE, 4);
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     746 </span>            :         case CHIP_CAYMAN:
<span class="lineNum">     747 </span>            :                 chip_name = &quot;CAYMAN&quot;;
<span class="lineNum">     748 </span>            :                 rlc_chip_name = &quot;CAYMAN&quot;;
<span class="lineNum">     749 </span>            :                 pfp_req_size = CAYMAN_PFP_UCODE_SIZE * 4;
<span class="lineNum">     750 </span>            :                 me_req_size = CAYMAN_PM4_UCODE_SIZE * 4;
<span class="lineNum">     751 </span>            :                 rlc_req_size = CAYMAN_RLC_UCODE_SIZE * 4;
<span class="lineNum">     752 </span>            :                 mc_req_size = CAYMAN_MC_UCODE_SIZE * 4;
<span class="lineNum">     753 </span>            :                 smc_req_size = roundup2(CAYMAN_SMC_UCODE_SIZE, 4);
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     755 </span>            :         case CHIP_ARUBA:
<span class="lineNum">     756 </span>            :                 chip_name = &quot;ARUBA&quot;;
<span class="lineNum">     757 </span>            :                 rlc_chip_name = &quot;ARUBA&quot;;
<span class="lineNum">     758 </span>            :                 /* pfp/me same size as CAYMAN */
<span class="lineNum">     759 </span>            :                 pfp_req_size = CAYMAN_PFP_UCODE_SIZE * 4;
<span class="lineNum">     760 </span>            :                 me_req_size = CAYMAN_PM4_UCODE_SIZE * 4;
<span class="lineNum">     761 </span>            :                 rlc_req_size = ARUBA_RLC_UCODE_SIZE * 4;
<span class="lineNum">     762 </span>            :                 mc_req_size = 0;
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         default: BUG();</span>
<span class="lineNum">     765 </span>            :         }
<span class="lineNum">     766 </span>            : 
<span class="lineNum">     767 </span>            :         DRM_INFO(&quot;Loading %s Microcode\n&quot;, chip_name);
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_pfp.bin&quot;, chip_name);</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;pfp_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         if (err)</span>
<span class="lineNum">     772 </span>            :                 goto out;
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pfp_fw-&gt;size != pfp_req_size) {</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">     775 </span>            :                        &quot;ni_cp: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     776 </span>            :                        rdev-&gt;pfp_fw-&gt;size, fw_name);
<span class="lineNum">     777 </span>            :                 err = -EINVAL;
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">     779 </span>            :         }
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_me.bin&quot;, chip_name);</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;me_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         if (err)</span>
<span class="lineNum">     784 </span>            :                 goto out;
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         if (rdev-&gt;me_fw-&gt;size != me_req_size) {</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">     787 </span>            :                        &quot;ni_cp: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     788 </span>            :                        rdev-&gt;me_fw-&gt;size, fw_name);
<span class="lineNum">     789 </span>            :                 err = -EINVAL;
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     791 </span>            : 
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_rlc.bin&quot;, rlc_chip_name);</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;rlc_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         if (err)</span>
<span class="lineNum">     795 </span>            :                 goto out;
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         if (rdev-&gt;rlc_fw-&gt;size != rlc_req_size) {</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">     798 </span>            :                        &quot;ni_rlc: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     799 </span>            :                        rdev-&gt;rlc_fw-&gt;size, fw_name);
<span class="lineNum">     800 </span>            :                 err = -EINVAL;
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span>            :         /* no MC ucode on TN */
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_mc.bin&quot;, chip_name);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                 err = request_firmware(&amp;rdev-&gt;mc_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                 if (err)</span>
<span class="lineNum">     808 </span>            :                         goto out;
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc_fw-&gt;size != mc_req_size) {</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">     811 </span>            :                                &quot;ni_mc: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     812 </span>            :                                rdev-&gt;mc_fw-&gt;size, fw_name);
<span class="lineNum">     813 </span>            :                         err = -EINVAL;
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     815 </span>            :         }
<span class="lineNum">     816 </span>            : 
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_BARTS) &amp;&amp; (rdev-&gt;family &lt;= CHIP_CAYMAN)) {</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_smc.bin&quot;, chip_name);</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :                 err = request_firmware(&amp;rdev-&gt;smc_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 if (err) {</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">     822 </span>            :                                &quot;smc: error loading firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     823 </span>            :                                fw_name);
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                         release_firmware(rdev-&gt;smc_fw);</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :                         rdev-&gt;smc_fw = NULL;</span>
<span class="lineNum">     826 </span>            :                         err = 0;
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 } else if (rdev-&gt;smc_fw-&gt;size != smc_req_size) {</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">     829 </span>            :                                &quot;ni_mc: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     830 </span>            :                                rdev-&gt;mc_fw-&gt;size, fw_name);
<span class="lineNum">     831 </span>            :                         err = -EINVAL;
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     833 </span>            :         }
<span class="lineNum">     834 </span>            : 
<span class="lineNum">     835 </span>            : out:
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         if (err) {</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 if (err != -EINVAL)</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">     839 </span>            :                                &quot;ni_cp: Failed to load firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">     840 </span>            :                                fw_name);
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;pfp_fw);</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 rdev-&gt;pfp_fw = NULL;</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;me_fw);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 rdev-&gt;me_fw = NULL;</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;rlc_fw);</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc_fw = NULL;</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;mc_fw);</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc_fw = NULL;</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         return err;</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     852 </span>            : 
<span class="lineNum">     853 </span>            : /**
<span class="lineNum">     854 </span>            :  * cayman_get_allowed_info_register - fetch the register for the info ioctl
<span class="lineNum">     855 </span>            :  *
<span class="lineNum">     856 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     857 </span>            :  * @reg: register offset in bytes
<span class="lineNum">     858 </span>            :  * @val: register value
<span class="lineNum">     859 </span>            :  *
<span class="lineNum">     860 </span>            :  * Returns 0 for success or -EINVAL for an invalid register
<a name="861"><span class="lineNum">     861 </span>            :  *</a>
<span class="lineNum">     862 </span>            :  */
<span class="lineNum">     863 </span><span class="lineNoCov">          0 : int cayman_get_allowed_info_register(struct radeon_device *rdev,</span>
<span class="lineNum">     864 </span>            :                                      u32 reg, u32 *val)
<span class="lineNum">     865 </span>            : {
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">     867 </span>            :         case GRBM_STATUS:
<span class="lineNum">     868 </span>            :         case GRBM_STATUS_SE0:
<span class="lineNum">     869 </span>            :         case GRBM_STATUS_SE1:
<span class="lineNum">     870 </span>            :         case SRBM_STATUS:
<span class="lineNum">     871 </span>            :         case SRBM_STATUS2:
<span class="lineNum">     872 </span>            :         case (DMA_STATUS_REG + DMA0_REGISTER_OFFSET):
<span class="lineNum">     873 </span>            :         case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET):
<span class="lineNum">     874 </span>            :         case UVD_STATUS:
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 *val = RREG32(reg);</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     877 </span>            :         default:
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     879 </span>            :         }
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span><span class="lineNoCov">          0 : int tn_get_temp(struct radeon_device *rdev)</span>
<span class="lineNum">     883 </span>            : {
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         u32 temp = RREG32_SMC(TN_CURRENT_GNB_TEMP) &amp; 0x7ff;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         int actual_temp = (temp / 8) - 49;</span>
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :         return actual_temp * 1000;</span>
<span class="lineNum">     888 </span>            : }
<span class="lineNum">     889 </span>            : 
<span class="lineNum">     890 </span>            : /*
<a name="891"><span class="lineNum">     891 </span>            :  * Core functions</a>
<span class="lineNum">     892 </span>            :  */
<span class="lineNum">     893 </span><span class="lineNoCov">          0 : static void cayman_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">     894 </span>            : {
<span class="lineNum">     895 </span>            :         u32 gb_addr_config = 0;
<span class="lineNum">     896 </span>            :         u32 mc_shared_chmap, mc_arb_ramcfg;
<span class="lineNum">     897 </span>            :         u32 cgts_tcc_disable;
<span class="lineNum">     898 </span>            :         u32 sx_debug_1;
<span class="lineNum">     899 </span>            :         u32 smx_dc_ctl0;
<span class="lineNum">     900 </span>            :         u32 cgts_sm_ctrl_reg;
<span class="lineNum">     901 </span>            :         u32 hdp_host_path_cntl;
<span class="lineNum">     902 </span>            :         u32 tmp;
<span class="lineNum">     903 </span>            :         u32 disabled_rb_mask;
<span class="lineNum">     904 </span>            :         int i, j;
<span class="lineNum">     905 </span>            : 
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     907 </span>            :         case CHIP_CAYMAN:
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_shader_engines = 2;</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_pipes_per_simd = 4;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_tile_pipes = 8;</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_simds_per_se = 12;</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_backends_per_se = 4;</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_texture_channel_caches = 8;</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_gprs = 256;</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_threads = 256;</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_gs_threads = 32;</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_stack_entries = 512;</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sx_num_of_sets = 8;</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sx_max_export_size = 256;</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sx_max_export_pos_size = 64;</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sx_max_export_smx_size = 192;</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_hw_contexts = 8;</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sq_num_cf_insts = 2;</span>
<span class="lineNum">     924 </span>            : 
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">     928 </span>            :                 gb_addr_config = CAYMAN_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     930 </span>            :         case CHIP_ARUBA:
<span class="lineNum">     931 </span>            :         default:
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_shader_engines = 1;</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_pipes_per_simd = 4;</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_tile_pipes = 2;</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pdev-&gt;device == 0x9900) ||</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9901) ||</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9905) ||</span>
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9906) ||</span>
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9907) ||</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9908) ||</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9909) ||</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990B) ||</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990C) ||</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x990F) ||</span>
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9910) ||</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9917) ||</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x9999) ||</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pdev-&gt;device == 0x999C)) {</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_simds_per_se = 6;</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_backends_per_se = 2;</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_hw_contexts = 8;</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_size = 256;</span>
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_pos_size = 64;</span>
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_smx_size = 192;</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 } else if ((rdev-&gt;pdev-&gt;device == 0x9903) ||</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9904) ||</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x990A) ||</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x990D) ||</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x990E) ||</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9913) ||</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9918) ||</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x999D)) {</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_simds_per_se = 4;</span>
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_backends_per_se = 2;</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_hw_contexts = 8;</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_size = 256;</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_pos_size = 64;</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_smx_size = 192;</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 } else if ((rdev-&gt;pdev-&gt;device == 0x9919) ||</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9990) ||</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9991) ||</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9994) ||</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9995) ||</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x9996) ||</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x999A) ||</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                            (rdev-&gt;pdev-&gt;device == 0x99A0)) {</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_simds_per_se = 3;</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_backends_per_se = 1;</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_hw_contexts = 4;</span>
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_size = 128;</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_pos_size = 32;</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_smx_size = 96;</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_simds_per_se = 2;</span>
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_backends_per_se = 1;</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.max_hw_contexts = 4;</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_size = 128;</span>
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_pos_size = 32;</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.sx_max_export_smx_size = 96;</span>
<span class="lineNum">     990 </span>            :                 }
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_texture_channel_caches = 2;</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_gprs = 256;</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_threads = 256;</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_gs_threads = 32;</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.max_stack_entries = 512;</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sx_num_of_sets = 8;</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sq_num_cf_insts = 2;</span>
<span class="lineNum">     998 </span>            : 
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.sc_earlyz_tile_fifo_size = 0x130;</span>
<span class="lineNum">    1002 </span>            :                 gb_addr_config = ARUBA_GB_ADDR_CONFIG_GOLDEN;
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1004 </span>            :         }
<span class="lineNum">    1005 </span>            : 
<span class="lineNum">    1006 </span>            :         /* Initialize HDP */
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x18) {</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    1013 </span>            :         }
<span class="lineNum">    1014 </span>            : 
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         WREG32(SRBM_INT_CNTL, 0x1);</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         WREG32(SRBM_INT_ACK, 0x1);</span>
<span class="lineNum">    1018 </span>            : 
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         evergreen_fix_pci_max_read_req_size(rdev);</span>
<span class="lineNum">    1020 </span>            : 
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         mc_shared_chmap = RREG32(MC_SHARED_CHMAP);</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :         mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG);</span>
<span class="lineNum">    1023 </span>            : 
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         tmp = (mc_arb_ramcfg &amp; NOOFCOLS_MASK) &gt;&gt; NOOFCOLS_SHIFT;</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.mem_row_size_in_kb = (4 * (1 &lt;&lt; (8 + tmp))) / 1024;</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         if (rdev-&gt;config.cayman.mem_row_size_in_kb &gt; 4)</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.mem_row_size_in_kb = 4;</span>
<span class="lineNum">    1028 </span>            :         /* XXX use MC settings? */
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.shader_engine_tile_size = 32;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.num_gpus = 1;</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.multi_gpu_tile_size = 64;</span>
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         tmp = (gb_addr_config &amp; NUM_PIPES_MASK) &gt;&gt; NUM_PIPES_SHIFT;</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.num_tile_pipes = (1 &lt;&lt; tmp);</span>
<span class="lineNum">    1035 </span>            :         tmp = (gb_addr_config &amp; PIPE_INTERLEAVE_SIZE_MASK) &gt;&gt; PIPE_INTERLEAVE_SIZE_SHIFT;
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.mem_max_burst_length_bytes = (tmp + 1) * 256;</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         tmp = (gb_addr_config &amp; NUM_SHADER_ENGINES_MASK) &gt;&gt; NUM_SHADER_ENGINES_SHIFT;</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.num_shader_engines = tmp + 1;</span>
<span class="lineNum">    1039 </span>            :         tmp = (gb_addr_config &amp; NUM_GPUS_MASK) &gt;&gt; NUM_GPUS_SHIFT;
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.num_gpus = tmp + 1;</span>
<span class="lineNum">    1041 </span>            :         tmp = (gb_addr_config &amp; MULTI_GPU_TILE_SIZE_MASK) &gt;&gt; MULTI_GPU_TILE_SIZE_SHIFT;
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.multi_gpu_tile_size = 1 &lt;&lt; tmp;</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         tmp = (gb_addr_config &amp; ROW_SIZE_MASK) &gt;&gt; ROW_SIZE_SHIFT;</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.mem_row_size_in_kb = 1 &lt;&lt; tmp;</span>
<span class="lineNum">    1045 </span>            : 
<span class="lineNum">    1046 </span>            : 
<span class="lineNum">    1047 </span>            :         /* setup tiling info dword.  gb_addr_config is not adequate since it does
<span class="lineNum">    1048 </span>            :          * not have bank info, so create a custom tiling dword.
<span class="lineNum">    1049 </span>            :          * bits 3:0   num_pipes
<span class="lineNum">    1050 </span>            :          * bits 7:4   num_banks
<span class="lineNum">    1051 </span>            :          * bits 11:8  group_size
<span class="lineNum">    1052 </span>            :          * bits 15:12 row_size
<span class="lineNum">    1053 </span>            :          */
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.tile_config = 0;</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;config.cayman.num_tile_pipes) {</span>
<span class="lineNum">    1056 </span>            :         case 1:
<span class="lineNum">    1057 </span>            :         default:
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.tile_config |= (0 &lt;&lt; 0);</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1060 </span>            :         case 2:
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.tile_config |= (1 &lt;&lt; 0);</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1063 </span>            :         case 4:
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.tile_config |= (2 &lt;&lt; 0);</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1066 </span>            :         case 8:
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.tile_config |= (3 &lt;&lt; 0);</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1069 </span>            :         }
<span class="lineNum">    1070 </span>            : 
<span class="lineNum">    1071 </span>            :         /* num banks is 8 on all fusion asics. 0 = 4, 1 = 8, 2 = 16 */
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.cayman.tile_config |= 1 &lt;&lt; 4;</span>
<span class="lineNum">    1074 </span>            :         else {
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 switch ((mc_arb_ramcfg &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT) {</span>
<span class="lineNum">    1076 </span>            :                 case 0: /* four banks */
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.tile_config |= 0 &lt;&lt; 4;</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1079 </span>            :                 case 1: /* eight banks */
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.tile_config |= 1 &lt;&lt; 4;</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1082 </span>            :                 case 2: /* sixteen banks */
<span class="lineNum">    1083 </span>            :                 default:
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.cayman.tile_config |= 2 &lt;&lt; 4;</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1086 </span>            :                 }
<span class="lineNum">    1087 </span>            :         }
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.tile_config |=</span>
<span class="lineNum">    1089 </span>            :                 ((gb_addr_config &amp; PIPE_INTERLEAVE_SIZE_MASK) &gt;&gt; PIPE_INTERLEAVE_SIZE_SHIFT) &lt;&lt; 8;
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.tile_config |=</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 ((gb_addr_config &amp; ROW_SIZE_MASK) &gt;&gt; ROW_SIZE_SHIFT) &lt;&lt; 12;</span>
<span class="lineNum">    1092 </span>            : 
<span class="lineNum">    1093 </span>            :         tmp = 0;
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         for (i = (rdev-&gt;config.cayman.max_shader_engines - 1); i &gt;= 0; i--) {</span>
<span class="lineNum">    1095 </span>            :                 u32 rb_disable_bitmap;
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 rb_disable_bitmap = (RREG32(CC_RB_BACKEND_DISABLE) &amp; 0x00ff0000) &gt;&gt; 16;</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 tmp &lt;&lt;= 4;</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                 tmp |= rb_disable_bitmap;</span>
<span class="lineNum">    1102 </span>            :         }
<span class="lineNum">    1103 </span>            :         /* enabled rb are just the one not disabled :) */
<span class="lineNum">    1104 </span>            :         disabled_rb_mask = tmp;
<span class="lineNum">    1105 </span>            :         tmp = 0;
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; (rdev-&gt;config.cayman.max_backends_per_se * rdev-&gt;config.cayman.max_shader_engines); i++)</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                 tmp |= (1 &lt;&lt; i);</span>
<span class="lineNum">    1108 </span>            :         /* if all the backends are disabled, fix it up here */
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         if ((disabled_rb_mask &amp; tmp) == tmp) {</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; (rdev-&gt;config.cayman.max_backends_per_se * rdev-&gt;config.cayman.max_shader_engines); i++)</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                         disabled_rb_mask &amp;= ~(1 &lt;&lt; i);</span>
<span class="lineNum">    1112 </span>            :         }
<span class="lineNum">    1113 </span>            : 
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;config.cayman.max_shader_engines; i++) {</span>
<span class="lineNum">    1115 </span>            :                 u32 simd_disable_bitmap;
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i));</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 simd_disable_bitmap = (RREG32(CC_GC_SHADER_PIPE_CONFIG) &amp; 0xffff0000) &gt;&gt; 16;</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                 simd_disable_bitmap |= 0xffffffff &lt;&lt; rdev-&gt;config.cayman.max_simds_per_se;</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 tmp &lt;&lt;= 16;</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 tmp |= simd_disable_bitmap;</span>
<span class="lineNum">    1123 </span>            :         }
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         rdev-&gt;config.cayman.active_simds = hweight32(~tmp);</span>
<span class="lineNum">    1125 </span>            : 
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES);</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES);</span>
<span class="lineNum">    1128 </span>            : 
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         WREG32(GB_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         WREG32(DMIF_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE6(rdev))</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 WREG32(DMIF_ADDR_CALC, gb_addr_config);</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         WREG32(HDP_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         WREG32(DMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config);</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :         WREG32(DMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config);</span>
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         WREG32(UVD_UDEC_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         WREG32(UVD_UDEC_DB_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         WREG32(UVD_UDEC_DBW_ADDR_CONFIG, gb_addr_config);</span>
<span class="lineNum">    1139 </span>            : 
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;config.cayman.max_backends_per_se == 1) &amp;&amp;</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :             (rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 if ((disabled_rb_mask &amp; 3) == 2) {</span>
<span class="lineNum">    1143 </span>            :                         /* RB1 disabled, RB0 enabled */
<span class="lineNum">    1144 </span>            :                         tmp = 0x00000000;
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1146 </span>            :                         /* RB0 disabled, RB1 enabled */
<span class="lineNum">    1147 </span>            :                         tmp = 0x11111111;
<span class="lineNum">    1148 </span>            :                 }
<span class="lineNum">    1149 </span>            :         } else {
<span class="lineNum">    1150 </span>            :                 tmp = gb_addr_config &amp; NUM_PIPES_MASK;
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 tmp = r6xx_remap_render_backend(rdev, tmp,</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;config.cayman.max_backends_per_se *</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;config.cayman.max_shader_engines,</span>
<span class="lineNum">    1154 </span>            :                                                 CAYMAN_MAX_BACKENDS, disabled_rb_mask);
<span class="lineNum">    1155 </span>            :         }
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         WREG32(GB_BACKEND_MAP, tmp);</span>
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span>            :         cgts_tcc_disable = 0xffff0000;
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;config.cayman.max_texture_channel_caches; i++)</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                 cgts_tcc_disable &amp;= ~(1 &lt;&lt; (16 + i));</span>
<span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         WREG32(CGTS_TCC_DISABLE, cgts_tcc_disable);</span>
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         WREG32(CGTS_SYS_TCC_DISABLE, cgts_tcc_disable);</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         WREG32(CGTS_USER_SYS_TCC_DISABLE, cgts_tcc_disable);</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         WREG32(CGTS_USER_TCC_DISABLE, cgts_tcc_disable);</span>
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span>            :         /* reprogram the shader complex */
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG);</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; i++)</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                 WREG32(CGTS_SM_CTRL_REG, OVERRIDE);</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);</span>
<span class="lineNum">    1171 </span>            : 
<span class="lineNum">    1172 </span>            :         /* set HW defaults for 3D engine */
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         WREG32(CP_MEQ_THRESHOLDS, MEQ1_START(0x30) | MEQ2_START(0x60));</span>
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         sx_debug_1 = RREG32(SX_DEBUG_1);</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS;</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         WREG32(SX_DEBUG_1, sx_debug_1);</span>
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 = RREG32(SMX_DC_CTL0);</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 &amp;= ~NUMBER_OF_SETS(0x1ff);</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 |= NUMBER_OF_SETS(rdev-&gt;config.cayman.sx_num_of_sets);</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         WREG32(SMX_DC_CTL0, smx_dc_ctl0);</span>
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4) | CRC_SIMD_ID_WADDR_DISABLE);</span>
<span class="lineNum">    1185 </span>            : 
<span class="lineNum">    1186 </span>            :         /* need to be explicitly zero-ed */
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         WREG32(VGT_OFFCHIP_LDS_BASE, 0);</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         WREG32(SQ_LSTMP_RING_BASE, 0);</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         WREG32(SQ_HSTMP_RING_BASE, 0);</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         WREG32(SQ_ESTMP_RING_BASE, 0);</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         WREG32(SQ_GSTMP_RING_BASE, 0);</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         WREG32(SQ_VSTMP_RING_BASE, 0);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         WREG32(SQ_PSTMP_RING_BASE, 0);</span>
<span class="lineNum">    1194 </span>            : 
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         WREG32(TA_CNTL_AUX, DISABLE_CUBE_ANISO);</span>
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev-&gt;config.cayman.sx_max_export_size / 4) - 1) |</span>
<span class="lineNum">    1198 </span>            :                                         POSITION_BUFFER_SIZE((rdev-&gt;config.cayman.sx_max_export_pos_size / 4) - 1) |
<span class="lineNum">    1199 </span>            :                                         SMX_BUFFER_SIZE((rdev-&gt;config.cayman.sx_max_export_smx_size / 4) - 1)));
<span class="lineNum">    1200 </span>            : 
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev-&gt;config.cayman.sc_prim_fifo_size) |</span>
<span class="lineNum">    1202 </span>            :                                  SC_HIZ_TILE_FIFO_SIZE(rdev-&gt;config.cayman.sc_hiz_tile_fifo_size) |
<span class="lineNum">    1203 </span>            :                                  SC_EARLYZ_TILE_FIFO_SIZE(rdev-&gt;config.cayman.sc_earlyz_tile_fifo_size)));
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span>            : 
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         WREG32(VGT_NUM_INSTANCES, 1);</span>
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :         WREG32(CP_PERFMON_CNTL, 0);</span>
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         WREG32(SQ_MS_FIFO_SIZES, (CACHE_FIFO_SIZE(16 * rdev-&gt;config.cayman.sq_num_cf_insts) |</span>
<span class="lineNum">    1211 </span>            :                                   FETCH_FIFO_HIWATER(0x4) |
<span class="lineNum">    1212 </span>            :                                   DONE_FIFO_HIWATER(0xe0) |
<span class="lineNum">    1213 </span>            :                                   ALU_UPDATE_FIFO_HIWATER(0x8)));
<span class="lineNum">    1214 </span>            : 
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_1, NUM_CLAUSE_TEMP_GPRS(4));</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         WREG32(SQ_CONFIG, (VC_ENABLE |</span>
<span class="lineNum">    1217 </span>            :                            EXPORT_SRC_C |
<span class="lineNum">    1218 </span>            :                            GFX_PRIO(0) |
<span class="lineNum">    1219 </span>            :                            CS1_PRIO(0) |
<span class="lineNum">    1220 </span>            :                            CS2_PRIO(1)));
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, DYN_GPR_ENABLE);</span>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) |</span>
<span class="lineNum">    1224 </span>            :                                           FORCE_EOV_MAX_REZ_CNT(255)));
<span class="lineNum">    1225 </span>            : 
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC) |</span>
<span class="lineNum">    1227 </span>            :                AUTO_INVLD_EN(ES_AND_GS_AUTO));
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_VERTEX_REUSE, 16);</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_LINE_STIPPLE_STATE, 0);</span>
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR0_SEL_0, 0);</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR0_SEL_1, 0);</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR1_SEL_0, 0);</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR1_SEL_1, 0);</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR2_SEL_0, 0);</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR2_SEL_1, 0);</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR3_SEL_0, 0);</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         WREG32(CB_PERF_CTR3_SEL_1, 0);</span>
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         tmp = RREG32(HDP_MISC_CNTL);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         tmp |= HDP_FLUSH_INVALIDATE_CACHE;</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         WREG32(HDP_MISC_CNTL, tmp);</span>
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL);</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl);</span>
<span class="lineNum">    1247 </span>            : 
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3));</span>
<span class="lineNum">    1249 </span>            : 
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span>            :         /* set clockgating golden values on TN */
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA) {</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 tmp = RREG32_CG(CG_CGTT_LOCAL_0);</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~0x00380000;</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 WREG32_CG(CG_CGTT_LOCAL_0, tmp);</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 tmp = RREG32_CG(CG_CGTT_LOCAL_1);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~0x0e000000;</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 WREG32_CG(CG_CGTT_LOCAL_1, tmp);</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1262 </span>            : 
<span class="lineNum">    1263 </span>            : /*
<a name="1264"><span class="lineNum">    1264 </span>            :  * GART</a>
<span class="lineNum">    1265 </span>            :  */
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 : void cayman_pcie_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">    1267 </span>            : {
<span class="lineNum">    1268 </span>            :         /* flush hdp cache */
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1);</span>
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span>            :         /* bits 0-7 are the VM contexts0-7 */
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         WREG32(VM_INVALIDATE_REQUEST, 1);</span>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1274 </span>            : 
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 : static int cayman_pcie_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    1276 </span>            : {
<span class="lineNum">    1277 </span>            :         int i, r;
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1282 </span>            :         }
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         r = radeon_gart_table_vram_pin(rdev);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1286 </span>            :         /* Setup TLB control */
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MX_L1_TLB_CNTL,</span>
<span class="lineNum">    1288 </span>            :                (0xA &lt;&lt; 7) |
<span class="lineNum">    1289 </span>            :                ENABLE_L1_TLB |
<span class="lineNum">    1290 </span>            :                ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">    1291 </span>            :                SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">    1292 </span>            :                ENABLE_ADVANCED_DRIVER_MODEL |
<span class="lineNum">    1293 </span>            :                SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU);
<span class="lineNum">    1294 </span>            :         /* Setup L2 cache */
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE |</span>
<span class="lineNum">    1296 </span>            :                ENABLE_L2_FRAGMENT_PROCESSING |
<span class="lineNum">    1297 </span>            :                ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    1298 </span>            :                ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    1299 </span>            :                EFFECTIVE_L2_QUEUE_SIZE(7) |
<span class="lineNum">    1300 </span>            :                CONTEXT1_IDENTITY_ACCESS_MODE(1));
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY |</span>
<span class="lineNum">    1303 </span>            :                BANK_SELECT(6) |
<span class="lineNum">    1304 </span>            :                L2_CACHE_BIGK_FRAGMENT_SIZE(6));
<span class="lineNum">    1305 </span>            :         /* setup context0 */
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev-&gt;mc.gtt_start &gt;&gt; 12);</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev-&gt;mc.gtt_end &gt;&gt; 12);</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev-&gt;gart.table_addr &gt;&gt; 12);</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,</span>
<span class="lineNum">    1310 </span>            :                         (u32)(rdev-&gt;dummy_page.addr &gt;&gt; 12));
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL2, 0);</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |</span>
<span class="lineNum">    1313 </span>            :                                 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
<span class="lineNum">    1314 </span>            : 
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         WREG32(0x15D4, 0);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         WREG32(0x15D8, 0);</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :         WREG32(0x15DC, 0);</span>
<span class="lineNum">    1318 </span>            : 
<span class="lineNum">    1319 </span>            :         /* empty context1-7 */
<span class="lineNum">    1320 </span>            :         /* Assign the pt base to something valid for now; the pts used for
<span class="lineNum">    1321 </span>            :          * the VMs are determined by the application and setup and assigned
<span class="lineNum">    1322 </span>            :          * on the fly in the vm part of radeon_gart.c
<span class="lineNum">    1323 </span>            :          */
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 8; i++) {</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR + (i &lt;&lt; 2), 0);</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR + (i &lt;&lt; 2),</span>
<span class="lineNum">    1327 </span>            :                         rdev-&gt;vm_manager.max_pfn - 1);
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (i &lt;&lt; 2),</span>
<span class="lineNum">    1329 </span>            :                        rdev-&gt;vm_manager.saved_table_addr[i]);
<span class="lineNum">    1330 </span>            :         }
<span class="lineNum">    1331 </span>            : 
<span class="lineNum">    1332 </span>            :         /* enable context1-7 */
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,</span>
<span class="lineNum">    1334 </span>            :                (u32)(rdev-&gt;dummy_page.addr &gt;&gt; 12));
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_CNTL2, 4);</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(1) |</span>
<span class="lineNum">    1337 </span>            :                                 PAGE_TABLE_BLOCK_SIZE(radeon_vm_block_size - 9) |
<span class="lineNum">    1338 </span>            :                                 RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT |
<span class="lineNum">    1339 </span>            :                                 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT |
<span class="lineNum">    1340 </span>            :                                 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT |
<span class="lineNum">    1341 </span>            :                                 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT |
<span class="lineNum">    1342 </span>            :                                 PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT |
<span class="lineNum">    1343 </span>            :                                 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT |
<span class="lineNum">    1344 </span>            :                                 VALID_PROTECTION_FAULT_ENABLE_INTERRUPT |
<span class="lineNum">    1345 </span>            :                                 VALID_PROTECTION_FAULT_ENABLE_DEFAULT |
<span class="lineNum">    1346 </span>            :                                 READ_PROTECTION_FAULT_ENABLE_INTERRUPT |
<span class="lineNum">    1347 </span>            :                                 READ_PROTECTION_FAULT_ENABLE_DEFAULT |
<span class="lineNum">    1348 </span>            :                                 WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT |
<span class="lineNum">    1349 </span>            :                                 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT);
<span class="lineNum">    1350 </span>            : 
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         cayman_pcie_gart_tlb_flush(rdev);</span>
<span class="lineNum">    1352 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">    1353 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">    1354 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1358 </span>            : 
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 : static void cayman_pcie_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    1360 </span>            : {
<span class="lineNum">    1361 </span>            :         unsigned i;
<span class="lineNum">    1362 </span>            : 
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 8; ++i) {</span>
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :                 rdev-&gt;vm_manager.saved_table_addr[i] = RREG32(</span>
<span class="lineNum">    1365 </span>            :                         VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (i &lt;&lt; 2));
<span class="lineNum">    1366 </span>            :         }
<span class="lineNum">    1367 </span>            : 
<span class="lineNum">    1368 </span>            :         /* Disable all tables */
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, 0);</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT1_CNTL, 0);</span>
<span class="lineNum">    1371 </span>            :         /* Setup TLB control */
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    1373 </span>            :                SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">    1374 </span>            :                SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU);
<span class="lineNum">    1375 </span>            :         /* Setup L2 cache */
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |</span>
<span class="lineNum">    1377 </span>            :                ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    1378 </span>            :                EFFECTIVE_L2_QUEUE_SIZE(7) |
<span class="lineNum">    1379 </span>            :                CONTEXT1_IDENTITY_ACCESS_MODE(1));
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY |</span>
<span class="lineNum">    1382 </span>            :                L2_CACHE_BIGK_FRAGMENT_SIZE(6));
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_unpin(rdev);</span>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1385 </span>            : 
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 : static void cayman_pcie_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1387 </span>            : {
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         cayman_pcie_gart_disable(rdev);</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_free(rdev);</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1392 </span>            : 
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 : void cayman_cp_int_cntl_setup(struct radeon_device *rdev,</span>
<span class="lineNum">    1394 </span>            :                               int ring, u32 cp_int_cntl)
<span class="lineNum">    1395 </span>            : {
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         WREG32(SRBM_GFX_CNTL, RINGID(ring));</span>
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         WREG32(CP_INT_CNTL, cp_int_cntl);</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1399 </span>            : 
<span class="lineNum">    1400 </span>            : /*
<a name="1401"><span class="lineNum">    1401 </span>            :  * CP.</a>
<span class="lineNum">    1402 </span>            :  */
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 : void cayman_fence_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">    1404 </span>            :                             struct radeon_fence *fence)
<span class="lineNum">    1405 </span>            : {
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         u64 addr = rdev-&gt;fence_drv[fence-&gt;ring].gpu_addr;</span>
<span class="lineNum">    1408 </span>            :         u32 cp_coher_cntl = PACKET3_FULL_CACHE_ENA | PACKET3_TC_ACTION_ENA |
<span class="lineNum">    1409 </span>            :                 PACKET3_SH_ACTION_ENA;
<span class="lineNum">    1410 </span>            : 
<span class="lineNum">    1411 </span>            :         /* flush read cache over gart for this vmid */
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));</span>
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_ENGINE_ME | cp_coher_cntl);</span>
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xFFFFFFFF);</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 10); /* poll interval */</span>
<span class="lineNum">    1417 </span>            :         /* EVENT_WRITE_EOP - flush caches, send int */
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE_EOP, 4));</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5));</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, lower_32_bits(addr));</span>
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (upper_32_bits(addr) &amp; 0xff) | DATA_SEL(1) | INT_SEL(2));</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1425 </span>            : 
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 : void cayman_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">    1427 </span>            : {
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         unsigned vm_id = ib-&gt;vm ? ib-&gt;vm-&gt;ids[ib-&gt;ring].id : 0;</span>
<span class="lineNum">    1430 </span>            :         u32 cp_coher_cntl = PACKET3_FULL_CACHE_ENA | PACKET3_TC_ACTION_ENA |
<span class="lineNum">    1431 </span>            :                 PACKET3_SH_ACTION_ENA;
<span class="lineNum">    1432 </span>            : 
<span class="lineNum">    1433 </span>            :         /* set to DX10/11 mode */
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_MODE_CONTROL, 0));</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1);</span>
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         if (ring-&gt;rptr_save_reg) {</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 uint32_t next_rptr = ring-&gt;wptr + 3 + 4 + 8;</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ((ring-&gt;rptr_save_reg - </span>
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                                           PACKET3_SET_CONFIG_REG_START) &gt;&gt; 2));</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1444 </span>            : 
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_INDIRECT_BUFFER, 2));</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">    1447 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1448 </span>            :                           (2 &lt;&lt; 0) |
<span class="lineNum">    1449 </span>            : #endif
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                           (ib-&gt;gpu_addr &amp; 0xFFFFFFFC));</span>
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr) &amp; 0xFF);</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;length_dw | (vm_id &lt;&lt; 24));</span>
<span class="lineNum">    1453 </span>            : 
<span class="lineNum">    1454 </span>            :         /* flush read cache over gart for this vmid */
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_ENGINE_ME | cp_coher_cntl);</span>
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xFFFFFFFF);</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (vm_id &lt;&lt; 24) | 10); /* poll interval */</span>
<a name="1460"><span class="lineNum">    1460 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 : static void cayman_cp_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    1463 </span>            : {
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                 WREG32(CP_ME_CNTL, 0);</span>
<span class="lineNum">    1466 </span>            :         else {
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;asic-&gt;copy.copy_ring_index == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                         radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.visible_vram_size);</span>
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                 WREG32(CP_ME_CNTL, (CP_ME_HALT | CP_PFP_HALT));</span>
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :                 WREG32(SCRATCH_UMSK, 0);</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;</span>
<span class="lineNum">    1472 </span>            :         }
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1474 </span>            : 
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 : u32 cayman_gfx_get_rptr(struct radeon_device *rdev,</span>
<span class="lineNum">    1476 </span>            :                         struct radeon_ring *ring)
<span class="lineNum">    1477 </span>            : {
<span class="lineNum">    1478 </span>            :         u32 rptr;
<span class="lineNum">    1479 </span>            : 
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                 rptr = rdev-&gt;wb.wb[ring-&gt;rptr_offs/4];</span>
<span class="lineNum">    1482 </span>            :         else {
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                 if (ring-&gt;idx == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                         rptr = RREG32(CP_RB0_RPTR);</span>
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                 else if (ring-&gt;idx == CAYMAN_RING_TYPE_CP1_INDEX)</span>
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                         rptr = RREG32(CP_RB1_RPTR);</span>
<span class="lineNum">    1487 </span>            :                 else
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                         rptr = RREG32(CP_RB2_RPTR);</span>
<span class="lineNum">    1489 </span>            :         }
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         return rptr;</span>
<a name="1492"><span class="lineNum">    1492 </span>            : }</a>
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 : u32 cayman_gfx_get_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">    1495 </span>            :                         struct radeon_ring *ring)
<span class="lineNum">    1496 </span>            : {
<span class="lineNum">    1497 </span>            :         u32 wptr;
<span class="lineNum">    1498 </span>            : 
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                 wptr = RREG32(CP_RB0_WPTR);</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         else if (ring-&gt;idx == CAYMAN_RING_TYPE_CP1_INDEX)</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                 wptr = RREG32(CP_RB1_WPTR);</span>
<span class="lineNum">    1503 </span>            :         else
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 wptr = RREG32(CP_RB2_WPTR);</span>
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         return wptr;</span>
<a name="1507"><span class="lineNum">    1507 </span>            : }</a>
<span class="lineNum">    1508 </span>            : 
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 : void cayman_gfx_set_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">    1510 </span>            :                          struct radeon_ring *ring)
<span class="lineNum">    1511 </span>            : {
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == RADEON_RING_TYPE_GFX_INDEX) {</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                 WREG32(CP_RB0_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                 (void)RREG32(CP_RB0_WPTR);</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         } else if (ring-&gt;idx == CAYMAN_RING_TYPE_CP1_INDEX) {</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 WREG32(CP_RB1_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 (void)RREG32(CP_RB1_WPTR);</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 WREG32(CP_RB2_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                 (void)RREG32(CP_RB2_WPTR);</span>
<span class="lineNum">    1521 </span>            :         }
<a name="1522"><span class="lineNum">    1522 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1523 </span>            : 
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 : static int cayman_cp_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">    1525 </span>            : {
<span class="lineNum">    1526 </span>            :         const __be32 *fw_data;
<span class="lineNum">    1527 </span>            :         int i;
<span class="lineNum">    1528 </span>            : 
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw)</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1531 </span>            : 
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         cayman_cp_enable(rdev, false);</span>
<span class="lineNum">    1533 </span>            : 
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;pfp_fw-&gt;data;</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; CAYMAN_PFP_UCODE_SIZE; i++)</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                 WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    1539 </span>            : 
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;me_fw-&gt;data;</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; CAYMAN_PM4_UCODE_SIZE; i++)</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_RADDR, 0);</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1550 </span>            : 
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 : static int cayman_cp_start(struct radeon_device *rdev)</span>
<span class="lineNum">    1552 </span>            : {
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    1554 </span>            :         int r, i;
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 7);</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring (%d).\n&quot;, r);</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1560 </span>            :         }
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5));</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x1);</span>
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x0);</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.cayman.max_hw_contexts - 1);</span>
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1));</span>
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    1569 </span>            : 
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         cayman_cp_enable(rdev, true);</span>
<span class="lineNum">    1571 </span>            : 
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, cayman_default_size + 19);</span>
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring (%d).\n&quot;, r);</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1576 </span>            :         }
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span>            :         /* setup clear context state */
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);</span>
<span class="lineNum">    1581 </span>            : 
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; cayman_default_size; i++)</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cayman_default_state[i]);</span>
<span class="lineNum">    1584 </span>            : 
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE);</span>
<span class="lineNum">    1587 </span>            : 
<span class="lineNum">    1588 </span>            :         /* set clear context state */
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0));</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    1591 </span>            : 
<span class="lineNum">    1592 </span>            :         /* SQ_VTX_BASE_VTX_LOC */
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xc0026f00);</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000000);</span>
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000000);</span>
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000000);</span>
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span>            :         /* Clear consts */
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xc0036f00);</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000bc4);</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xffffffff);</span>
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xffffffff);</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xffffffff);</span>
<span class="lineNum">    1604 </span>            : 
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xc0026900);</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000316);</span>
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x0000000e); /* VGT_VERTEX_REUSE_BLOCK_CNTL */</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x00000010); /*  */</span>
<span class="lineNum">    1609 </span>            : 
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    1611 </span>            : 
<span class="lineNum">    1612 </span>            :         /* XXX init other rings */
<span class="lineNum">    1613 </span>            : 
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1615"><span class="lineNum">    1615 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1616 </span>            : 
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 : static void cayman_cp_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1618 </span>            : {
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         cayman_cp_enable(rdev, false);</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, ring);</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, ring-&gt;rptr_save_reg);</span>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1624 </span>            : 
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 : static int cayman_cp_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    1626 </span>            : {
<span class="lineNum">    1627 </span>            :         static const int ridx[] = {
<span class="lineNum">    1628 </span>            :                 RADEON_RING_TYPE_GFX_INDEX,
<span class="lineNum">    1629 </span>            :                 CAYMAN_RING_TYPE_CP1_INDEX,
<span class="lineNum">    1630 </span>            :                 CAYMAN_RING_TYPE_CP2_INDEX
<span class="lineNum">    1631 </span>            :         };
<span class="lineNum">    1632 </span>            :         static const unsigned cp_rb_cntl[] = {
<span class="lineNum">    1633 </span>            :                 CP_RB0_CNTL,
<span class="lineNum">    1634 </span>            :                 CP_RB1_CNTL,
<span class="lineNum">    1635 </span>            :                 CP_RB2_CNTL,
<span class="lineNum">    1636 </span>            :         };
<span class="lineNum">    1637 </span>            :         static const unsigned cp_rb_rptr_addr[] = {
<span class="lineNum">    1638 </span>            :                 CP_RB0_RPTR_ADDR,
<span class="lineNum">    1639 </span>            :                 CP_RB1_RPTR_ADDR,
<span class="lineNum">    1640 </span>            :                 CP_RB2_RPTR_ADDR
<span class="lineNum">    1641 </span>            :         };
<span class="lineNum">    1642 </span>            :         static const unsigned cp_rb_rptr_addr_hi[] = {
<span class="lineNum">    1643 </span>            :                 CP_RB0_RPTR_ADDR_HI,
<span class="lineNum">    1644 </span>            :                 CP_RB1_RPTR_ADDR_HI,
<span class="lineNum">    1645 </span>            :                 CP_RB2_RPTR_ADDR_HI
<span class="lineNum">    1646 </span>            :         };
<span class="lineNum">    1647 </span>            :         static const unsigned cp_rb_base[] = {
<span class="lineNum">    1648 </span>            :                 CP_RB0_BASE,
<span class="lineNum">    1649 </span>            :                 CP_RB1_BASE,
<span class="lineNum">    1650 </span>            :                 CP_RB2_BASE
<span class="lineNum">    1651 </span>            :         };
<span class="lineNum">    1652 </span>            :         static const unsigned cp_rb_rptr[] = {
<span class="lineNum">    1653 </span>            :                 CP_RB0_RPTR,
<span class="lineNum">    1654 </span>            :                 CP_RB1_RPTR,
<span class="lineNum">    1655 </span>            :                 CP_RB2_RPTR
<span class="lineNum">    1656 </span>            :         };
<span class="lineNum">    1657 </span>            :         static const unsigned cp_rb_wptr[] = {
<span class="lineNum">    1658 </span>            :                 CP_RB0_WPTR,
<span class="lineNum">    1659 </span>            :                 CP_RB1_WPTR,
<span class="lineNum">    1660 </span>            :                 CP_RB2_WPTR
<span class="lineNum">    1661 </span>            :         };
<span class="lineNum">    1662 </span>            :         struct radeon_ring *ring;
<span class="lineNum">    1663 </span>            :         int i, r;
<span class="lineNum">    1664 </span>            : 
<span class="lineNum">    1665 </span>            :         /* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP |</span>
<span class="lineNum">    1667 </span>            :                                  SOFT_RESET_PA |
<span class="lineNum">    1668 </span>            :                                  SOFT_RESET_SH |
<span class="lineNum">    1669 </span>            :                                  SOFT_RESET_VGT |
<span class="lineNum">    1670 </span>            :                                  SOFT_RESET_SPI |
<span class="lineNum">    1671 </span>            :                                  SOFT_RESET_SX));
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    1676 </span>            : 
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         WREG32(CP_SEM_WAIT_TIMER, 0x0);</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         WREG32(CP_SEM_INCOMPLETE_TIMER_CNTL, 0x0);</span>
<span class="lineNum">    1679 </span>            : 
<span class="lineNum">    1680 </span>            :         /* Set the write pointer delay */
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_WPTR_DELAY, 0);</span>
<span class="lineNum">    1682 </span>            : 
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         WREG32(CP_DEBUG, (1 &lt;&lt; 27));</span>
<span class="lineNum">    1684 </span>            : 
<span class="lineNum">    1685 </span>            :         /* set the wb address whether it's enabled or not */
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         WREG32(SCRATCH_ADDR, ((rdev-&gt;wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET) &gt;&gt; 8) &amp; 0xFFFFFFFF);</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         WREG32(SCRATCH_UMSK, 0xff);</span>
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 3; ++i) {</span>
<span class="lineNum">    1690 </span>            :                 uint32_t rb_cntl;
<span class="lineNum">    1691 </span>            :                 uint64_t addr;
<span class="lineNum">    1692 </span>            : 
<span class="lineNum">    1693 </span>            :                 /* Set ring buffer size */
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[ridx[i]];</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 rb_cntl = order_base_2(ring-&gt;ring_size / 8);</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :                 rb_cntl |= order_base_2(RADEON_GPU_PAGE_SIZE/8) &lt;&lt; 8;</span>
<span class="lineNum">    1697 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1698 </span>            :                 rb_cntl |= BUF_SWAP_32BIT;
<span class="lineNum">    1699 </span>            : #endif
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                 WREG32(cp_rb_cntl[i], rb_cntl);</span>
<span class="lineNum">    1701 </span>            : 
<span class="lineNum">    1702 </span>            :                 /* set the wb address whether it's enabled or not */
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 addr = rdev-&gt;wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET;</span>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :                 WREG32(cp_rb_rptr_addr[i], addr &amp; 0xFFFFFFFC);</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                 WREG32(cp_rb_rptr_addr_hi[i], upper_32_bits(addr) &amp; 0xFF);</span>
<span class="lineNum">    1706 </span>            :         }
<span class="lineNum">    1707 </span>            : 
<span class="lineNum">    1708 </span>            :         /* set the rb base addr, this causes an internal reset of ALL rings */
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 3; ++i) {</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[ridx[i]];</span>
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                 WREG32(cp_rb_base[i], ring-&gt;gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    1712 </span>            :         }
<span class="lineNum">    1713 </span>            : 
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 3; ++i) {</span>
<span class="lineNum">    1715 </span>            :                 /* Initialize the ring buffer's read and write pointers */
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[ridx[i]];</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                 WREG32_P(cp_rb_cntl[i], RB_RPTR_WR_ENA, ~RB_RPTR_WR_ENA);</span>
<span class="lineNum">    1718 </span>            : 
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :                 ring-&gt;wptr = 0;</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 WREG32(cp_rb_rptr[i], 0);</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 WREG32(cp_rb_wptr[i], ring-&gt;wptr);</span>
<span class="lineNum">    1722 </span>            : 
<span class="lineNum">    1723 </span><span class="lineNoCov">          0 :                 mdelay(1);</span>
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :                 WREG32_P(cp_rb_cntl[i], 0, ~RB_RPTR_WR_ENA);</span>
<span class="lineNum">    1725 </span>            :         }
<span class="lineNum">    1726 </span>            : 
<span class="lineNum">    1727 </span>            :         /* start the rings */
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         cayman_cp_start(rdev);</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = true;</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false;</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false;</span>
<span class="lineNum">    1732 </span>            :         /* this only test cp0 */
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX]);</span>
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;</span>
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false;</span>
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false;</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1739 </span>            :         }
<span class="lineNum">    1740 </span>            : 
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         if (rdev-&gt;asic-&gt;copy.copy_ring_index == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">    1743 </span>            : 
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1746 </span>            : 
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 : u32 cayman_gpu_check_soft_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    1748 </span>            : {
<span class="lineNum">    1749 </span>            :         u32 reset_mask = 0;
<span class="lineNum">    1750 </span>            :         u32 tmp;
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span>            :         /* GRBM_STATUS */
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         tmp = RREG32(GRBM_STATUS);</span>
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :         if (tmp &amp; (PA_BUSY | SC_BUSY |</span>
<span class="lineNum">    1755 </span>            :                    SH_BUSY | SX_BUSY |
<span class="lineNum">    1756 </span>            :                    TA_BUSY | VGT_BUSY |
<span class="lineNum">    1757 </span>            :                    DB_BUSY | CB_BUSY |
<span class="lineNum">    1758 </span>            :                    GDS_BUSY | SPI_BUSY |
<span class="lineNum">    1759 </span>            :                    IA_BUSY | IA_BUSY_NO_DMA))
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GFX;</span>
<span class="lineNum">    1761 </span>            : 
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         if (tmp &amp; (CF_RQ_PENDING | PF_RQ_PENDING |</span>
<span class="lineNum">    1763 </span>            :                    CP_BUSY | CP_COHERENCY_BUSY))
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_CP;</span>
<span class="lineNum">    1765 </span>            : 
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         if (tmp &amp; GRBM_EE_BUSY)</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GRBM | RADEON_RESET_GFX | RADEON_RESET_CP;</span>
<span class="lineNum">    1768 </span>            : 
<span class="lineNum">    1769 </span>            :         /* DMA_STATUS_REG 0 */
<span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET);</span>
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; DMA_IDLE))</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA;</span>
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span>            :         /* DMA_STATUS_REG 1 */
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET);</span>
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; DMA_IDLE))</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA1;</span>
<span class="lineNum">    1778 </span>            : 
<span class="lineNum">    1779 </span>            :         /* SRBM_STATUS2 */
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         tmp = RREG32(SRBM_STATUS2);</span>
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         if (tmp &amp; DMA_BUSY)</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA;</span>
<span class="lineNum">    1783 </span>            : 
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         if (tmp &amp; DMA1_BUSY)</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA1;</span>
<span class="lineNum">    1786 </span>            : 
<span class="lineNum">    1787 </span>            :         /* SRBM_STATUS */
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         tmp = RREG32(SRBM_STATUS);</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         if (tmp &amp; (RLC_RQ_PENDING | RLC_BUSY))</span>
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_RLC;</span>
<span class="lineNum">    1791 </span>            : 
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         if (tmp &amp; IH_BUSY)</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_IH;</span>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         if (tmp &amp; SEM_BUSY)</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_SEM;</span>
<span class="lineNum">    1797 </span>            : 
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         if (tmp &amp; GRBM_RQ_PENDING)</span>
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GRBM;</span>
<span class="lineNum">    1800 </span>            : 
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         if (tmp &amp; VMC_BUSY)</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_VMC;</span>
<span class="lineNum">    1803 </span>            : 
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :         if (tmp &amp; (MCB_BUSY | MCB_NON_DISPLAY_BUSY |</span>
<span class="lineNum">    1805 </span>            :                    MCC_BUSY | MCD_BUSY))
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_MC;</span>
<span class="lineNum">    1807 </span>            : 
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         if (evergreen_is_display_hung(rdev))</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DISPLAY;</span>
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span>            :         /* VM_L2_STATUS */
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         tmp = RREG32(VM_L2_STATUS);</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         if (tmp &amp; L2_BUSY)</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_VMC;</span>
<span class="lineNum">    1815 </span>            : 
<span class="lineNum">    1816 </span>            :         /* Skip MC reset as it's mostly likely not hung, just busy */
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_MC) {</span>
<span class="lineNum">    1818 </span>            :                 DRM_DEBUG(&quot;MC busy: 0x%08X, clearing.\n&quot;, reset_mask);
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 reset_mask &amp;= ~RADEON_RESET_MC;</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1821 </span>            : 
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         return reset_mask;</span>
<a name="1823"><span class="lineNum">    1823 </span>            : }</a>
<span class="lineNum">    1824 </span>            : 
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 : static void cayman_gpu_soft_reset(struct radeon_device *rdev, u32 reset_mask)</span>
<span class="lineNum">    1826 </span>            : {
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         struct evergreen_mc_save save;</span>
<span class="lineNum">    1828 </span>            :         u32 grbm_soft_reset = 0, srbm_soft_reset = 0;
<span class="lineNum">    1829 </span>            :         u32 tmp;
<span class="lineNum">    1830 </span>            : 
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         if (reset_mask == 0)</span>
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span>            :         dev_info(rdev-&gt;dev, &quot;GPU softreset: 0x%08X\n&quot;, reset_mask);
<span class="lineNum">    1835 </span>            : 
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         evergreen_print_gpu_status_regs(rdev);</span>
<span class="lineNum">    1837 </span>            :         dev_info(rdev-&gt;dev, &quot;  VM_CONTEXT0_PROTECTION_FAULT_ADDR   0x%08X\n&quot;,
<span class="lineNum">    1838 </span>            :                  RREG32(0x14F8));
<span class="lineNum">    1839 </span>            :         dev_info(rdev-&gt;dev, &quot;  VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n&quot;,
<span class="lineNum">    1840 </span>            :                  RREG32(0x14D8));
<span class="lineNum">    1841 </span>            :         dev_info(rdev-&gt;dev, &quot;  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n&quot;,
<span class="lineNum">    1842 </span>            :                  RREG32(0x14FC));
<span class="lineNum">    1843 </span>            :         dev_info(rdev-&gt;dev, &quot;  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n&quot;,
<span class="lineNum">    1844 </span>            :                  RREG32(0x14DC));
<span class="lineNum">    1845 </span>            : 
<span class="lineNum">    1846 </span>            :         /* Disable CP parsing/prefetching */
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_CNTL, CP_ME_HALT | CP_PFP_HALT);</span>
<span class="lineNum">    1848 </span>            : 
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA) {</span>
<span class="lineNum">    1850 </span>            :                 /* dma0 */
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET);</span>
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA1) {</span>
<span class="lineNum">    1857 </span>            :                 /* dma1 */
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp);</span>
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1862 </span>            : 
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    1864 </span>            : 
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         evergreen_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         if (evergreen_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1869 </span>            : 
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; (RADEON_RESET_GFX | RADEON_RESET_COMPUTE)) {</span>
<span class="lineNum">    1871 </span>            :                 grbm_soft_reset = SOFT_RESET_CB |
<span class="lineNum">    1872 </span>            :                         SOFT_RESET_DB |
<span class="lineNum">    1873 </span>            :                         SOFT_RESET_GDS |
<span class="lineNum">    1874 </span>            :                         SOFT_RESET_PA |
<span class="lineNum">    1875 </span>            :                         SOFT_RESET_SC |
<span class="lineNum">    1876 </span>            :                         SOFT_RESET_SPI |
<span class="lineNum">    1877 </span>            :                         SOFT_RESET_SH |
<span class="lineNum">    1878 </span>            :                         SOFT_RESET_SX |
<span class="lineNum">    1879 </span>            :                         SOFT_RESET_TC |
<span class="lineNum">    1880 </span>            :                         SOFT_RESET_TA |
<span class="lineNum">    1881 </span>            :                         SOFT_RESET_VGT |
<span class="lineNum">    1882 </span>            :                         SOFT_RESET_IA;
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1884 </span>            : 
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_CP) {</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 grbm_soft_reset |= SOFT_RESET_CP | SOFT_RESET_VGT;</span>
<span class="lineNum">    1887 </span>            : 
<span class="lineNum">    1888 </span>            :                 srbm_soft_reset |= SOFT_RESET_GRBM;
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1890 </span>            : 
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA)</span>
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_DMA;</span>
<span class="lineNum">    1893 </span>            : 
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA1)</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_DMA1;</span>
<span class="lineNum">    1896 </span>            : 
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DISPLAY)</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_DC;</span>
<span class="lineNum">    1899 </span>            : 
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_RLC)</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_RLC;</span>
<span class="lineNum">    1902 </span>            : 
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_SEM)</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_SEM;</span>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_IH)</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_IH;</span>
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_GRBM)</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_GRBM;</span>
<span class="lineNum">    1911 </span>            : 
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_VMC)</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SOFT_RESET_VMC;</span>
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                 if (reset_mask &amp; RADEON_RESET_MC)</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                         srbm_soft_reset |= SOFT_RESET_MC;</span>
<span class="lineNum">    1918 </span>            :         }
<span class="lineNum">    1919 </span>            : 
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         if (grbm_soft_reset) {</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 tmp = RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 tmp |= grbm_soft_reset;</span>
<span class="lineNum">    1923 </span>            :                 dev_info(rdev-&gt;dev, &quot;GRBM_SOFT_RESET=0x%08X\n&quot;, tmp);
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 tmp = RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    1926 </span>            : 
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 udelay(50);</span>
<span class="lineNum">    1928 </span>            : 
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~grbm_soft_reset;</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 WREG32(GRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                 tmp = RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1933 </span>            : 
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :         if (srbm_soft_reset) {</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                 tmp |= srbm_soft_reset;</span>
<span class="lineNum">    1937 </span>            :                 dev_info(rdev-&gt;dev, &quot;SRBM_SOFT_RESET=0x%08X\n&quot;, tmp);
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    1940 </span>            : 
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                 udelay(50);</span>
<span class="lineNum">    1942 </span>            : 
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~srbm_soft_reset;</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1947 </span>            : 
<span class="lineNum">    1948 </span>            :         /* Wait a little for things to settle down */
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    1950 </span>            : 
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :         evergreen_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    1953 </span>            : 
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         evergreen_print_gpu_status_regs(rdev);</span>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1956 </span>            : 
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 : int cayman_asic_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    1958 </span>            : {
<span class="lineNum">    1959 </span>            :         u32 reset_mask;
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         reset_mask = cayman_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span><span class="lineNoCov">          0 :         if (reset_mask)</span>
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :                 r600_set_bios_scratch_engine_hung(rdev, true);</span>
<span class="lineNum">    1965 </span>            : 
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         cayman_gpu_soft_reset(rdev, reset_mask);</span>
<span class="lineNum">    1967 </span>            : 
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         reset_mask = cayman_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1969 </span>            : 
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         if (reset_mask)</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                 evergreen_gpu_pci_config_reset(rdev);</span>
<span class="lineNum">    1972 </span>            : 
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :         r600_set_bios_scratch_engine_hung(rdev, false);</span>
<span class="lineNum">    1974 </span>            : 
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1976 </span>            : }
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span>            : /**
<span class="lineNum">    1979 </span>            :  * cayman_gfx_is_lockup - Check if the GFX engine is locked up
<span class="lineNum">    1980 </span>            :  *
<span class="lineNum">    1981 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1982 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">    1983 </span>            :  *
<span class="lineNum">    1984 </span>            :  * Check if the GFX engine is locked up.
<a name="1985"><span class="lineNum">    1985 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">    1986 </span>            :  */
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 : bool cayman_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    1988 </span>            : {
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         u32 reset_mask = cayman_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1990 </span>            : 
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; (RADEON_RESET_GFX |</span>
<span class="lineNum">    1992 </span>            :                             RADEON_RESET_COMPUTE |
<span class="lineNum">    1993 </span>            :                             RADEON_RESET_CP))) {
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1996 </span>            :         }
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1999 </span>            : 
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 : static int cayman_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    2001 </span>            : {
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    2003 </span>            :         int r;
<span class="lineNum">    2004 </span>            : 
<span class="lineNum">    2005 </span>            :         /* enable pcie gen2 link */
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :         evergreen_pcie_gen2_enable(rdev);</span>
<span class="lineNum">    2007 </span>            :         /* enable aspm */
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         evergreen_program_aspm(rdev);</span>
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span>            :         /* scratch needs to be initialized before MC */
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :         r = r600_vram_scratch_init(rdev);</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2014 </span>            : 
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         evergreen_mc_program(rdev);</span>
<span class="lineNum">    2016 </span>            : 
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_IGP) &amp;&amp; !rdev-&gt;pm.dpm_enabled) {</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 r = ni_mc_load_microcode(rdev);</span>
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to load MC firmware!\n&quot;);</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2022 </span>            :                 }
<span class="lineNum">    2023 </span>            :         }
<span class="lineNum">    2024 </span>            : 
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :         r = cayman_pcie_gart_enable(rdev);</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         cayman_gpu_init(rdev);</span>
<span class="lineNum">    2029 </span>            : 
<span class="lineNum">    2030 </span>            :         /* allocate rlc buffers */
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.reg_list = tn_rlc_save_restore_register_list;</span>
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.reg_list_size =</span>
<span class="lineNum">    2034 </span>            :                         (u32)ARRAY_SIZE(tn_rlc_save_restore_register_list);
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc.cs_data = cayman_cs_data;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                 r = sumo_rlc_init(rdev);</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to init rlc BOs!\n&quot;);</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2040 </span>            :                 }
<span class="lineNum">    2041 </span>            :         }
<span class="lineNum">    2042 </span>            : 
<span class="lineNum">    2043 </span>            :         /* allocate wb buffer */
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2047 </span>            : 
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2052 </span>            :         }
<span class="lineNum">    2053 </span>            : 
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         r = uvd_v2_2_resume(rdev);</span>
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :                 r = radeon_fence_driver_start_ring(rdev,</span>
<span class="lineNum">    2057 </span>            :                                                    R600_RING_TYPE_UVD_INDEX);
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;UVD fences init error (%d).\n&quot;, r);</span>
<span class="lineNum">    2060 </span>            :         }
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0;</span>
<span class="lineNum">    2063 </span>            : 
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA) {</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                 r = radeon_vce_resume(rdev);</span>
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                         r = vce_v1_0_resume(rdev);</span>
<span class="lineNum">    2068 </span>            : 
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                         r = radeon_fence_driver_start_ring(rdev,</span>
<span class="lineNum">    2071 </span>            :                                                            TN_RING_TYPE_VCE1_INDEX);
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                         r = radeon_fence_driver_start_ring(rdev,</span>
<span class="lineNum">    2074 </span>            :                                                            TN_RING_TYPE_VCE2_INDEX);
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;VCE init error (%d).\n&quot;, r);</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                         rdev-&gt;ring[TN_RING_TYPE_VCE1_INDEX].ring_size = 0;</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                         rdev-&gt;ring[TN_RING_TYPE_VCE2_INDEX].ring_size = 0;</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2081 </span>            :         }
<span class="lineNum">    2082 </span>            : 
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_CP1_INDEX);</span>
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2087 </span>            :         }
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_CP2_INDEX);</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2093 </span>            :         }
<span class="lineNum">    2094 </span>            : 
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_DMA_INDEX);</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing DMA fences (%d).\n&quot;, r);</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2099 </span>            :         }
<span class="lineNum">    2100 </span>            : 
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_DMA1_INDEX);</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing DMA fences (%d).\n&quot;, r);</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2105 </span>            :         }
<span class="lineNum">    2106 </span>            : 
<span class="lineNum">    2107 </span>            :         /* Enable IRQ */
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2112 </span>            :         }
<span class="lineNum">    2113 </span>            : 
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         r = r600_irq_init(rdev);</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: IH init failed (%d).\n&quot;, r);</span>
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2119 </span>            :         }
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :         evergreen_irq_set(rdev);</span>
<span class="lineNum">    2121 </span>            : 
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, RADEON_WB_CP_RPTR_OFFSET,</span>
<span class="lineNum">    2123 </span>            :                              RADEON_CP_PACKET2);
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2126 </span>            : 
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX];</span>
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, R600_WB_DMA_RPTR_OFFSET,</span>
<span class="lineNum">    2129 </span>            :                              DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0));
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2132 </span>            : 
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX];</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, CAYMAN_WB_DMA1_RPTR_OFFSET,</span>
<span class="lineNum">    2135 </span>            :                              DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0));
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2138 </span>            : 
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         r = cayman_cp_load_microcode(rdev);</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :         r = cayman_cp_resume(rdev);</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2145 </span>            : 
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :         r = cayman_dma_resume(rdev);</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2149 </span>            : 
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         if (ring-&gt;ring_size) {</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, 0,</span>
<span class="lineNum">    2153 </span>            :                                      RADEON_CP_PACKET2);
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                         r = uvd_v1_0_init(rdev);</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: failed initializing UVD (%d).\n&quot;, r);</span>
<span class="lineNum">    2158 </span>            :         }
<span class="lineNum">    2159 </span>            : 
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA) {</span>
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[TN_RING_TYPE_VCE1_INDEX];</span>
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 if (ring-&gt;ring_size)</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, 0, 0x0);</span>
<span class="lineNum">    2164 </span>            : 
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[TN_RING_TYPE_VCE2_INDEX];</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                 if (ring-&gt;ring_size)</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, 0, 0x0);</span>
<span class="lineNum">    2168 </span>            : 
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                         r = vce_v1_0_init(rdev);</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: failed initializing VCE (%d).\n&quot;, r);</span>
<span class="lineNum">    2173 </span>            :         }
<span class="lineNum">    2174 </span>            : 
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2179 </span>            :         }
<span class="lineNum">    2180 </span>            : 
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         r = radeon_vm_manager_init(rdev);</span>
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;vm manager initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2185 </span>            :         }
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :         r = radeon_audio_init(rdev);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2190 </span>            : 
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2193 </span>            : 
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 : int cayman_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    2195 </span>            : {
<span class="lineNum">    2196 </span>            :         int r;
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span>            :         /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
<span class="lineNum">    2199 </span>            :          * posting will perform necessary task to bring back GPU into good
<span class="lineNum">    2200 </span>            :          * shape.
<span class="lineNum">    2201 </span>            :          */
<span class="lineNum">    2202 </span>            :         /* post card */
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    2204 </span>            : 
<span class="lineNum">    2205 </span>            :         /* init golden registers */
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         ni_init_golden_registers(rdev);</span>
<span class="lineNum">    2207 </span>            : 
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.pm_method == PM_METHOD_DPM)</span>
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :                 radeon_pm_resume(rdev);</span>
<span class="lineNum">    2210 </span>            : 
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         r = cayman_startup(rdev);</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;cayman startup failed on resume\n&quot;);</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2217 </span>            :         }
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2220 </span>            : 
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 : int cayman_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    2222 </span>            : {
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :         radeon_vm_manager_fini(rdev);</span>
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :         cayman_cp_enable(rdev, false);</span>
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :         cayman_dma_stop(rdev);</span>
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :         uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :         radeon_uvd_suspend(rdev);</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         evergreen_irq_suspend(rdev);</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         cayman_pcie_gart_disable(rdev);</span>
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2234 </span>            : }
<span class="lineNum">    2235 </span>            : 
<span class="lineNum">    2236 </span>            : /* Plan is to move initialization in that function and use
<span class="lineNum">    2237 </span>            :  * helper function so that radeon_device_init pretty much
<span class="lineNum">    2238 </span>            :  * do nothing more than calling asic specific function. This
<span class="lineNum">    2239 </span>            :  * should also allow to remove a bunch of callback function
<a name="2240"><span class="lineNum">    2240 </span>            :  * like vram_info.</a>
<span class="lineNum">    2241 </span>            :  */
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 : int cayman_init(struct radeon_device *rdev)</span>
<span class="lineNum">    2243 </span>            : {
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    2245 </span>            :         int r;
<span class="lineNum">    2246 </span>            : 
<span class="lineNum">    2247 </span>            :         /* Read BIOS */
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2251 </span>            :         }
<span class="lineNum">    2252 </span>            :         /* Must be an ATOMBIOS */
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for cayman GPU\n&quot;);</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2256 </span>            :         }
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         r = radeon_atombios_init(rdev);</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2260 </span>            : 
<span class="lineNum">    2261 </span>            :         /* Post card if necessary */
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         if (!radeon_card_posted(rdev)) {</span>
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;bios) {</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Card not posted and no BIOS - ignoring\n&quot;);</span>
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2266 </span>            :                 }
<span class="lineNum">    2267 </span>            :                 DRM_INFO(&quot;GPU not posted. posting now...\n&quot;);
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :                 atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2270 </span>            :         /* init golden registers */
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 :         ni_init_golden_registers(rdev);</span>
<span class="lineNum">    2272 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         r600_scratch_init(rdev);</span>
<span class="lineNum">    2274 </span>            :         /* Initialize surface registers */
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    2276 </span>            :         /* Initialize clocks */
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    2278 </span>            :         /* Fence driver */
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2282 </span>            :         /* initialize memory controller */
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :         r = evergreen_mc_init(rdev);</span>
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2286 </span>            :         /* Memory manager */
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2290 </span>            : 
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw || !rdev-&gt;rlc_fw) {</span>
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 :                         r = ni_init_microcode(rdev);</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    2297 </span>            :                         }
<span class="lineNum">    2298 </span>            :                 }
<span class="lineNum">    2299 </span>            :         } else {
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw || !rdev-&gt;rlc_fw || !rdev-&gt;mc_fw) {</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                         r = ni_init_microcode(rdev);</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    2305 </span>            :                         }
<span class="lineNum">    2306 </span>            :                 }
<span class="lineNum">    2307 </span>            :         }
<span class="lineNum">    2308 </span>            : 
<span class="lineNum">    2309 </span>            :         /* Initialize power management */
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    2311 </span>            : 
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         ring-&gt;ring_obj = NULL;</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, ring, 1024 * 1024);</span>
<span class="lineNum">    2314 </span>            : 
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX];</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         ring-&gt;ring_obj = NULL;</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, ring, 64 * 1024);</span>
<span class="lineNum">    2318 </span>            : 
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX];</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :         ring-&gt;ring_obj = NULL;</span>
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, ring, 64 * 1024);</span>
<span class="lineNum">    2322 </span>            : 
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :         r = radeon_uvd_init(rdev);</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                 ring-&gt;ring_obj = NULL;</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                 r600_ring_init(rdev, ring, 4096);</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2329 </span>            : 
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA) {</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 r = radeon_vce_init(rdev);</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 if (!r) {</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                         ring = &amp;rdev-&gt;ring[TN_RING_TYPE_VCE1_INDEX];</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                         ring-&gt;ring_obj = NULL;</span>
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                         r600_ring_init(rdev, ring, 4096);</span>
<span class="lineNum">    2336 </span>            : 
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         ring = &amp;rdev-&gt;ring[TN_RING_TYPE_VCE2_INDEX];</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                         ring-&gt;ring_obj = NULL;</span>
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                         r600_ring_init(rdev, ring, 4096);</span>
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2341 </span>            :         }
<span class="lineNum">    2342 </span>            : 
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.ring_obj = NULL;</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :         r600_ih_ring_init(rdev, 64 * 1024);</span>
<span class="lineNum">    2345 </span>            : 
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :         r = r600_pcie_gart_init(rdev);</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2349 </span>            : 
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         r = cayman_startup(rdev);</span>
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                 cayman_cp_fini(rdev);</span>
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                 cayman_dma_fini(rdev);</span>
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                 r600_irq_fini(rdev);</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                         sumo_rlc_fini(rdev);</span>
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                 radeon_vm_manager_fini(rdev);</span>
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :                 cayman_pcie_gart_fini(rdev);</span>
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2366 </span>            : 
<span class="lineNum">    2367 </span>            :         /* Don't start up if the MC ucode is missing.
<span class="lineNum">    2368 </span>            :          * The default clocks and voltages before the MC ucode
<span class="lineNum">    2369 </span>            :          * is loaded are not suffient for advanced operations.
<span class="lineNum">    2370 </span>            :          *
<span class="lineNum">    2371 </span>            :          * We can skip this check for TN, because there is no MC
<span class="lineNum">    2372 </span>            :          * ucode.
<span class="lineNum">    2373 </span>            :          */
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mc_fw &amp;&amp; !(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: MC ucode required for NI+.\n&quot;);</span>
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2377 </span>            :         }
<span class="lineNum">    2378 </span>            : 
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2381 </span>            : 
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 : void cayman_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    2383 </span>            : {
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         cayman_cp_fini(rdev);</span>
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :         cayman_dma_fini(rdev);</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         r600_irq_fini(rdev);</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 sumo_rlc_fini(rdev);</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    2391 </span><span class="lineNoCov">          0 :         radeon_vm_manager_fini(rdev);</span>
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :         uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         radeon_uvd_fini(rdev);</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_ARUBA)</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                 radeon_vce_fini(rdev);</span>
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         cayman_pcie_gart_fini(rdev);</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :         r600_vram_scratch_fini(rdev);</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2407 </span>            : 
<span class="lineNum">    2408 </span>            : /*
<a name="2409"><span class="lineNum">    2409 </span>            :  * vm</a>
<span class="lineNum">    2410 </span>            :  */
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 : int cayman_vm_init(struct radeon_device *rdev)</span>
<span class="lineNum">    2412 </span>            : {
<span class="lineNum">    2413 </span>            :         /* number of VMs */
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :         rdev-&gt;vm_manager.nvm = 8;</span>
<span class="lineNum">    2415 </span>            :         /* base offset of vram pages */
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 u64 tmp = RREG32(FUS_MC_VM_FB_OFFSET);</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                 tmp &lt;&lt;= 22;</span>
<span class="lineNum">    2419 </span><span class="lineNoCov">          0 :                 rdev-&gt;vm_manager.vram_base_offset = tmp;</span>
<span class="lineNum">    2420 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 rdev-&gt;vm_manager.vram_base_offset = 0;</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2423"><span class="lineNum">    2423 </span>            : }</a>
<span class="lineNum">    2424 </span>            : 
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 : void cayman_vm_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    2426 </span>            : {
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2428 </span>            : 
<span class="lineNum">    2429 </span>            : /**
<span class="lineNum">    2430 </span>            :  * cayman_vm_decode_fault - print human readable fault info
<span class="lineNum">    2431 </span>            :  *
<span class="lineNum">    2432 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    2433 </span>            :  * @status: VM_CONTEXT1_PROTECTION_FAULT_STATUS register value
<span class="lineNum">    2434 </span>            :  * @addr: VM_CONTEXT1_PROTECTION_FAULT_ADDR register value
<span class="lineNum">    2435 </span>            :  *
<a name="2436"><span class="lineNum">    2436 </span>            :  * Print human readable fault information (cayman/TN).</a>
<span class="lineNum">    2437 </span>            :  */
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 : void cayman_vm_decode_fault(struct radeon_device *rdev,</span>
<span class="lineNum">    2439 </span>            :                             u32 status, u32 addr)
<span class="lineNum">    2440 </span>            : {
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :         u32 mc_id = (status &amp; MEMORY_CLIENT_ID_MASK) &gt;&gt; MEMORY_CLIENT_ID_SHIFT;</span>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :         u32 vmid = (status &amp; FAULT_VMID_MASK) &gt;&gt; FAULT_VMID_SHIFT;</span>
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :         u32 protections = (status &amp; PROTECTIONS_MASK) &gt;&gt; PROTECTIONS_SHIFT;</span>
<span class="lineNum">    2444 </span>            :         char *block;
<span class="lineNum">    2445 </span>            : 
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :         switch (mc_id) {</span>
<span class="lineNum">    2447 </span>            :         case 32:
<span class="lineNum">    2448 </span>            :         case 16:
<span class="lineNum">    2449 </span>            :         case 96:
<span class="lineNum">    2450 </span>            :         case 80:
<span class="lineNum">    2451 </span>            :         case 160:
<span class="lineNum">    2452 </span>            :         case 144:
<span class="lineNum">    2453 </span>            :         case 224:
<span class="lineNum">    2454 </span>            :         case 208:
<span class="lineNum">    2455 </span>            :                 block = &quot;CB&quot;;
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2457 </span>            :         case 33:
<span class="lineNum">    2458 </span>            :         case 17:
<span class="lineNum">    2459 </span>            :         case 97:
<span class="lineNum">    2460 </span>            :         case 81:
<span class="lineNum">    2461 </span>            :         case 161:
<span class="lineNum">    2462 </span>            :         case 145:
<span class="lineNum">    2463 </span>            :         case 225:
<span class="lineNum">    2464 </span>            :         case 209:
<span class="lineNum">    2465 </span>            :                 block = &quot;CB_FMASK&quot;;
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2467 </span>            :         case 34:
<span class="lineNum">    2468 </span>            :         case 18:
<span class="lineNum">    2469 </span>            :         case 98:
<span class="lineNum">    2470 </span>            :         case 82:
<span class="lineNum">    2471 </span>            :         case 162:
<span class="lineNum">    2472 </span>            :         case 146:
<span class="lineNum">    2473 </span>            :         case 226:
<span class="lineNum">    2474 </span>            :         case 210:
<span class="lineNum">    2475 </span>            :                 block = &quot;CB_CMASK&quot;;
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2477 </span>            :         case 35:
<span class="lineNum">    2478 </span>            :         case 19:
<span class="lineNum">    2479 </span>            :         case 99:
<span class="lineNum">    2480 </span>            :         case 83:
<span class="lineNum">    2481 </span>            :         case 163:
<span class="lineNum">    2482 </span>            :         case 147:
<span class="lineNum">    2483 </span>            :         case 227:
<span class="lineNum">    2484 </span>            :         case 211:
<span class="lineNum">    2485 </span>            :                 block = &quot;CB_IMMED&quot;;
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2487 </span>            :         case 36:
<span class="lineNum">    2488 </span>            :         case 20:
<span class="lineNum">    2489 </span>            :         case 100:
<span class="lineNum">    2490 </span>            :         case 84:
<span class="lineNum">    2491 </span>            :         case 164:
<span class="lineNum">    2492 </span>            :         case 148:
<span class="lineNum">    2493 </span>            :         case 228:
<span class="lineNum">    2494 </span>            :         case 212:
<span class="lineNum">    2495 </span>            :                 block = &quot;DB&quot;;
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2497 </span>            :         case 37:
<span class="lineNum">    2498 </span>            :         case 21:
<span class="lineNum">    2499 </span>            :         case 101:
<span class="lineNum">    2500 </span>            :         case 85:
<span class="lineNum">    2501 </span>            :         case 165:
<span class="lineNum">    2502 </span>            :         case 149:
<span class="lineNum">    2503 </span>            :         case 229:
<span class="lineNum">    2504 </span>            :         case 213:
<span class="lineNum">    2505 </span>            :                 block = &quot;DB_HTILE&quot;;
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2507 </span>            :         case 38:
<span class="lineNum">    2508 </span>            :         case 22:
<span class="lineNum">    2509 </span>            :         case 102:
<span class="lineNum">    2510 </span>            :         case 86:
<span class="lineNum">    2511 </span>            :         case 166:
<span class="lineNum">    2512 </span>            :         case 150:
<span class="lineNum">    2513 </span>            :         case 230:
<span class="lineNum">    2514 </span>            :         case 214:
<span class="lineNum">    2515 </span>            :                 block = &quot;SX&quot;;
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2517 </span>            :         case 39:
<span class="lineNum">    2518 </span>            :         case 23:
<span class="lineNum">    2519 </span>            :         case 103:
<span class="lineNum">    2520 </span>            :         case 87:
<span class="lineNum">    2521 </span>            :         case 167:
<span class="lineNum">    2522 </span>            :         case 151:
<span class="lineNum">    2523 </span>            :         case 231:
<span class="lineNum">    2524 </span>            :         case 215:
<span class="lineNum">    2525 </span>            :                 block = &quot;DB_STEN&quot;;
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2527 </span>            :         case 40:
<span class="lineNum">    2528 </span>            :         case 24:
<span class="lineNum">    2529 </span>            :         case 104:
<span class="lineNum">    2530 </span>            :         case 88:
<span class="lineNum">    2531 </span>            :         case 232:
<span class="lineNum">    2532 </span>            :         case 216:
<span class="lineNum">    2533 </span>            :         case 168:
<span class="lineNum">    2534 </span>            :         case 152:
<span class="lineNum">    2535 </span>            :                 block = &quot;TC_TFETCH&quot;;
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2537 </span>            :         case 41:
<span class="lineNum">    2538 </span>            :         case 25:
<span class="lineNum">    2539 </span>            :         case 105:
<span class="lineNum">    2540 </span>            :         case 89:
<span class="lineNum">    2541 </span>            :         case 233:
<span class="lineNum">    2542 </span>            :         case 217:
<span class="lineNum">    2543 </span>            :         case 169:
<span class="lineNum">    2544 </span>            :         case 153:
<span class="lineNum">    2545 </span>            :                 block = &quot;TC_VFETCH&quot;;
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2547 </span>            :         case 42:
<span class="lineNum">    2548 </span>            :         case 26:
<span class="lineNum">    2549 </span>            :         case 106:
<span class="lineNum">    2550 </span>            :         case 90:
<span class="lineNum">    2551 </span>            :         case 234:
<span class="lineNum">    2552 </span>            :         case 218:
<span class="lineNum">    2553 </span>            :         case 170:
<span class="lineNum">    2554 </span>            :         case 154:
<span class="lineNum">    2555 </span>            :                 block = &quot;VC&quot;;
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2557 </span>            :         case 112:
<span class="lineNum">    2558 </span>            :                 block = &quot;CP&quot;;
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2560 </span>            :         case 113:
<span class="lineNum">    2561 </span>            :         case 114:
<span class="lineNum">    2562 </span>            :                 block = &quot;SH&quot;;
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2564 </span>            :         case 115:
<span class="lineNum">    2565 </span>            :                 block = &quot;VGT&quot;;
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2567 </span>            :         case 178:
<span class="lineNum">    2568 </span>            :                 block = &quot;IH&quot;;
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2570 </span>            :         case 51:
<span class="lineNum">    2571 </span>            :                 block = &quot;RLC&quot;;
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2573 </span>            :         case 55:
<span class="lineNum">    2574 </span>            :                 block = &quot;DMA&quot;;
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2576 </span>            :         case 56:
<span class="lineNum">    2577 </span>            :                 block = &quot;HDP&quot;;
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2579 </span>            :         default:
<span class="lineNum">    2580 </span>            :                 block = &quot;unknown&quot;;
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2582 </span>            :         }
<span class="lineNum">    2583 </span>            : 
<span class="lineNum">    2584 </span><span class="lineNoCov">          0 :         printk(&quot;VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n&quot;,</span>
<span class="lineNum">    2585 </span>            :                protections, vmid, addr,
<span class="lineNum">    2586 </span>            :                (status &amp; MEMORY_CLIENT_RW_MASK) ? &quot;write&quot; : &quot;read&quot;,
<span class="lineNum">    2587 </span>            :                block, mc_id);
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2589 </span>            : 
<span class="lineNum">    2590 </span>            : /**
<span class="lineNum">    2591 </span>            :  * cayman_vm_flush - vm flush using the CP
<span class="lineNum">    2592 </span>            :  *
<span class="lineNum">    2593 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    2594 </span>            :  *
<span class="lineNum">    2595 </span>            :  * Update the page table base and flush the VM TLB
<a name="2596"><span class="lineNum">    2596 </span>            :  * using the CP (cayman-si).</a>
<span class="lineNum">    2597 </span>            :  */
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 : void cayman_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,</span>
<span class="lineNum">    2599 </span>            :                      unsigned vm_id, uint64_t pd_addr)
<span class="lineNum">    2600 </span>            : {
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm_id &lt;&lt; 2), 0));</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, pd_addr &gt;&gt; 12);</span>
<span class="lineNum">    2603 </span>            : 
<span class="lineNum">    2604 </span>            :         /* flush hdp cache */
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(HDP_MEM_COHERENCY_FLUSH_CNTL, 0));</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x1);</span>
<span class="lineNum">    2607 </span>            : 
<span class="lineNum">    2608 </span>            :         /* bits 0-7 are the VM contexts0-7 */
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(VM_INVALIDATE_REQUEST, 0));</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1 &lt;&lt; vm_id);</span>
<span class="lineNum">    2611 </span>            : 
<span class="lineNum">    2612 </span>            :         /* wait for the invalidate to complete */
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5));</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (WAIT_REG_MEM_FUNCTION(0) |  /* always */</span>
<span class="lineNum">    2615 </span>            :                                  WAIT_REG_MEM_ENGINE(0))); /* me */
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, VM_INVALIDATE_REQUEST &gt;&gt; 2);</span>
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* ref */</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* mask */</span>
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x20); /* poll interval */</span>
<span class="lineNum">    2621 </span>            : 
<span class="lineNum">    2622 </span>            :         /* sync PFP to ME, otherwise we might get invalid PFP reads */
<span class="lineNum">    2623 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_PFP_SYNC_ME, 0));</span>
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x0);</span>
<a name="2625"><span class="lineNum">    2625 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 : int tn_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk)</span>
<span class="lineNum">    2628 </span>            : {
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2630 </span>            :         int r, i;
<span class="lineNum">    2631 </span>            : 
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         r = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    2633 </span>            :                                            ecclk, false, &amp;dividers);
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2636 </span>            : 
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 100; i++) {</span>
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :                 if (RREG32(CG_ECLK_STATUS) &amp; ECLK_STATUS)</span>
<span class="lineNum">    2639 </span>            :                         break;
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                 mdelay(10);</span>
<span class="lineNum">    2641 </span>            :         }
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :         if (i == 100)</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 return -ETIMEDOUT;</span>
<span class="lineNum">    2644 </span>            : 
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         WREG32_P(CG_ECLK_CNTL, dividers.post_div, ~(ECLK_DIR_CNTL_EN|ECLK_DIVIDER_MASK));</span>
<span class="lineNum">    2646 </span>            : 
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 100; i++) {</span>
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                 if (RREG32(CG_ECLK_STATUS) &amp; ECLK_STATUS)</span>
<span class="lineNum">    2649 </span>            :                         break;
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :                 mdelay(10);</span>
<span class="lineNum">    2651 </span>            :         }
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         if (i == 100)</span>
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :                 return -ETIMEDOUT;</span>
<span class="lineNum">    2654 </span>            : 
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
