#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan 18 15:45:50 2020
# Process ID: 3276
# Current directory: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10604 C:\Users\Aitana\Desktop\trabajo_vhdl\VHDL\TRABAJO_VHDL\trabajo.xpr
# Log file: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/vivado.log
# Journal file: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 878.879 ; gain = 13.238
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Jan 18 16:17:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Jan 18 16:19:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1653.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1653.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1809.324 ; gain = 930.445
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sat Jan 18 16:29:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1962.648 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1962.648 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2051.676 ; gain = 120.531
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: trabajo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trabajo' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:58]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter N_luces_peat bound to: 2 - type: integer 
	Parameter N_segmentos bound to: 7 - type: integer 
	Parameter N_digitos bound to: 8 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 9 bits, source has 8 bits [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:83]
ERROR: [Synth 8-285] failed synthesizing module 'trabajo' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.301 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: trabajo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trabajo' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:58]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter N_luces_peat bound to: 2 - type: integer 
	Parameter N_segmentos bound to: 7 - type: integer 
	Parameter N_digitos bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'maquina_cruce' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:34' bound to instance 'MAQUINA_SEMAFORO_CRUCE' of component 'maquina_cruce' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:85]
INFO: [Synth 8-638] synthesizing module 'maquina_cruce' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:56]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter C1 bound to: 3 - type: integer 
	Parameter C2 bound to: 5 - type: integer 
	Parameter C3 bound to: 3 - type: integer 
	Parameter C4 bound to: 5 - type: integer 
	Parameter MODULE bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'PRESCALER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:82]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (1#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:91]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia__parameterized1' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia__parameterized1' (1#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
WARNING: [Synth 8-614] signal 'nextstate_cruce' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:101]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:136]
WARNING: [Synth 8-614] signal 'sensor' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:136]
WARNING: [Synth 8-3848] Net nextstate_cruce in module/entity maquina_cruce does not have driver. [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'maquina_cruce' (2#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_cruce.vhd:56]
INFO: [Synth 8-3491] module 'maquina_paso' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:34' bound to instance 'MAQUINA_SEMAFORO_PASO' of component 'maquina_paso' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:94]
INFO: [Synth 8-638] synthesizing module 'maquina_paso' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:62]
	Parameter N_luces bound to: 3 - type: integer 
	Parameter N_luces_peat bound to: 2 - type: integer 
	Parameter N_segmentos bound to: 7 - type: integer 
	Parameter N_code bound to: 4 - type: integer 
	Parameter C1 bound to: 3 - type: integer 
	Parameter C2 bound to: 5 - type: integer 
	Parameter C3 bound to: 1 - type: integer 
	Parameter C4 bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'modulo_sincronizacion' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:26' bound to instance 'mod_sync' of component 'modulo_sincronizacion' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:119]
INFO: [Synth 8-638] synthesizing module 'modulo_sincronizacion' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "false" *) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'modulo_sincronizacion' (3#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_sincronizacion.vhd:34]
INFO: [Synth 8-3491] module 'modulo_antirrebote' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_antirrebote.vhd:26' bound to instance 'mod_debouncer' of component 'modulo_antirrebote' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:126]
INFO: [Synth 8-638] synthesizing module 'modulo_antirrebote' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_antirrebote.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'modulo_antirrebote' (4#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/modulo_antirrebote.vhd:37]
	Parameter MODULE bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'PRESCALER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:134]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia__parameterized3' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia__parameterized3' (4#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:47]
	Parameter MODULE bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/divisor_frecuencia.vhd:34' bound to instance 'TIMER' of component 'divisor_frecuencia' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:143]
INFO: [Synth 8-3491] module 'decodificador_7_segm' declared at 'C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:34' bound to instance 'Decoder_7_segmentos' of component 'decodificador_7_segm' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:152]
INFO: [Synth 8-638] synthesizing module 'decodificador_7_segm' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:48]
	Parameter N_code bound to: 4 - type: integer 
	Parameter N_segmentos bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decodificador_7_segm' (5#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/decodificador_7_segm.vhd:48]
WARNING: [Synth 8-614] signal 'boton_dev' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:190]
WARNING: [Synth 8-614] signal 'nextstate_paso' is read in the process but is not in the sensitivity list [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:190]
INFO: [Synth 8-4471] merging register 'count_reg[31:0]' into 'count_reg[31:0]' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:212]
INFO: [Synth 8-4471] merging register 'count_reg[31:0]' into 'count_reg[31:0]' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:237]
INFO: [Synth 8-4471] merging register 'count_reg[31:0]' into 'count_reg[31:0]' [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:197]
WARNING: [Synth 8-5787] Register count_reg in module maquina_paso is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:197]
WARNING: [Synth 8-5787] Register count_reg in module maquina_paso is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:197]
WARNING: [Synth 8-5787] Register count_reg in module maquina_paso is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'maquina_paso' (6#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/maquina_paso.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'trabajo' (7#1) [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/trabajo.srcs/sources_1/new/trabajo.vhd:58]
WARNING: [Synth 8-3917] design trabajo has port digctrl[7] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[6] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[5] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[4] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[3] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[2] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[1] driven by constant 1
WARNING: [Synth 8-3917] design trabajo has port digctrl[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.301 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Aitana/Desktop/trabajo_vhdl/VHDL/TRABAJO_VHDL/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2337.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2337.637 ; gain = 44.336
36 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2337.637 ; gain = 44.336
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 16:41:34 2020...
