<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> FIFO_DC</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1180914"></A><A NAME="0_WP0165"></A>FIFO_DC</H4>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180915"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180916"></A>Implements a dual clock FIFO implementing EBR (Embedded Block RAM).</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180917"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180918"></A>ECP5U, ECP5UM,
LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3,
LatticeSC, LatticeSCM,  LatticeXP, LatticeXP2, LIFMD, LIFMDF, 
MachXO, MachXO2, MachXO3D, MachXO3L, Platform Manager, Platform Manager 2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180969"></A>Version: </H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180970"></A>5.9</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180971"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.9: Added LIFMDF support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.8: Added LIFMD support. Added MachXO3D support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.7: Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.6: Added MachXO3L support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180281"></A>
    5.5: Fixed data count.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1188126"></A>
    5.4: Fixed ECC mode.</P>
<P CLASS="Body"><A NAME="0_pgfId-1188126"></A>
5.2: For LatticeSC/M, Set GSR to ENABLED (default setting for primitive) for LUT-based implementation.
</P>
<P CLASS="Body"><A NAME="0_pgfId-1188126"></A>
5.1: For LatticeSC, dual threshold feature is EBR-based.
</P>
<P CLASS="Body"><A NAME="0_pgfId-1188126"></A>
5.0: Different read-write widths supported for all architectures.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180972"></A>4.4: Improved implementation for dynamic threshold. 
Added "wire" declaration in Verilog output.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1181003"></A>4.2: Increased depth range of FIFO.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180973"></A>4.1: Fixed problem with module not generating if installation path was too long.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180923"></A>4.0: Added Dynamic Almost/Empty/Full.  Added ECC support.  Additional device support.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180924"></A>3.0: Added LUT/EBR choice; added fill levels; option for outreg without enable.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180925"></A>2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180926"></A>1.0: Original released version.</P>
</DIV>
<DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180677"></A>References</H6>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50466" CLASS="URL">TN1264</A></SPAN>
  - ECP5 Memory Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180679"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/lit/docs/technotes/tn1051.pdf" CLASS="URL">TN1051</A></SPAN>
  - Memory Usage Guide for LatticeECP/EC and LatticeXP Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/lit/docs/technotes/tn1092.pdf" CLASS="URL">TN1092</A></SPAN>
  - Memory Usage Guide for MachXO Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180681"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=19019" CLASS="URL">TN1094</A></SPAN>
  - On-Chip Memory Usage Guide for LatticeSC Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180683"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/lit/docs/technotes/tn1104.pdf" CLASS="URL">TN1104</A></SPAN>
  - LatticeECP2/M Memory Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180700"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=23976" CLASS="URL">TN1137</A></SPAN>
  - LatticeXP2 Memory Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=32319" CLASS="URL">TN1179</A></SPAN>
  - LatticeECP3 Memory Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=39082" CLASS="URL">TN1201</A></SPAN>
  - Memory Usage Guide for MachXO2 Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180685"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50515" CLASS="URL">TN1290</A></SPAN>
  - Memory Usage Guide for MachXO3L Devices</P>
  <P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=51658" CLASS="URL">TN1306</A></SPAN>
  - CrossLink Memory Usage Guide</P>
</DIV>
</DIV>
</BODY>
</HTML>
