{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 21:48:26 2016 " "Info: Processing started: Fri May 13 21:48:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xogame -c xogame --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xogame -c xogame --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "b5\[1\]\$latch " "Warning: Node \"b5\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b5\[0\]\$latch " "Warning: Node \"b5\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b1\[0\]\$latch " "Warning: Node \"b1\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b1\[1\]\$latch " "Warning: Node \"b1\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b2\[0\]\$latch " "Warning: Node \"b2\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b2\[1\]\$latch " "Warning: Node \"b2\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b7\[1\]\$latch " "Warning: Node \"b7\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b7\[0\]\$latch " "Warning: Node \"b7\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b4\[1\]\$latch " "Warning: Node \"b4\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b4\[0\]\$latch " "Warning: Node \"b4\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b3\[1\]\$latch " "Warning: Node \"b3\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b3\[0\]\$latch " "Warning: Node \"b3\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b6\[1\]\$latch " "Warning: Node \"b6\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b6\[0\]\$latch " "Warning: Node \"b6\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b8\[1\]\$latch " "Warning: Node \"b8\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b8\[0\]\$latch " "Warning: Node \"b8\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b9\[1\]\$latch " "Warning: Node \"b9\[1\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b9\[0\]\$latch " "Warning: Node \"b9\[0\]\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tie\$latch " "Warning: Node \"tie\$latch\" is a latch" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "w1~18 " "Warning: Node \"w1~18\"" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "w2~21 " "Warning: Node \"w2~21\"" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "w2~17 " "Warning: Node \"w2~17\"" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "w2~16 " "Warning: Node \"w2~16\"" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s5 " "Info: Assuming node \"s5\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Oin " "Info: Assuming node \"Oin\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s9 " "Info: Assuming node \"s9\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Xin " "Info: Assuming node \"Xin\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s3 " "Info: Assuming node \"s3\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s2 " "Info: Assuming node \"s2\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s1 " "Info: Assuming node \"s1\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s4 " "Info: Assuming node \"s4\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s8 " "Info: Assuming node \"s8\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s6 " "Info: Assuming node \"s6\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s7 " "Info: Assuming node \"s7\" is a latch enable. Will not compute fmax for this pin." {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "b9\[1\]~10 " "Info: Detected gated clock \"b9\[1\]~10\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b9\[1\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b8\[1\]~2 " "Info: Detected gated clock \"b8\[1\]~2\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b8\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~13 " "Info: Detected gated clock \"always0~13\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b6\[1\]~0 " "Info: Detected gated clock \"b6\[1\]~0\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b6\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~6 " "Info: Detected gated clock \"always0~6\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b4\[1\]~2 " "Info: Detected gated clock \"b4\[1\]~2\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b4\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b7\[1\]~3 " "Info: Detected gated clock \"b7\[1\]~3\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b7\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~1 " "Info: Detected gated clock \"always0~1\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~9 " "Info: Detected gated clock \"always0~9\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~0 " "Info: Detected gated clock \"always0~0\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~2 " "Info: Detected gated clock \"always0~2\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b5\[1\]~1 " "Info: Detected gated clock \"b5\[1\]~1\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b5\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~8 " "Info: Detected gated clock \"always0~8\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~15 " "Info: Detected gated clock \"always0~15\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b3~1 " "Info: Detected gated clock \"b3~1\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b2~2 " "Info: Detected gated clock \"b2~2\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~4 " "Info: Detected gated clock \"always0~4\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~5 " "Info: Detected gated clock \"always0~5\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b4\[1\]~0 " "Info: Detected gated clock \"b4\[1\]~0\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b4\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "b1~2 " "Info: Detected gated clock \"b1~2\" as buffer" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "b1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "b9\[1\]\$latch Oin Xin 6.897 ns register " "Info: tsu for register \"b9\[1\]\$latch\" (data pin = \"Oin\", clock pin = \"Xin\") is 6.897 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.167 ns + Longest pin register " "Info: + Longest pin to register delay is 13.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Oin 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'Oin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oin } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.653 ns) + CELL(0.544 ns) 9.142 ns always0~3 2 COMB LCCOMB_X27_Y29_N4 34 " "Info: 2: + IC(7.653 ns) + CELL(0.544 ns) = 9.142 ns; Loc. = LCCOMB_X27_Y29_N4; Fanout = 34; COMB Node = 'always0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.197 ns" { Oin always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.409 ns) + CELL(0.616 ns) 13.167 ns b9\[1\]\$latch 3 REG LCCOMB_X43_Y33_N16 2 " "Info: 3: + IC(3.409 ns) + CELL(0.616 ns) = 13.167 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 2; REG Node = 'b9\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { always0~3 b9[1]$latch } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 15.99 % ) " "Info: Total cell delay = 2.105 ns ( 15.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.062 ns ( 84.01 % ) " "Info: Total interconnect delay = 11.062 ns ( 84.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.167 ns" { Oin always0~3 b9[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.167 ns" { Oin {} Oin~combout {} always0~3 {} b9[1]$latch {} } { 0.000ns 0.000ns 7.653ns 3.409ns } { 0.000ns 0.945ns 0.544ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.952 ns + " "Info: + Micro setup delay of destination is 0.952 ns" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Xin destination 7.222 ns - Shortest register " "Info: - Shortest clock path from clock \"Xin\" to destination register is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Xin 1 CLK PIN_D13 11 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_D13; Fanout = 11; CLK Node = 'Xin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.624 ns) 3.204 ns b9\[1\]~10 2 COMB LCCOMB_X27_Y29_N24 1 " "Info: 2: + IC(1.490 ns) + CELL(0.624 ns) = 3.204 ns; Loc. = LCCOMB_X27_Y29_N24; Fanout = 1; COMB Node = 'b9\[1\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { Xin b9[1]~10 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.000 ns) 5.327 ns b9\[1\]~10clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(2.123 ns) + CELL(0.000 ns) = 5.327 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'b9\[1\]~10clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { b9[1]~10 b9[1]~10clkctrl } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.206 ns) 7.222 ns b9\[1\]\$latch 4 REG LCCOMB_X43_Y33_N16 2 " "Info: 4: + IC(1.689 ns) + CELL(0.206 ns) = 7.222 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 2; REG Node = 'b9\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { b9[1]~10clkctrl b9[1]$latch } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 26.59 % ) " "Info: Total cell delay = 1.920 ns ( 26.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.302 ns ( 73.41 % ) " "Info: Total interconnect delay = 5.302 ns ( 73.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { Xin b9[1]~10 b9[1]~10clkctrl b9[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { Xin {} Xin~combout {} b9[1]~10 {} b9[1]~10clkctrl {} b9[1]$latch {} } { 0.000ns 0.000ns 1.490ns 2.123ns 1.689ns } { 0.000ns 1.090ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.167 ns" { Oin always0~3 b9[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.167 ns" { Oin {} Oin~combout {} always0~3 {} b9[1]$latch {} } { 0.000ns 0.000ns 7.653ns 3.409ns } { 0.000ns 0.945ns 0.544ns 0.616ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { Xin b9[1]~10 b9[1]~10clkctrl b9[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { Xin {} Xin~combout {} b9[1]~10 {} b9[1]~10clkctrl {} b9[1]$latch {} } { 0.000ns 0.000ns 1.490ns 2.123ns 1.689ns } { 0.000ns 1.090ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Oin w1 b7\[1\]\$latch 27.825 ns register " "Info: tco from clock \"Oin\" to destination pin \"w1\" through register \"b7\[1\]\$latch\" is 27.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oin source 11.703 ns + Longest register " "Info: + Longest clock path from clock \"Oin\" to source register is 11.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Oin 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'Oin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oin } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.482 ns) + CELL(0.206 ns) 4.633 ns b4\[1\]~0 2 COMB LCCOMB_X27_Y29_N30 10 " "Info: 2: + IC(3.482 ns) + CELL(0.206 ns) = 4.633 ns; Loc. = LCCOMB_X27_Y29_N30; Fanout = 10; COMB Node = 'b4\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.688 ns" { Oin b4[1]~0 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 6.042 ns b7\[1\]~3 3 COMB LCCOMB_X29_Y29_N20 1 " "Info: 3: + IC(1.039 ns) + CELL(0.370 ns) = 6.042 ns; Loc. = LCCOMB_X29_Y29_N20; Fanout = 1; COMB Node = 'b7\[1\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { b4[1]~0 b7[1]~3 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 9.619 ns b7\[1\]~3clkctrl 4 COMB CLKCTRL_G13 2 " "Info: 4: + IC(3.577 ns) + CELL(0.000 ns) = 9.619 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'b7\[1\]~3clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { b7[1]~3 b7[1]~3clkctrl } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.370 ns) 11.703 ns b7\[1\]\$latch 5 REG LCCOMB_X32_Y32_N6 4 " "Info: 5: + IC(1.714 ns) + CELL(0.370 ns) = 11.703 ns; Loc. = LCCOMB_X32_Y32_N6; Fanout = 4; REG Node = 'b7\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { b7[1]~3clkctrl b7[1]$latch } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 16.16 % ) " "Info: Total cell delay = 1.891 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.812 ns ( 83.84 % ) " "Info: Total interconnect delay = 9.812 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { Oin b4[1]~0 b7[1]~3 b7[1]~3clkctrl b7[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { Oin {} Oin~combout {} b4[1]~0 {} b7[1]~3 {} b7[1]~3clkctrl {} b7[1]$latch {} } { 0.000ns 0.000ns 3.482ns 1.039ns 3.577ns 1.714ns } { 0.000ns 0.945ns 0.206ns 0.370ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.122 ns + Longest register pin " "Info: + Longest register to pin delay is 16.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns b7\[1\]\$latch 1 REG LCCOMB_X32_Y32_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y32_N6; Fanout = 4; REG Node = 'b7\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { b7[1]$latch } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.651 ns) 2.159 ns w2~4 2 COMB LCCOMB_X29_Y29_N0 3 " "Info: 2: + IC(1.508 ns) + CELL(0.651 ns) = 2.159 ns; Loc. = LCCOMB_X29_Y29_N0; Fanout = 3; COMB Node = 'w2~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { b7[1]$latch w2~4 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.370 ns) 4.666 ns w2~6 3 COMB LCCOMB_X38_Y33_N20 4 " "Info: 3: + IC(2.137 ns) + CELL(0.370 ns) = 4.666 ns; Loc. = LCCOMB_X38_Y33_N20; Fanout = 4; COMB Node = 'w2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { w2~4 w2~6 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.279 ns) 8.945 ns w1~18 4 COMB LOOP LCCOMB_X43_Y33_N12 5 " "Info: 4: + IC(0.000 ns) + CELL(4.279 ns) = 8.945 ns; Loc. = LCCOMB_X43_Y33_N12; Fanout = 5; COMB LOOP Node = 'w1~18'" { { "Info" "ITDB_PART_OF_SCC" "w2~16 LCCOMB_X43_Y30_N12 " "Info: Loc. = LCCOMB_X43_Y30_N12; Node \"w2~16\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "w2~21 LCCOMB_X43_Y30_N6 " "Info: Loc. = LCCOMB_X43_Y30_N6; Node \"w2~21\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "w1~18 LCCOMB_X43_Y33_N12 " "Info: Loc. = LCCOMB_X43_Y33_N12; Node \"w1~18\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "w2~17 LCCOMB_X43_Y33_N2 " "Info: Loc. = LCCOMB_X43_Y33_N2; Node \"w2~17\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~16 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~21 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1~18 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~17 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { w2~6 w1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 9.533 ns w1~2 5 COMB LCCOMB_X43_Y33_N0 1 " "Info: 5: + IC(0.382 ns) + CELL(0.206 ns) = 9.533 ns; Loc. = LCCOMB_X43_Y33_N0; Fanout = 1; COMB Node = 'w1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { w1~18 w1~2 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.353 ns) + CELL(3.236 ns) 16.122 ns w1 6 PIN PIN_A8 0 " "Info: 6: + IC(3.353 ns) + CELL(3.236 ns) = 16.122 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'w1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { w1~2 w1 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.742 ns ( 54.22 % ) " "Info: Total cell delay = 8.742 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.380 ns ( 45.78 % ) " "Info: Total interconnect delay = 7.380 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.122 ns" { b7[1]$latch w2~4 w2~6 w1~18 w1~2 w1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.122 ns" { b7[1]$latch {} w2~4 {} w2~6 {} w1~18 {} w1~2 {} w1 {} } { 0.000ns 1.508ns 2.137ns 0.000ns 0.382ns 3.353ns } { 0.000ns 0.651ns 0.370ns 4.279ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { Oin b4[1]~0 b7[1]~3 b7[1]~3clkctrl b7[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { Oin {} Oin~combout {} b4[1]~0 {} b7[1]~3 {} b7[1]~3clkctrl {} b7[1]$latch {} } { 0.000ns 0.000ns 3.482ns 1.039ns 3.577ns 1.714ns } { 0.000ns 0.945ns 0.206ns 0.370ns 0.000ns 0.370ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.122 ns" { b7[1]$latch w2~4 w2~6 w1~18 w1~2 w1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.122 ns" { b7[1]$latch {} w2~4 {} w2~6 {} w1~18 {} w1~2 {} w1 {} } { 0.000ns 1.508ns 2.137ns 0.000ns 0.382ns 3.353ns } { 0.000ns 0.651ns 0.370ns 4.279ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s6 w2 27.127 ns Longest " "Info: Longest tpd from source pin \"s6\" to destination pin \"w2\" is 27.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns s6 1 CLK PIN_E12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_E12; Fanout = 4; CLK Node = 's6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s6 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.554 ns) + CELL(0.370 ns) 7.858 ns always0~11 2 COMB LCCOMB_X28_Y29_N28 1 " "Info: 2: + IC(6.554 ns) + CELL(0.370 ns) = 7.858 ns; Loc. = LCCOMB_X28_Y29_N28; Fanout = 1; COMB Node = 'always0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { s6 always0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.206 ns) 9.066 ns always0~12 3 COMB LCCOMB_X29_Y29_N6 3 " "Info: 3: + IC(1.002 ns) + CELL(0.206 ns) = 9.066 ns; Loc. = LCCOMB_X29_Y29_N6; Fanout = 3; COMB Node = 'always0~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { always0~11 always0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.651 ns) 10.805 ns b8~3 4 COMB LCCOMB_X27_Y29_N2 2 " "Info: 4: + IC(1.088 ns) + CELL(0.651 ns) = 10.805 ns; Loc. = LCCOMB_X27_Y29_N2; Fanout = 2; COMB Node = 'b8~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { always0~12 b8~3 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(0.206 ns) 13.505 ns w1~5 5 COMB LCCOMB_X43_Y30_N22 2 " "Info: 5: + IC(2.494 ns) + CELL(0.206 ns) = 13.505 ns; Loc. = LCCOMB_X43_Y30_N22; Fanout = 2; COMB Node = 'w1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { b8~3 w1~5 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.206 ns) 15.867 ns w1~9 6 COMB LCCOMB_X32_Y32_N14 1 " "Info: 6: + IC(2.156 ns) + CELL(0.206 ns) = 15.867 ns; Loc. = LCCOMB_X32_Y32_N14; Fanout = 1; COMB Node = 'w1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { w1~5 w1~9 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.366 ns) 16.609 ns w1~13 7 COMB LCCOMB_X32_Y32_N20 4 " "Info: 7: + IC(0.376 ns) + CELL(0.366 ns) = 16.609 ns; Loc. = LCCOMB_X32_Y32_N20; Fanout = 4; COMB Node = 'w1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { w1~9 w1~13 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.392 ns) 23.001 ns w2~17 8 COMB LOOP LCCOMB_X43_Y33_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(6.392 ns) = 23.001 ns; Loc. = LCCOMB_X43_Y33_N2; Fanout = 2; COMB LOOP Node = 'w2~17'" { { "Info" "ITDB_PART_OF_SCC" "w2~16 LCCOMB_X43_Y30_N12 " "Info: Loc. = LCCOMB_X43_Y30_N12; Node \"w2~16\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "w2~21 LCCOMB_X43_Y30_N6 " "Info: Loc. = LCCOMB_X43_Y30_N6; Node \"w2~21\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "w1~18 LCCOMB_X43_Y33_N12 " "Info: Loc. = LCCOMB_X43_Y33_N12; Node \"w1~18\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "w2~17 LCCOMB_X43_Y33_N2 " "Info: Loc. = LCCOMB_X43_Y33_N2; Node \"w2~17\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~16 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~21 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w1~18 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w2~17 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { w1~13 w2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(3.216 ns) 27.127 ns w2 9 PIN PIN_H15 0 " "Info: 9: + IC(0.910 ns) + CELL(3.216 ns) = 27.127 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'w2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.126 ns" { w2~17 w2 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.547 ns ( 46.25 % ) " "Info: Total cell delay = 12.547 ns ( 46.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.580 ns ( 53.75 % ) " "Info: Total interconnect delay = 14.580 ns ( 53.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.127 ns" { s6 always0~11 always0~12 b8~3 w1~5 w1~9 w1~13 w2~17 w2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "27.127 ns" { s6 {} s6~combout {} always0~11 {} always0~12 {} b8~3 {} w1~5 {} w1~9 {} w1~13 {} w2~17 {} w2 {} } { 0.000ns 0.000ns 6.554ns 1.002ns 1.088ns 2.494ns 2.156ns 0.376ns 0.000ns 0.910ns } { 0.000ns 0.934ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.366ns 6.392ns 3.216ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "b7\[1\]\$latch Xin Oin 5.450 ns register " "Info: th for register \"b7\[1\]\$latch\" (data pin = \"Xin\", clock pin = \"Oin\") is 5.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oin destination 11.703 ns + Longest register " "Info: + Longest clock path from clock \"Oin\" to destination register is 11.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Oin 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'Oin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oin } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.482 ns) + CELL(0.206 ns) 4.633 ns b4\[1\]~0 2 COMB LCCOMB_X27_Y29_N30 10 " "Info: 2: + IC(3.482 ns) + CELL(0.206 ns) = 4.633 ns; Loc. = LCCOMB_X27_Y29_N30; Fanout = 10; COMB Node = 'b4\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.688 ns" { Oin b4[1]~0 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 6.042 ns b7\[1\]~3 3 COMB LCCOMB_X29_Y29_N20 1 " "Info: 3: + IC(1.039 ns) + CELL(0.370 ns) = 6.042 ns; Loc. = LCCOMB_X29_Y29_N20; Fanout = 1; COMB Node = 'b7\[1\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { b4[1]~0 b7[1]~3 } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 9.619 ns b7\[1\]~3clkctrl 4 COMB CLKCTRL_G13 2 " "Info: 4: + IC(3.577 ns) + CELL(0.000 ns) = 9.619 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'b7\[1\]~3clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { b7[1]~3 b7[1]~3clkctrl } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.370 ns) 11.703 ns b7\[1\]\$latch 5 REG LCCOMB_X32_Y32_N6 4 " "Info: 5: + IC(1.714 ns) + CELL(0.370 ns) = 11.703 ns; Loc. = LCCOMB_X32_Y32_N6; Fanout = 4; REG Node = 'b7\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { b7[1]~3clkctrl b7[1]$latch } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 16.16 % ) " "Info: Total cell delay = 1.891 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.812 ns ( 83.84 % ) " "Info: Total interconnect delay = 9.812 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { Oin b4[1]~0 b7[1]~3 b7[1]~3clkctrl b7[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { Oin {} Oin~combout {} b4[1]~0 {} b7[1]~3 {} b7[1]~3clkctrl {} b7[1]$latch {} } { 0.000ns 0.000ns 3.482ns 1.039ns 3.577ns 1.714ns } { 0.000ns 0.945ns 0.206ns 0.370ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.253 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Xin 1 CLK PIN_D13 11 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_D13; Fanout = 11; CLK Node = 'Xin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.370 ns) 3.286 ns always0~3 2 COMB LCCOMB_X27_Y29_N4 34 " "Info: 2: + IC(1.826 ns) + CELL(0.370 ns) = 3.286 ns; Loc. = LCCOMB_X27_Y29_N4; Fanout = 34; COMB Node = 'always0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { Xin always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.606 ns) 6.253 ns b7\[1\]\$latch 3 REG LCCOMB_X32_Y32_N6 4 " "Info: 3: + IC(2.361 ns) + CELL(0.606 ns) = 6.253 ns; Loc. = LCCOMB_X32_Y32_N6; Fanout = 4; REG Node = 'b7\[1\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { always0~3 b7[1]$latch } "NODE_NAME" } } { "xogame.v" "" { Text "C:/Users/Faiz/Documents/UOS/dld lab/project2/xogame.v" 105 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 33.04 % ) " "Info: Total cell delay = 2.066 ns ( 33.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.187 ns ( 66.96 % ) " "Info: Total interconnect delay = 4.187 ns ( 66.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { Xin always0~3 b7[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.253 ns" { Xin {} Xin~combout {} always0~3 {} b7[1]$latch {} } { 0.000ns 0.000ns 1.826ns 2.361ns } { 0.000ns 1.090ns 0.370ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { Oin b4[1]~0 b7[1]~3 b7[1]~3clkctrl b7[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { Oin {} Oin~combout {} b4[1]~0 {} b7[1]~3 {} b7[1]~3clkctrl {} b7[1]$latch {} } { 0.000ns 0.000ns 3.482ns 1.039ns 3.577ns 1.714ns } { 0.000ns 0.945ns 0.206ns 0.370ns 0.000ns 0.370ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { Xin always0~3 b7[1]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.253 ns" { Xin {} Xin~combout {} always0~3 {} b7[1]$latch {} } { 0.000ns 0.000ns 1.826ns 2.361ns } { 0.000ns 1.090ns 0.370ns 0.606ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 21:48:26 2016 " "Info: Processing ended: Fri May 13 21:48:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
