# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.0 Build 178 05/31/2012 SJ Full Version
# Date created = 20:34:55  August 27, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		adc_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C8
set_global_assignment -name TOP_LEVEL_ENTITY ADC_dis
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:34:55  AUGUST 27, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ns" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E15 -to clk
set_location_assignment PIN_R9 -to ren
set_location_assignment PIN_D5 -to scl
set_location_assignment PIN_C2 -to sda
set_location_assignment PIN_B11 -to en
set_location_assignment PIN_A12 -to dig_sel[2]
set_location_assignment PIN_B10 -to dig_sel[1]
set_location_assignment PIN_A10 -to dig_sel[0]
set_location_assignment PIN_K5 -to dig_num[7]
set_location_assignment PIN_D14 -to dig_num[6]
set_location_assignment PIN_J1 -to dig_num[5]
set_location_assignment PIN_K1 -to dig_num[4]
set_location_assignment PIN_N2 -to dig_num[3]
set_location_assignment PIN_L3 -to dig_num[2]
set_location_assignment PIN_L1 -to dig_num[1]
set_location_assignment PIN_L2 -to dig_num[0]
set_location_assignment PIN_M16 -to rst_n
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE ADC.stp
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH ADC_dis -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME ADC_dis -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME i1 -section_id ADC_dis
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ADC_dis_vlg_tst -section_id ADC_dis
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/ADC_dis.vt -section_id ADC_dis
set_global_assignment -name VERILOG_FILE display.v
set_global_assignment -name VERILOG_FILE ADC_dis.v
set_global_assignment -name TCL_SCRIPT_FILE pin.tcl
set_global_assignment -name SIGNALTAP_FILE ADC.stp
set_global_assignment -name VERILOG_FILE ad.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top