
SelfBalancingRobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f5c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  080080f0  080080f0  000090f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800855c  0800855c  0000a1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800855c  0800855c  0000955c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008564  08008564  0000a1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008564  08008564  00009564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008568  08008568  00009568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800856c  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1f0  2**0
                  CONTENTS
 10 .bss          00000230  200001f0  200001f0  0000a1f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000420  20000420  0000a1f0  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000a1f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004001  00000000  00000000  0000a21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001036  00000000  00000000  0000e21b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004c0  00000000  00000000  0000f258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000377  00000000  00000000  0000f718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004a17  00000000  00000000  0000fa8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006c2a  00000000  00000000  000144a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000fa54  00000000  00000000  0001b0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0002ab24  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002918  00000000  00000000  0002ab68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0002d480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080080d4 	.word	0x080080d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	080080d4 	.word	0x080080d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_frsub>:
 8000c88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c8c:	e002      	b.n	8000c94 <__addsf3>
 8000c8e:	bf00      	nop

08000c90 <__aeabi_fsub>:
 8000c90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c94 <__addsf3>:
 8000c94:	0042      	lsls	r2, r0, #1
 8000c96:	bf1f      	itttt	ne
 8000c98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c9c:	ea92 0f03 	teqne	r2, r3
 8000ca0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ca4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca8:	d06a      	beq.n	8000d80 <__addsf3+0xec>
 8000caa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cb2:	bfc1      	itttt	gt
 8000cb4:	18d2      	addgt	r2, r2, r3
 8000cb6:	4041      	eorgt	r1, r0
 8000cb8:	4048      	eorgt	r0, r1
 8000cba:	4041      	eorgt	r1, r0
 8000cbc:	bfb8      	it	lt
 8000cbe:	425b      	neglt	r3, r3
 8000cc0:	2b19      	cmp	r3, #25
 8000cc2:	bf88      	it	hi
 8000cc4:	4770      	bxhi	lr
 8000cc6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cd2:	bf18      	it	ne
 8000cd4:	4240      	negne	r0, r0
 8000cd6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cda:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cde:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4249      	negne	r1, r1
 8000ce6:	ea92 0f03 	teq	r2, r3
 8000cea:	d03f      	beq.n	8000d6c <__addsf3+0xd8>
 8000cec:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cf4:	eb10 000c 	adds.w	r0, r0, ip
 8000cf8:	f1c3 0320 	rsb	r3, r3, #32
 8000cfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000d00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__addsf3+0x78>
 8000d06:	4249      	negs	r1, r1
 8000d08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d10:	d313      	bcc.n	8000d3a <__addsf3+0xa6>
 8000d12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d16:	d306      	bcc.n	8000d26 <__addsf3+0x92>
 8000d18:	0840      	lsrs	r0, r0, #1
 8000d1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d1e:	f102 0201 	add.w	r2, r2, #1
 8000d22:	2afe      	cmp	r2, #254	@ 0xfe
 8000d24:	d251      	bcs.n	8000dca <__addsf3+0x136>
 8000d26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	ea40 0003 	orr.w	r0, r0, r3
 8000d38:	4770      	bx	lr
 8000d3a:	0049      	lsls	r1, r1, #1
 8000d3c:	eb40 0000 	adc.w	r0, r0, r0
 8000d40:	3a01      	subs	r2, #1
 8000d42:	bf28      	it	cs
 8000d44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d48:	d2ed      	bcs.n	8000d26 <__addsf3+0x92>
 8000d4a:	fab0 fc80 	clz	ip, r0
 8000d4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d52:	ebb2 020c 	subs.w	r2, r2, ip
 8000d56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d5a:	bfaa      	itet	ge
 8000d5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d60:	4252      	neglt	r2, r2
 8000d62:	4318      	orrge	r0, r3
 8000d64:	bfbc      	itt	lt
 8000d66:	40d0      	lsrlt	r0, r2
 8000d68:	4318      	orrlt	r0, r3
 8000d6a:	4770      	bx	lr
 8000d6c:	f092 0f00 	teq	r2, #0
 8000d70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d74:	bf06      	itte	eq
 8000d76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d7a:	3201      	addeq	r2, #1
 8000d7c:	3b01      	subne	r3, #1
 8000d7e:	e7b5      	b.n	8000cec <__addsf3+0x58>
 8000d80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d88:	bf18      	it	ne
 8000d8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d8e:	d021      	beq.n	8000dd4 <__addsf3+0x140>
 8000d90:	ea92 0f03 	teq	r2, r3
 8000d94:	d004      	beq.n	8000da0 <__addsf3+0x10c>
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	bf08      	it	eq
 8000d9c:	4608      	moveq	r0, r1
 8000d9e:	4770      	bx	lr
 8000da0:	ea90 0f01 	teq	r0, r1
 8000da4:	bf1c      	itt	ne
 8000da6:	2000      	movne	r0, #0
 8000da8:	4770      	bxne	lr
 8000daa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dae:	d104      	bne.n	8000dba <__addsf3+0x126>
 8000db0:	0040      	lsls	r0, r0, #1
 8000db2:	bf28      	it	cs
 8000db4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dbe:	bf3c      	itt	cc
 8000dc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dc4:	4770      	bxcc	lr
 8000dc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dd8:	bf16      	itet	ne
 8000dda:	4608      	movne	r0, r1
 8000ddc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de0:	4601      	movne	r1, r0
 8000de2:	0242      	lsls	r2, r0, #9
 8000de4:	bf06      	itte	eq
 8000de6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dea:	ea90 0f01 	teqeq	r0, r1
 8000dee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_ui2f>:
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e004      	b.n	8000e04 <__aeabi_i2f+0x8>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_i2f>:
 8000dfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e00:	bf48      	it	mi
 8000e02:	4240      	negmi	r0, r0
 8000e04:	ea5f 0c00 	movs.w	ip, r0
 8000e08:	bf08      	it	eq
 8000e0a:	4770      	bxeq	lr
 8000e0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e10:	4601      	mov	r1, r0
 8000e12:	f04f 0000 	mov.w	r0, #0
 8000e16:	e01c      	b.n	8000e52 <__aeabi_l2f+0x2a>

08000e18 <__aeabi_ul2f>:
 8000e18:	ea50 0201 	orrs.w	r2, r0, r1
 8000e1c:	bf08      	it	eq
 8000e1e:	4770      	bxeq	lr
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	e00a      	b.n	8000e3c <__aeabi_l2f+0x14>
 8000e26:	bf00      	nop

08000e28 <__aeabi_l2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e34:	d502      	bpl.n	8000e3c <__aeabi_l2f+0x14>
 8000e36:	4240      	negs	r0, r0
 8000e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e3c:	ea5f 0c01 	movs.w	ip, r1
 8000e40:	bf02      	ittt	eq
 8000e42:	4684      	moveq	ip, r0
 8000e44:	4601      	moveq	r1, r0
 8000e46:	2000      	moveq	r0, #0
 8000e48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e4c:	bf08      	it	eq
 8000e4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e56:	fabc f28c 	clz	r2, ip
 8000e5a:	3a08      	subs	r2, #8
 8000e5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e60:	db10      	blt.n	8000e84 <__aeabi_l2f+0x5c>
 8000e62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e66:	4463      	add	r3, ip
 8000e68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6c:	f1c2 0220 	rsb	r2, r2, #32
 8000e70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e74:	fa20 f202 	lsr.w	r2, r0, r2
 8000e78:	eb43 0002 	adc.w	r0, r3, r2
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f102 0220 	add.w	r2, r2, #32
 8000e88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e94:	fa21 f202 	lsr.w	r2, r1, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fmul>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d06f      	beq.n	8000f9c <__aeabi_fmul+0xf8>
 8000ebc:	441a      	add	r2, r3
 8000ebe:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec2:	0240      	lsls	r0, r0, #9
 8000ec4:	bf18      	it	ne
 8000ec6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000eca:	d01e      	beq.n	8000f0a <__aeabi_fmul+0x66>
 8000ecc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ed0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ed4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ed8:	fba0 3101 	umull	r3, r1, r0, r1
 8000edc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ee4:	bf3e      	ittt	cc
 8000ee6:	0049      	lslcc	r1, r1, #1
 8000ee8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eec:	005b      	lslcc	r3, r3, #1
 8000eee:	ea40 0001 	orr.w	r0, r0, r1
 8000ef2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000ef6:	2afd      	cmp	r2, #253	@ 0xfd
 8000ef8:	d81d      	bhi.n	8000f36 <__aeabi_fmul+0x92>
 8000efa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000efe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f02:	bf08      	it	eq
 8000f04:	f020 0001 	biceq.w	r0, r0, #1
 8000f08:	4770      	bx	lr
 8000f0a:	f090 0f00 	teq	r0, #0
 8000f0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f12:	bf08      	it	eq
 8000f14:	0249      	lsleq	r1, r1, #9
 8000f16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000f20:	bfc2      	ittt	gt
 8000f22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f2a:	4770      	bxgt	lr
 8000f2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f30:	f04f 0300 	mov.w	r3, #0
 8000f34:	3a01      	subs	r2, #1
 8000f36:	dc5d      	bgt.n	8000ff4 <__aeabi_fmul+0x150>
 8000f38:	f112 0f19 	cmn.w	r2, #25
 8000f3c:	bfdc      	itt	le
 8000f3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f42:	4770      	bxle	lr
 8000f44:	f1c2 0200 	rsb	r2, r2, #0
 8000f48:	0041      	lsls	r1, r0, #1
 8000f4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f4e:	f1c2 0220 	rsb	r2, r2, #32
 8000f52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f5a:	f140 0000 	adc.w	r0, r0, #0
 8000f5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f62:	bf08      	it	eq
 8000f64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f68:	4770      	bx	lr
 8000f6a:	f092 0f00 	teq	r2, #0
 8000f6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0040      	lsleq	r0, r0, #1
 8000f76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f7a:	3a01      	subeq	r2, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fmul+0xce>
 8000f7e:	ea40 000c 	orr.w	r0, r0, ip
 8000f82:	f093 0f00 	teq	r3, #0
 8000f86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0049      	lsleq	r1, r1, #1
 8000f8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f92:	3b01      	subeq	r3, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fmul+0xe6>
 8000f96:	ea41 010c 	orr.w	r1, r1, ip
 8000f9a:	e78f      	b.n	8000ebc <__aeabi_fmul+0x18>
 8000f9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fa0:	ea92 0f0c 	teq	r2, ip
 8000fa4:	bf18      	it	ne
 8000fa6:	ea93 0f0c 	teqne	r3, ip
 8000faa:	d00a      	beq.n	8000fc2 <__aeabi_fmul+0x11e>
 8000fac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fb0:	bf18      	it	ne
 8000fb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fb6:	d1d8      	bne.n	8000f6a <__aeabi_fmul+0xc6>
 8000fb8:	ea80 0001 	eor.w	r0, r0, r1
 8000fbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fc0:	4770      	bx	lr
 8000fc2:	f090 0f00 	teq	r0, #0
 8000fc6:	bf17      	itett	ne
 8000fc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000fcc:	4608      	moveq	r0, r1
 8000fce:	f091 0f00 	teqne	r1, #0
 8000fd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000fd6:	d014      	beq.n	8001002 <__aeabi_fmul+0x15e>
 8000fd8:	ea92 0f0c 	teq	r2, ip
 8000fdc:	d101      	bne.n	8000fe2 <__aeabi_fmul+0x13e>
 8000fde:	0242      	lsls	r2, r0, #9
 8000fe0:	d10f      	bne.n	8001002 <__aeabi_fmul+0x15e>
 8000fe2:	ea93 0f0c 	teq	r3, ip
 8000fe6:	d103      	bne.n	8000ff0 <__aeabi_fmul+0x14c>
 8000fe8:	024b      	lsls	r3, r1, #9
 8000fea:	bf18      	it	ne
 8000fec:	4608      	movne	r0, r1
 8000fee:	d108      	bne.n	8001002 <__aeabi_fmul+0x15e>
 8000ff0:	ea80 0001 	eor.w	r0, r0, r1
 8000ff4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ff8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ffc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001000:	4770      	bx	lr
 8001002:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001006:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800100a:	4770      	bx	lr

0800100c <__aeabi_fdiv>:
 800100c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001010:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001014:	bf1e      	ittt	ne
 8001016:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800101a:	ea92 0f0c 	teqne	r2, ip
 800101e:	ea93 0f0c 	teqne	r3, ip
 8001022:	d069      	beq.n	80010f8 <__aeabi_fdiv+0xec>
 8001024:	eba2 0203 	sub.w	r2, r2, r3
 8001028:	ea80 0c01 	eor.w	ip, r0, r1
 800102c:	0249      	lsls	r1, r1, #9
 800102e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001032:	d037      	beq.n	80010a4 <__aeabi_fdiv+0x98>
 8001034:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001038:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800103c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001040:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001044:	428b      	cmp	r3, r1
 8001046:	bf38      	it	cc
 8001048:	005b      	lslcc	r3, r3, #1
 800104a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800104e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001052:	428b      	cmp	r3, r1
 8001054:	bf24      	itt	cs
 8001056:	1a5b      	subcs	r3, r3, r1
 8001058:	ea40 000c 	orrcs.w	r0, r0, ip
 800105c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001060:	bf24      	itt	cs
 8001062:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001066:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800106a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800106e:	bf24      	itt	cs
 8001070:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001074:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001078:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800107c:	bf24      	itt	cs
 800107e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001082:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	bf18      	it	ne
 800108a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800108e:	d1e0      	bne.n	8001052 <__aeabi_fdiv+0x46>
 8001090:	2afd      	cmp	r2, #253	@ 0xfd
 8001092:	f63f af50 	bhi.w	8000f36 <__aeabi_fmul+0x92>
 8001096:	428b      	cmp	r3, r1
 8001098:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800109c:	bf08      	it	eq
 800109e:	f020 0001 	biceq.w	r0, r0, #1
 80010a2:	4770      	bx	lr
 80010a4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80010a8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010ac:	327f      	adds	r2, #127	@ 0x7f
 80010ae:	bfc2      	ittt	gt
 80010b0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80010b4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010b8:	4770      	bxgt	lr
 80010ba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80010be:	f04f 0300 	mov.w	r3, #0
 80010c2:	3a01      	subs	r2, #1
 80010c4:	e737      	b.n	8000f36 <__aeabi_fmul+0x92>
 80010c6:	f092 0f00 	teq	r2, #0
 80010ca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80010ce:	bf02      	ittt	eq
 80010d0:	0040      	lsleq	r0, r0, #1
 80010d2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80010d6:	3a01      	subeq	r2, #1
 80010d8:	d0f9      	beq.n	80010ce <__aeabi_fdiv+0xc2>
 80010da:	ea40 000c 	orr.w	r0, r0, ip
 80010de:	f093 0f00 	teq	r3, #0
 80010e2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	bf02      	ittt	eq
 80010e8:	0049      	lsleq	r1, r1, #1
 80010ea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010ee:	3b01      	subeq	r3, #1
 80010f0:	d0f9      	beq.n	80010e6 <__aeabi_fdiv+0xda>
 80010f2:	ea41 010c 	orr.w	r1, r1, ip
 80010f6:	e795      	b.n	8001024 <__aeabi_fdiv+0x18>
 80010f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010fc:	ea92 0f0c 	teq	r2, ip
 8001100:	d108      	bne.n	8001114 <__aeabi_fdiv+0x108>
 8001102:	0242      	lsls	r2, r0, #9
 8001104:	f47f af7d 	bne.w	8001002 <__aeabi_fmul+0x15e>
 8001108:	ea93 0f0c 	teq	r3, ip
 800110c:	f47f af70 	bne.w	8000ff0 <__aeabi_fmul+0x14c>
 8001110:	4608      	mov	r0, r1
 8001112:	e776      	b.n	8001002 <__aeabi_fmul+0x15e>
 8001114:	ea93 0f0c 	teq	r3, ip
 8001118:	d104      	bne.n	8001124 <__aeabi_fdiv+0x118>
 800111a:	024b      	lsls	r3, r1, #9
 800111c:	f43f af4c 	beq.w	8000fb8 <__aeabi_fmul+0x114>
 8001120:	4608      	mov	r0, r1
 8001122:	e76e      	b.n	8001002 <__aeabi_fmul+0x15e>
 8001124:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001128:	bf18      	it	ne
 800112a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800112e:	d1ca      	bne.n	80010c6 <__aeabi_fdiv+0xba>
 8001130:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001134:	f47f af5c 	bne.w	8000ff0 <__aeabi_fmul+0x14c>
 8001138:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800113c:	f47f af3c 	bne.w	8000fb8 <__aeabi_fmul+0x114>
 8001140:	e75f      	b.n	8001002 <__aeabi_fmul+0x15e>
 8001142:	bf00      	nop

08001144 <__gesf2>:
 8001144:	f04f 3cff 	mov.w	ip, #4294967295
 8001148:	e006      	b.n	8001158 <__cmpsf2+0x4>
 800114a:	bf00      	nop

0800114c <__lesf2>:
 800114c:	f04f 0c01 	mov.w	ip, #1
 8001150:	e002      	b.n	8001158 <__cmpsf2+0x4>
 8001152:	bf00      	nop

08001154 <__cmpsf2>:
 8001154:	f04f 0c01 	mov.w	ip, #1
 8001158:	f84d cd04 	str.w	ip, [sp, #-4]!
 800115c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001160:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001164:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001168:	bf18      	it	ne
 800116a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800116e:	d011      	beq.n	8001194 <__cmpsf2+0x40>
 8001170:	b001      	add	sp, #4
 8001172:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001176:	bf18      	it	ne
 8001178:	ea90 0f01 	teqne	r0, r1
 800117c:	bf58      	it	pl
 800117e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001182:	bf88      	it	hi
 8001184:	17c8      	asrhi	r0, r1, #31
 8001186:	bf38      	it	cc
 8001188:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800118c:	bf18      	it	ne
 800118e:	f040 0001 	orrne.w	r0, r0, #1
 8001192:	4770      	bx	lr
 8001194:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001198:	d102      	bne.n	80011a0 <__cmpsf2+0x4c>
 800119a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800119e:	d105      	bne.n	80011ac <__cmpsf2+0x58>
 80011a0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011a4:	d1e4      	bne.n	8001170 <__cmpsf2+0x1c>
 80011a6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80011aa:	d0e1      	beq.n	8001170 <__cmpsf2+0x1c>
 80011ac:	f85d 0b04 	ldr.w	r0, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop

080011b4 <__aeabi_cfrcmple>:
 80011b4:	4684      	mov	ip, r0
 80011b6:	4608      	mov	r0, r1
 80011b8:	4661      	mov	r1, ip
 80011ba:	e7ff      	b.n	80011bc <__aeabi_cfcmpeq>

080011bc <__aeabi_cfcmpeq>:
 80011bc:	b50f      	push	{r0, r1, r2, r3, lr}
 80011be:	f7ff ffc9 	bl	8001154 <__cmpsf2>
 80011c2:	2800      	cmp	r0, #0
 80011c4:	bf48      	it	mi
 80011c6:	f110 0f00 	cmnmi.w	r0, #0
 80011ca:	bd0f      	pop	{r0, r1, r2, r3, pc}

080011cc <__aeabi_fcmpeq>:
 80011cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d0:	f7ff fff4 	bl	80011bc <__aeabi_cfcmpeq>
 80011d4:	bf0c      	ite	eq
 80011d6:	2001      	moveq	r0, #1
 80011d8:	2000      	movne	r0, #0
 80011da:	f85d fb08 	ldr.w	pc, [sp], #8
 80011de:	bf00      	nop

080011e0 <__aeabi_fcmplt>:
 80011e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e4:	f7ff ffea 	bl	80011bc <__aeabi_cfcmpeq>
 80011e8:	bf34      	ite	cc
 80011ea:	2001      	movcc	r0, #1
 80011ec:	2000      	movcs	r0, #0
 80011ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80011f2:	bf00      	nop

080011f4 <__aeabi_fcmple>:
 80011f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011f8:	f7ff ffe0 	bl	80011bc <__aeabi_cfcmpeq>
 80011fc:	bf94      	ite	ls
 80011fe:	2001      	movls	r0, #1
 8001200:	2000      	movhi	r0, #0
 8001202:	f85d fb08 	ldr.w	pc, [sp], #8
 8001206:	bf00      	nop

08001208 <__aeabi_fcmpge>:
 8001208:	f84d ed08 	str.w	lr, [sp, #-8]!
 800120c:	f7ff ffd2 	bl	80011b4 <__aeabi_cfrcmple>
 8001210:	bf94      	ite	ls
 8001212:	2001      	movls	r0, #1
 8001214:	2000      	movhi	r0, #0
 8001216:	f85d fb08 	ldr.w	pc, [sp], #8
 800121a:	bf00      	nop

0800121c <__aeabi_fcmpgt>:
 800121c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001220:	f7ff ffc8 	bl	80011b4 <__aeabi_cfrcmple>
 8001224:	bf34      	ite	cc
 8001226:	2001      	movcc	r0, #1
 8001228:	2000      	movcs	r0, #0
 800122a:	f85d fb08 	ldr.w	pc, [sp], #8
 800122e:	bf00      	nop

08001230 <__aeabi_fcmpun>:
 8001230:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001234:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001238:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800123c:	d102      	bne.n	8001244 <__aeabi_fcmpun+0x14>
 800123e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001242:	d108      	bne.n	8001256 <__aeabi_fcmpun+0x26>
 8001244:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001248:	d102      	bne.n	8001250 <__aeabi_fcmpun+0x20>
 800124a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800124e:	d102      	bne.n	8001256 <__aeabi_fcmpun+0x26>
 8001250:	f04f 0000 	mov.w	r0, #0
 8001254:	4770      	bx	lr
 8001256:	f04f 0001 	mov.w	r0, #1
 800125a:	4770      	bx	lr

0800125c <__aeabi_d2lz>:
 800125c:	b538      	push	{r3, r4, r5, lr}
 800125e:	2200      	movs	r2, #0
 8001260:	2300      	movs	r3, #0
 8001262:	4604      	mov	r4, r0
 8001264:	460d      	mov	r5, r1
 8001266:	f7ff fc39 	bl	8000adc <__aeabi_dcmplt>
 800126a:	b928      	cbnz	r0, 8001278 <__aeabi_d2lz+0x1c>
 800126c:	4620      	mov	r0, r4
 800126e:	4629      	mov	r1, r5
 8001270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001274:	f000 b80a 	b.w	800128c <__aeabi_d2ulz>
 8001278:	4620      	mov	r0, r4
 800127a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800127e:	f000 f805 	bl	800128c <__aeabi_d2ulz>
 8001282:	4240      	negs	r0, r0
 8001284:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001288:	bd38      	pop	{r3, r4, r5, pc}
 800128a:	bf00      	nop

0800128c <__aeabi_d2ulz>:
 800128c:	b5d0      	push	{r4, r6, r7, lr}
 800128e:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <__aeabi_d2ulz+0x34>)
 8001290:	2200      	movs	r2, #0
 8001292:	4606      	mov	r6, r0
 8001294:	460f      	mov	r7, r1
 8001296:	f7ff f9af 	bl	80005f8 <__aeabi_dmul>
 800129a:	f7ff fc85 	bl	8000ba8 <__aeabi_d2uiz>
 800129e:	4604      	mov	r4, r0
 80012a0:	f7ff f930 	bl	8000504 <__aeabi_ui2d>
 80012a4:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <__aeabi_d2ulz+0x38>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	f7ff f9a6 	bl	80005f8 <__aeabi_dmul>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4630      	mov	r0, r6
 80012b2:	4639      	mov	r1, r7
 80012b4:	f7fe ffe8 	bl	8000288 <__aeabi_dsub>
 80012b8:	f7ff fc76 	bl	8000ba8 <__aeabi_d2uiz>
 80012bc:	4621      	mov	r1, r4
 80012be:	bdd0      	pop	{r4, r6, r7, pc}
 80012c0:	3df00000 	.word	0x3df00000
 80012c4:	41f00000 	.word	0x41f00000

080012c8 <main>:
double Ki = 0;
double Kd = 4.0;

double output = 0;

int main(void){
 80012c8:	b5b0      	push	{r4, r5, r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af04      	add	r7, sp, #16
  I2C1_Init(&hi2c1);
 80012ce:	482a      	ldr	r0, [pc, #168]	@ (8001378 <main+0xb0>)
 80012d0:	f000 fe0a 	bl	8001ee8 <I2C1_Init>
  if (MPU6050_Init(&hi2c1) != I2C_OK){
 80012d4:	4828      	ldr	r0, [pc, #160]	@ (8001378 <main+0xb0>)
 80012d6:	f001 fe44 	bl	8002f62 <MPU6050_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <main+0x1c>
	  Error_Handler();
 80012e0:	f000 f85c 	bl	800139c <Error_Handler>
  }
  MPU6050_CalibGyro();
 80012e4:	f001 feee 	bl	80030c4 <MPU6050_CalibGyro>


  Motor_Init();
 80012e8:	f001 fd69 	bl	8002dbe <Motor_Init>

  SysTick_Init();
 80012ec:	f000 f96c 	bl	80015c8 <SysTick_Init>

  PID_Init(&PID, Kp, Ki, Kd);
 80012f0:	4b22      	ldr	r3, [pc, #136]	@ (800137c <main+0xb4>)
 80012f2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80012f6:	4b22      	ldr	r3, [pc, #136]	@ (8001380 <main+0xb8>)
 80012f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fc:	4921      	ldr	r1, [pc, #132]	@ (8001384 <main+0xbc>)
 80012fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001302:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001306:	e9cd 2300 	strd	r2, r3, [sp]
 800130a:	4622      	mov	r2, r4
 800130c:	462b      	mov	r3, r5
 800130e:	481e      	ldr	r0, [pc, #120]	@ (8001388 <main+0xc0>)
 8001310:	f002 f886 	bl	8003420 <PID_Init>

  while(1){
	  if(MPU6050_ReadData(&hi2c1, &sensor_data) == I2C_OK){
 8001314:	491d      	ldr	r1, [pc, #116]	@ (800138c <main+0xc4>)
 8001316:	4818      	ldr	r0, [pc, #96]	@ (8001378 <main+0xb0>)
 8001318:	f001 fe80 	bl	800301c <MPU6050_ReadData>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10b      	bne.n	800133a <main+0x72>
		  MPU6050_ConvertData(&sensor_data, &converted_data);
 8001322:	491b      	ldr	r1, [pc, #108]	@ (8001390 <main+0xc8>)
 8001324:	4819      	ldr	r0, [pc, #100]	@ (800138c <main+0xc4>)
 8001326:	f001 ff1b 	bl	8003160 <MPU6050_ConvertData>
		  MPU6050_Angle = MPU6050_GetAngle(&converted_data);
 800132a:	4819      	ldr	r0, [pc, #100]	@ (8001390 <main+0xc8>)
 800132c:	f001 ffa8 	bl	8003280 <MPU6050_GetAngle>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4917      	ldr	r1, [pc, #92]	@ (8001394 <main+0xcc>)
 8001336:	e9c1 2300 	strd	r2, r3, [r1]
	  }

	 output = PID_Compute(&PID, 0, MPU6050_Angle);
 800133a:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <main+0xcc>)
 800133c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001340:	e9cd 2300 	strd	r2, r3, [sp]
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	480e      	ldr	r0, [pc, #56]	@ (8001388 <main+0xc0>)
 800134e:	f002 f88f 	bl	8003470 <PID_Compute>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4910      	ldr	r1, [pc, #64]	@ (8001398 <main+0xd0>)
 8001358:	e9c1 2300 	strd	r2, r3, [r1]

	  Motor_Control(MOTOR_LEFT, (int16_t)output);
 800135c:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <main+0xd0>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	4610      	mov	r0, r2
 8001364:	4619      	mov	r1, r3
 8001366:	f7ff fbf7 	bl	8000b58 <__aeabi_d2iz>
 800136a:	4603      	mov	r3, r0
 800136c:	b21b      	sxth	r3, r3
 800136e:	4619      	mov	r1, r3
 8001370:	2000      	movs	r0, #0
 8001372:	f001 fd85 	bl	8002e80 <Motor_Control>
	  if(MPU6050_ReadData(&hi2c1, &sensor_data) == I2C_OK){
 8001376:	e7cd      	b.n	8001314 <main+0x4c>
 8001378:	2000020c 	.word	0x2000020c
 800137c:	20000000 	.word	0x20000000
 8001380:	200002a0 	.word	0x200002a0
 8001384:	20000008 	.word	0x20000008
 8001388:	20000278 	.word	0x20000278
 800138c:	20000234 	.word	0x20000234
 8001390:	20000240 	.word	0x20000240
 8001394:	20000270 	.word	0x20000270
 8001398:	200002a8 	.word	0x200002a8

0800139c <Error_Handler>:
//}



void Error_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
	while(1);
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <Error_Handler+0x4>

080013a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return 1;
 80013a8:	2301      	movs	r3, #1
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr

080013b2 <_kill>:

int _kill(int pid, int sig)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b082      	sub	sp, #8
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
 80013ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013bc:	f003 f8fe 	bl	80045bc <__errno>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2216      	movs	r2, #22
 80013c4:	601a      	str	r2, [r3, #0]
  return -1;
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <_exit>:

void _exit (int status)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013da:	f04f 31ff 	mov.w	r1, #4294967295
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7ff ffe7 	bl	80013b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <_exit+0x12>

080013e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	e00a      	b.n	8001410 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013fa:	f3af 8000 	nop.w
 80013fe:	4601      	mov	r1, r0
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	1c5a      	adds	r2, r3, #1
 8001404:	60ba      	str	r2, [r7, #8]
 8001406:	b2ca      	uxtb	r2, r1
 8001408:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3301      	adds	r3, #1
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	429a      	cmp	r2, r3
 8001416:	dbf0      	blt.n	80013fa <_read+0x12>
  }

  return len;
 8001418:	687b      	ldr	r3, [r7, #4]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3718      	adds	r7, #24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	e009      	b.n	8001448 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	60ba      	str	r2, [r7, #8]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	dbf1      	blt.n	8001434 <_write+0x12>
  }
  return len;
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <_close>:

int _close(int file)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001480:	605a      	str	r2, [r3, #4]
  return 0;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr

0800148e <_isatty>:

int _isatty(int file)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr

080014a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
	...

080014bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c4:	4a14      	ldr	r2, [pc, #80]	@ (8001518 <_sbrk+0x5c>)
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <_sbrk+0x60>)
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d102      	bne.n	80014de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <_sbrk+0x64>)
 80014da:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <_sbrk+0x68>)
 80014dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014de:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d207      	bcs.n	80014fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ec:	f003 f866 	bl	80045bc <__errno>
 80014f0:	4603      	mov	r3, r0
 80014f2:	220c      	movs	r2, #12
 80014f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
 80014fa:	e009      	b.n	8001510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014fc:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <_sbrk+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <_sbrk+0x64>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <_sbrk+0x64>)
 800150c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20020000 	.word	0x20020000
 800151c:	00000400 	.word	0x00000400
 8001520:	200002b0 	.word	0x200002b0
 8001524:	20000420 	.word	0x20000420

08001528 <SysTick_SetReloadValue>:
/**
 * @brief Set the SysTick reload value.
 * @param ReloadValue: The value to load into the STK_LOAD register (max 0x00FFFFFF).
 * @retval None
 */
void SysTick_SetReloadValue(uint32_t ReloadValue){
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	SYSTICK->STK_LOAD = ReloadValue;
 8001530:	4a03      	ldr	r2, [pc, #12]	@ (8001540 <SysTick_SetReloadValue+0x18>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6053      	str	r3, [r2, #4]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	e000e010 	.word	0xe000e010

08001544 <SysTick_EnableCounter>:
/**
 * @brief Enable the SysTick counter.
 * @param None
 * @retval None
 */
void SysTick_EnableCounter(void){
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	SYSTICK->STK_CTRL |= (1<<0);
 8001548:	4b04      	ldr	r3, [pc, #16]	@ (800155c <SysTick_EnableCounter+0x18>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a03      	ldr	r2, [pc, #12]	@ (800155c <SysTick_EnableCounter+0x18>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	6013      	str	r3, [r2, #0]
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr
 800155c:	e000e010 	.word	0xe000e010

08001560 <SysTick_SelectClockSource>:
/**
 * @brief Select the clock source for SysTick.
 * @param ClockSource: 0 = external (AHB/8), 1 = internal (AHB).
 * @retval None
 */
void SysTick_SelectClockSource(_Bool ClockSource){
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
	SYSTICK->STK_CTRL &= ~(1 << 2);
 800156a:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <SysTick_SelectClockSource+0x30>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a08      	ldr	r2, [pc, #32]	@ (8001590 <SysTick_SelectClockSource+0x30>)
 8001570:	f023 0304 	bic.w	r3, r3, #4
 8001574:	6013      	str	r3, [r2, #0]
	SYSTICK->STK_CTRL |= ClockSource << 2;
 8001576:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <SysTick_SelectClockSource+0x30>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4904      	ldr	r1, [pc, #16]	@ (8001590 <SysTick_SelectClockSource+0x30>)
 8001580:	4313      	orrs	r3, r2
 8001582:	600b      	str	r3, [r1, #0]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000e010 	.word	0xe000e010

08001594 <SysTick_InterruptConfig>:
/**
 * @brief Configure the SysTick interrupt.
 * @param IsInterruptEnaled: 1 = enable interrupt, 0 = disable interrupt.
 * @retval None
 */
void SysTick_InterruptConfig(_Bool IsInterruptEnaled){
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
	SYSTICK->STK_CTRL &= ~(1 << 1);
 800159e:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <SysTick_InterruptConfig+0x30>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a08      	ldr	r2, [pc, #32]	@ (80015c4 <SysTick_InterruptConfig+0x30>)
 80015a4:	f023 0302 	bic.w	r3, r3, #2
 80015a8:	6013      	str	r3, [r2, #0]
	SYSTICK->STK_CTRL |= (IsInterruptEnaled << 1);
 80015aa:	4b06      	ldr	r3, [pc, #24]	@ (80015c4 <SysTick_InterruptConfig+0x30>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	4904      	ldr	r1, [pc, #16]	@ (80015c4 <SysTick_InterruptConfig+0x30>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	600b      	str	r3, [r1, #0]
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	e000e010 	.word	0xe000e010

080015c8 <SysTick_Init>:
/**
 * @brief Initialize SysTick to generate an interrupt every 1 ms (assuming 16 MHz clock and AHB/8).
 * @param None
 * @retval None
 */
void SysTick_Init(void){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	SysTick_SetReloadValue((ClockFreq / 1000) - 1);
 80015cc:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <SysTick_Init+0x2c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a09      	ldr	r2, [pc, #36]	@ (80015f8 <SysTick_Init+0x30>)
 80015d2:	fba2 2303 	umull	r2, r3, r2, r3
 80015d6:	099b      	lsrs	r3, r3, #6
 80015d8:	3b01      	subs	r3, #1
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ffa4 	bl	8001528 <SysTick_SetReloadValue>
	//SysTick_ClearCounterValue();
	SysTick_SelectClockSource(SYSTICK_CLKSOURCE_AHB_DIV_8);
 80015e0:	2000      	movs	r0, #0
 80015e2:	f7ff ffbd 	bl	8001560 <SysTick_SelectClockSource>
	SysTick_InterruptConfig(SYSTICK_INTERRUPT_ENABLED);
 80015e6:	2001      	movs	r0, #1
 80015e8:	f7ff ffd4 	bl	8001594 <SysTick_InterruptConfig>

	SysTick_EnableCounter();
 80015ec:	f7ff ffaa 	bl	8001544 <SysTick_EnableCounter>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000010 	.word	0x20000010
 80015f8:	10624dd3 	.word	0x10624dd3

080015fc <getTick>:
/**
 * @brief Returns the current system tick count in milliseconds.
 * @param None
 * @retval Current tick value (in ms)
 */
uint32_t getTick(void){
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
	return ticks;
 8001600:	4b02      	ldr	r3, [pc, #8]	@ (800160c <getTick+0x10>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	200002b4 	.word	0x200002b4

08001610 <SysTick_Handler>:
 * @brief SysTick interrupt handler, called every 1 ms.
 * Increments the global tick counter.
 * @param None
 * @retval None
 */
void SysTick_Handler(void){
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	ticks++;
 8001614:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <SysTick_Handler+0x18>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	3301      	adds	r3, #1
 800161a:	4a03      	ldr	r2, [pc, #12]	@ (8001628 <SysTick_Handler+0x18>)
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	200002b4 	.word	0x200002b4

0800162c <GPIO_PeriClockControl>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral .
  * @param  clockState Specifies whether to ENABLE or DISABLE of the clock for the given GPIO peripheral.
  * @retval None
  */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t clockState)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	70fb      	strb	r3, [r7, #3]
    if (clockState == ENABLE) {
 8001638:	78fb      	ldrb	r3, [r7, #3]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d162      	bne.n	8001704 <GPIO_PeriClockControl+0xd8>
        if (pGPIOx == GPIOA) {
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a64      	ldr	r2, [pc, #400]	@ (80017d4 <GPIO_PeriClockControl+0x1a8>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d106      	bne.n	8001654 <GPIO_PeriClockControl+0x28>
            GPIOA_CLK_ENABLE();
 8001646:	4b64      	ldr	r3, [pc, #400]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164a:	4a63      	ldr	r2, [pc, #396]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6313      	str	r3, [r2, #48]	@ 0x30
            GPIOH_CLK_DISABLE();
        }else if (pGPIOx == GPIOI) {
            GPIOI_CLK_DISABLE();
        }
    }
}
 8001652:	e0b9      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOB) {
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	4a61      	ldr	r2, [pc, #388]	@ (80017dc <GPIO_PeriClockControl+0x1b0>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d106      	bne.n	800166a <GPIO_PeriClockControl+0x3e>
            GPIOB_CLK_ENABLE();
 800165c:	4b5e      	ldr	r3, [pc, #376]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800165e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001660:	4a5d      	ldr	r2, [pc, #372]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001662:	f043 0302 	orr.w	r3, r3, #2
 8001666:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001668:	e0ae      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOC) {
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a5c      	ldr	r2, [pc, #368]	@ (80017e0 <GPIO_PeriClockControl+0x1b4>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d106      	bne.n	8001680 <GPIO_PeriClockControl+0x54>
            GPIOC_CLK_ENABLE();
 8001672:	4b59      	ldr	r3, [pc, #356]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a58      	ldr	r2, [pc, #352]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001678:	f043 0304 	orr.w	r3, r3, #4
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800167e:	e0a3      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOD) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a58      	ldr	r2, [pc, #352]	@ (80017e4 <GPIO_PeriClockControl+0x1b8>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d106      	bne.n	8001696 <GPIO_PeriClockControl+0x6a>
            GPIOD_CLK_ENABLE();
 8001688:	4b53      	ldr	r3, [pc, #332]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168c:	4a52      	ldr	r2, [pc, #328]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800168e:	f043 0308 	orr.w	r3, r3, #8
 8001692:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001694:	e098      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOE) {
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a53      	ldr	r2, [pc, #332]	@ (80017e8 <GPIO_PeriClockControl+0x1bc>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d106      	bne.n	80016ac <GPIO_PeriClockControl+0x80>
            GPIOE_CLK_ENABLE();
 800169e:	4b4e      	ldr	r3, [pc, #312]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a4d      	ldr	r2, [pc, #308]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016a4:	f043 0310 	orr.w	r3, r3, #16
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80016aa:	e08d      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOF) {
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a4f      	ldr	r2, [pc, #316]	@ (80017ec <GPIO_PeriClockControl+0x1c0>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d106      	bne.n	80016c2 <GPIO_PeriClockControl+0x96>
            GPIOF_CLK_ENABLE();
 80016b4:	4b48      	ldr	r3, [pc, #288]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b8:	4a47      	ldr	r2, [pc, #284]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016ba:	f043 0320 	orr.w	r3, r3, #32
 80016be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80016c0:	e082      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOG) {
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a4a      	ldr	r2, [pc, #296]	@ (80017f0 <GPIO_PeriClockControl+0x1c4>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d106      	bne.n	80016d8 <GPIO_PeriClockControl+0xac>
            GPIOG_CLK_ENABLE();
 80016ca:	4b43      	ldr	r3, [pc, #268]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a42      	ldr	r2, [pc, #264]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80016d6:	e077      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOH) {
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a46      	ldr	r2, [pc, #280]	@ (80017f4 <GPIO_PeriClockControl+0x1c8>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d106      	bne.n	80016ee <GPIO_PeriClockControl+0xc2>
            GPIOH_CLK_ENABLE();
 80016e0:	4b3d      	ldr	r3, [pc, #244]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e4:	4a3c      	ldr	r2, [pc, #240]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80016ec:	e06c      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOI) {
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a41      	ldr	r2, [pc, #260]	@ (80017f8 <GPIO_PeriClockControl+0x1cc>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d168      	bne.n	80017c8 <GPIO_PeriClockControl+0x19c>
            GPIOI_CLK_ENABLE();
 80016f6:	4b38      	ldr	r3, [pc, #224]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a37      	ldr	r2, [pc, #220]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001702:	e061      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        if (pGPIOx == GPIOA) {
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a33      	ldr	r2, [pc, #204]	@ (80017d4 <GPIO_PeriClockControl+0x1a8>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d106      	bne.n	800171a <GPIO_PeriClockControl+0xee>
            GPIOA_CLK_DISABLE();
 800170c:	4b32      	ldr	r3, [pc, #200]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800170e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001710:	4a31      	ldr	r2, [pc, #196]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001712:	f023 0301 	bic.w	r3, r3, #1
 8001716:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001718:	e056      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOB) {
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a2f      	ldr	r2, [pc, #188]	@ (80017dc <GPIO_PeriClockControl+0x1b0>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d106      	bne.n	8001730 <GPIO_PeriClockControl+0x104>
            GPIOB_CLK_DISABLE();
 8001722:	4b2d      	ldr	r3, [pc, #180]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a2c      	ldr	r2, [pc, #176]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001728:	f023 0302 	bic.w	r3, r3, #2
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800172e:	e04b      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOC) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a2b      	ldr	r2, [pc, #172]	@ (80017e0 <GPIO_PeriClockControl+0x1b4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d106      	bne.n	8001746 <GPIO_PeriClockControl+0x11a>
            GPIOC_CLK_DISABLE();
 8001738:	4b27      	ldr	r3, [pc, #156]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800173a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173c:	4a26      	ldr	r2, [pc, #152]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800173e:	f023 0304 	bic.w	r3, r3, #4
 8001742:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001744:	e040      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOD) {
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a26      	ldr	r2, [pc, #152]	@ (80017e4 <GPIO_PeriClockControl+0x1b8>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d106      	bne.n	800175c <GPIO_PeriClockControl+0x130>
            GPIOD_CLK_DISABLE();
 800174e:	4b22      	ldr	r3, [pc, #136]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	4a21      	ldr	r2, [pc, #132]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001754:	f023 0308 	bic.w	r3, r3, #8
 8001758:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800175a:	e035      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOE) {
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a22      	ldr	r2, [pc, #136]	@ (80017e8 <GPIO_PeriClockControl+0x1bc>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d106      	bne.n	8001772 <GPIO_PeriClockControl+0x146>
            GPIOE_CLK_DISABLE();
 8001764:	4b1c      	ldr	r3, [pc, #112]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001768:	4a1b      	ldr	r2, [pc, #108]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800176a:	f023 0310 	bic.w	r3, r3, #16
 800176e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001770:	e02a      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOF) {
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a1d      	ldr	r2, [pc, #116]	@ (80017ec <GPIO_PeriClockControl+0x1c0>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d106      	bne.n	8001788 <GPIO_PeriClockControl+0x15c>
            GPIOF_CLK_DISABLE();
 800177a:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4a16      	ldr	r2, [pc, #88]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001780:	f023 0320 	bic.w	r3, r3, #32
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001786:	e01f      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOG) {
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a19      	ldr	r2, [pc, #100]	@ (80017f0 <GPIO_PeriClockControl+0x1c4>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d106      	bne.n	800179e <GPIO_PeriClockControl+0x172>
            GPIOG_CLK_DISABLE();
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001794:	4a10      	ldr	r2, [pc, #64]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 8001796:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800179a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800179c:	e014      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOH) {
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a14      	ldr	r2, [pc, #80]	@ (80017f4 <GPIO_PeriClockControl+0x1c8>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d106      	bne.n	80017b4 <GPIO_PeriClockControl+0x188>
            GPIOH_CLK_DISABLE();
 80017a6:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80017ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80017b2:	e009      	b.n	80017c8 <GPIO_PeriClockControl+0x19c>
        }else if (pGPIOx == GPIOI) {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a10      	ldr	r2, [pc, #64]	@ (80017f8 <GPIO_PeriClockControl+0x1cc>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d105      	bne.n	80017c8 <GPIO_PeriClockControl+0x19c>
            GPIOI_CLK_DISABLE();
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80017be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c0:	4a05      	ldr	r2, [pc, #20]	@ (80017d8 <GPIO_PeriClockControl+0x1ac>)
 80017c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017c6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020400 	.word	0x40020400
 80017e0:	40020800 	.word	0x40020800
 80017e4:	40020c00 	.word	0x40020c00
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40021400 	.word	0x40021400
 80017f0:	40021800 	.word	0x40021800
 80017f4:	40021c00 	.word	0x40021c00
 80017f8:	40022000 	.word	0x40022000

080017fc <GPIO_ConfigureMode>:
 *                    - GPIO_MODE_IT_RISING
 *                    - GPIO_MODE_IT_RISING_FALLING
 *
 * @retval None
 */
void GPIO_ConfigureMode(GPIO_RegDef_t* GPIOx, uint8_t GPIO_PIN, uint8_t GPIO_Mode){
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	70fb      	strb	r3, [r7, #3]
 8001808:	4613      	mov	r3, r2
 800180a:	70bb      	strb	r3, [r7, #2]
    if (GPIO_Mode <= GPIO_MODE_ANALOG){ //When the selected mode is not GPIO External Interrupt
 800180c:	78bb      	ldrb	r3, [r7, #2]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d815      	bhi.n	800183e <GPIO_ConfigureMode+0x42>
	    //Reset bits value of selected pin.
	    GPIOx->MODER &= ~(0b11 << (GPIO_PIN * 2));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	78fa      	ldrb	r2, [r7, #3]
 8001818:	0052      	lsls	r2, r2, #1
 800181a:	2103      	movs	r1, #3
 800181c:	fa01 f202 	lsl.w	r2, r1, r2
 8001820:	43d2      	mvns	r2, r2
 8001822:	401a      	ands	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	601a      	str	r2, [r3, #0]
	    //Set the selected mode for the pin
	    GPIOx->MODER |= GPIO_Mode << (GPIO_PIN * 2);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	78b9      	ldrb	r1, [r7, #2]
 800182e:	78fa      	ldrb	r2, [r7, #3]
 8001830:	0052      	lsls	r2, r2, #1
 8001832:	fa01 f202 	lsl.w	r2, r1, r2
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	601a      	str	r2, [r3, #0]
	    EXTI->IMR |= (1 << GPIO_PIN);

	    EXTI->PR |= (1 << GPIO_PIN);  // Clear pending flag
    }

}
 800183c:	e0c1      	b.n	80019c2 <GPIO_ConfigureMode+0x1c6>
	    if(GPIO_Mode == GPIO_MODE_IT_FALLING){
 800183e:	78bb      	ldrb	r3, [r7, #2]
 8001840:	2b04      	cmp	r3, #4
 8001842:	d115      	bne.n	8001870 <GPIO_ConfigureMode+0x74>
		    EXTI->FTSR |= (1 << GPIO_PIN);
 8001844:	4b61      	ldr	r3, [pc, #388]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	78fa      	ldrb	r2, [r7, #3]
 800184a:	2101      	movs	r1, #1
 800184c:	fa01 f202 	lsl.w	r2, r1, r2
 8001850:	4611      	mov	r1, r2
 8001852:	4a5e      	ldr	r2, [pc, #376]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 8001854:	430b      	orrs	r3, r1
 8001856:	60d3      	str	r3, [r2, #12]
		    EXTI->RTSR &= ~(1 << GPIO_PIN);
 8001858:	4b5c      	ldr	r3, [pc, #368]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	78fa      	ldrb	r2, [r7, #3]
 800185e:	2101      	movs	r1, #1
 8001860:	fa01 f202 	lsl.w	r2, r1, r2
 8001864:	43d2      	mvns	r2, r2
 8001866:	4611      	mov	r1, r2
 8001868:	4a58      	ldr	r2, [pc, #352]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 800186a:	400b      	ands	r3, r1
 800186c:	6093      	str	r3, [r2, #8]
 800186e:	e02c      	b.n	80018ca <GPIO_ConfigureMode+0xce>
	    else if(GPIO_Mode == GPIO_MODE_IT_RISING){
 8001870:	78bb      	ldrb	r3, [r7, #2]
 8001872:	2b05      	cmp	r3, #5
 8001874:	d115      	bne.n	80018a2 <GPIO_ConfigureMode+0xa6>
		    EXTI->RTSR |= (1 << GPIO_PIN);
 8001876:	4b55      	ldr	r3, [pc, #340]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	78fa      	ldrb	r2, [r7, #3]
 800187c:	2101      	movs	r1, #1
 800187e:	fa01 f202 	lsl.w	r2, r1, r2
 8001882:	4611      	mov	r1, r2
 8001884:	4a51      	ldr	r2, [pc, #324]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 8001886:	430b      	orrs	r3, r1
 8001888:	6093      	str	r3, [r2, #8]
		    EXTI->FTSR &= ~(1 << GPIO_PIN);
 800188a:	4b50      	ldr	r3, [pc, #320]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	78fa      	ldrb	r2, [r7, #3]
 8001890:	2101      	movs	r1, #1
 8001892:	fa01 f202 	lsl.w	r2, r1, r2
 8001896:	43d2      	mvns	r2, r2
 8001898:	4611      	mov	r1, r2
 800189a:	4a4c      	ldr	r2, [pc, #304]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 800189c:	400b      	ands	r3, r1
 800189e:	60d3      	str	r3, [r2, #12]
 80018a0:	e013      	b.n	80018ca <GPIO_ConfigureMode+0xce>
		    EXTI->RTSR |= (1 << GPIO_PIN);
 80018a2:	4b4a      	ldr	r3, [pc, #296]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	78fa      	ldrb	r2, [r7, #3]
 80018a8:	2101      	movs	r1, #1
 80018aa:	fa01 f202 	lsl.w	r2, r1, r2
 80018ae:	4611      	mov	r1, r2
 80018b0:	4a46      	ldr	r2, [pc, #280]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80018b2:	430b      	orrs	r3, r1
 80018b4:	6093      	str	r3, [r2, #8]
		    EXTI->FTSR |= (1 << GPIO_PIN);
 80018b6:	4b45      	ldr	r3, [pc, #276]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	78fa      	ldrb	r2, [r7, #3]
 80018bc:	2101      	movs	r1, #1
 80018be:	fa01 f202 	lsl.w	r2, r1, r2
 80018c2:	4611      	mov	r1, r2
 80018c4:	4a41      	ldr	r2, [pc, #260]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80018c6:	430b      	orrs	r3, r1
 80018c8:	60d3      	str	r3, [r2, #12]
	    SYSCFG_CLK_ENABLE();	//Enable SYSCFG clock
 80018ca:	4b41      	ldr	r3, [pc, #260]	@ (80019d0 <GPIO_ConfigureMode+0x1d4>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	4a40      	ldr	r2, [pc, #256]	@ (80019d0 <GPIO_ConfigureMode+0x1d4>)
 80018d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d4:	6453      	str	r3, [r2, #68]	@ 0x44
	    uint8_t EXTICR_Index = GPIO_PIN / 4; //Get Register index of EXTICR
 80018d6:	78fb      	ldrb	r3, [r7, #3]
 80018d8:	089b      	lsrs	r3, r3, #2
 80018da:	73fb      	strb	r3, [r7, #15]
	    uint8_t EXTICR_StartBit = GPIO_PIN % 4;
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	f003 0303 	and.w	r3, r3, #3
 80018e2:	73bb      	strb	r3, [r7, #14]
	    uint8_t GPIO_Port =  GPIO_BASEADDR_TO_CODE(GPIOx);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a3b      	ldr	r2, [pc, #236]	@ (80019d4 <GPIO_ConfigureMode+0x1d8>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d031      	beq.n	8001950 <GPIO_ConfigureMode+0x154>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a3a      	ldr	r2, [pc, #232]	@ (80019d8 <GPIO_ConfigureMode+0x1dc>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d02b      	beq.n	800194c <GPIO_ConfigureMode+0x150>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a39      	ldr	r2, [pc, #228]	@ (80019dc <GPIO_ConfigureMode+0x1e0>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d025      	beq.n	8001948 <GPIO_ConfigureMode+0x14c>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a38      	ldr	r2, [pc, #224]	@ (80019e0 <GPIO_ConfigureMode+0x1e4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d01f      	beq.n	8001944 <GPIO_ConfigureMode+0x148>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a37      	ldr	r2, [pc, #220]	@ (80019e4 <GPIO_ConfigureMode+0x1e8>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d019      	beq.n	8001940 <GPIO_ConfigureMode+0x144>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a36      	ldr	r2, [pc, #216]	@ (80019e8 <GPIO_ConfigureMode+0x1ec>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d013      	beq.n	800193c <GPIO_ConfigureMode+0x140>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a35      	ldr	r2, [pc, #212]	@ (80019ec <GPIO_ConfigureMode+0x1f0>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d00d      	beq.n	8001938 <GPIO_ConfigureMode+0x13c>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a34      	ldr	r2, [pc, #208]	@ (80019f0 <GPIO_ConfigureMode+0x1f4>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d007      	beq.n	8001934 <GPIO_ConfigureMode+0x138>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a33      	ldr	r2, [pc, #204]	@ (80019f4 <GPIO_ConfigureMode+0x1f8>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d101      	bne.n	8001930 <GPIO_ConfigureMode+0x134>
 800192c:	2308      	movs	r3, #8
 800192e:	e010      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001930:	2300      	movs	r3, #0
 8001932:	e00e      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001934:	2307      	movs	r3, #7
 8001936:	e00c      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001938:	2306      	movs	r3, #6
 800193a:	e00a      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 800193c:	2305      	movs	r3, #5
 800193e:	e008      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001940:	2304      	movs	r3, #4
 8001942:	e006      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001944:	2303      	movs	r3, #3
 8001946:	e004      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001948:	2302      	movs	r3, #2
 800194a:	e002      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 800194c:	2301      	movs	r3, #1
 800194e:	e000      	b.n	8001952 <GPIO_ConfigureMode+0x156>
 8001950:	2300      	movs	r3, #0
 8001952:	737b      	strb	r3, [r7, #13]
	    SYSCFG->EXTICR[EXTICR_Index] &= ~(0b1111 << (EXTICR_StartBit * 4));
 8001954:	4a28      	ldr	r2, [pc, #160]	@ (80019f8 <GPIO_ConfigureMode+0x1fc>)
 8001956:	7bfb      	ldrb	r3, [r7, #15]
 8001958:	3302      	adds	r3, #2
 800195a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800195e:	7bbb      	ldrb	r3, [r7, #14]
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	210f      	movs	r1, #15
 8001964:	fa01 f303 	lsl.w	r3, r1, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	4618      	mov	r0, r3
 800196c:	4922      	ldr	r1, [pc, #136]	@ (80019f8 <GPIO_ConfigureMode+0x1fc>)
 800196e:	7bfb      	ldrb	r3, [r7, #15]
 8001970:	4002      	ands	r2, r0
 8001972:	3302      	adds	r3, #2
 8001974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    SYSCFG->EXTICR[EXTICR_Index] |= GPIO_Port << (EXTICR_StartBit * 4);
 8001978:	4a1f      	ldr	r2, [pc, #124]	@ (80019f8 <GPIO_ConfigureMode+0x1fc>)
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	3302      	adds	r3, #2
 800197e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001982:	7b79      	ldrb	r1, [r7, #13]
 8001984:	7bbb      	ldrb	r3, [r7, #14]
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	fa01 f303 	lsl.w	r3, r1, r3
 800198c:	4618      	mov	r0, r3
 800198e:	491a      	ldr	r1, [pc, #104]	@ (80019f8 <GPIO_ConfigureMode+0x1fc>)
 8001990:	7bfb      	ldrb	r3, [r7, #15]
 8001992:	4302      	orrs	r2, r0
 8001994:	3302      	adds	r3, #2
 8001996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    EXTI->IMR |= (1 << GPIO_PIN);
 800199a:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	78fa      	ldrb	r2, [r7, #3]
 80019a0:	2101      	movs	r1, #1
 80019a2:	fa01 f202 	lsl.w	r2, r1, r2
 80019a6:	4611      	mov	r1, r2
 80019a8:	4a08      	ldr	r2, [pc, #32]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80019aa:	430b      	orrs	r3, r1
 80019ac:	6013      	str	r3, [r2, #0]
	    EXTI->PR |= (1 << GPIO_PIN);  // Clear pending flag
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	78fa      	ldrb	r2, [r7, #3]
 80019b4:	2101      	movs	r1, #1
 80019b6:	fa01 f202 	lsl.w	r2, r1, r2
 80019ba:	4611      	mov	r1, r2
 80019bc:	4a03      	ldr	r2, [pc, #12]	@ (80019cc <GPIO_ConfigureMode+0x1d0>)
 80019be:	430b      	orrs	r3, r1
 80019c0:	6153      	str	r3, [r2, #20]
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	40013c00 	.word	0x40013c00
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40020000 	.word	0x40020000
 80019d8:	40020400 	.word	0x40020400
 80019dc:	40020800 	.word	0x40020800
 80019e0:	40020c00 	.word	0x40020c00
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40021400 	.word	0x40021400
 80019ec:	40021800 	.word	0x40021800
 80019f0:	40021c00 	.word	0x40021c00
 80019f4:	40022000 	.word	0x40022000
 80019f8:	40013800 	.word	0x40013800

080019fc <GPIO_ConfigureSpeed>:
 *                     - GPIO_SPEED_MEDIUM
 *                     - GPIO_SPEED_FAST
 *
 * @retval None
 */
void GPIO_ConfigureSpeed(GPIO_RegDef_t* GPIOx, uint8_t GPIO_Pin, uint8_t GPIO_Speed){
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	70fb      	strb	r3, [r7, #3]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	70bb      	strb	r3, [r7, #2]
    uint8_t startBit = GPIO_Pin * 2;
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	73fb      	strb	r3, [r7, #15]
    //Clear the value of selected pin
    GPIOx->OSPEEDR &= ~(0b11 << startBit);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	7bfa      	ldrb	r2, [r7, #15]
 8001a18:	2103      	movs	r1, #3
 8001a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1e:	43d2      	mvns	r2, r2
 8001a20:	401a      	ands	r2, r3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	609a      	str	r2, [r3, #8]
    //Set GPIO Speed for selected Pin
    GPIOx->OSPEEDR |= GPIO_Speed << startBit;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	78b9      	ldrb	r1, [r7, #2]
 8001a2c:	7bfa      	ldrb	r2, [r7, #15]
 8001a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	609a      	str	r2, [r3, #8]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr

08001a42 <GPIO_ConfigureOutputType>:
 *                          - GPIO_OPTYPE_PP (Push-pull)
 *                          - GPIO_OPTYPE_OD (Open-drain)
 *
 * @retval None
 */
void GPIO_ConfigureOutputType(GPIO_RegDef_t* GPIOx, uint8_t GPIO_Pin, _Bool GPIO_OutputType){
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	70fb      	strb	r3, [r7, #3]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	70bb      	strb	r3, [r7, #2]
    GPIOx->OTYPER &= ~(1 << GPIO_Pin);  //Clear value of selected pin
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	78fa      	ldrb	r2, [r7, #3]
 8001a58:	2101      	movs	r1, #1
 8001a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5e:	43d2      	mvns	r2, r2
 8001a60:	401a      	ands	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	605a      	str	r2, [r3, #4]
    GPIOx->OTYPER |= GPIO_OutputType << GPIO_Pin; //Set GPIO Output type
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	78b9      	ldrb	r1, [r7, #2]
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	605a      	str	r2, [r3, #4]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc80      	pop	{r7}
 8001a80:	4770      	bx	lr

08001a82 <GPIO_ConfigurePullUpDown>:
 *                   - GPIO_PULLUP
 *                   - GPIO_PULLDOWN
 *
 * @retval None
 */
void GPIO_ConfigurePullUpDown(GPIO_RegDef_t* GPIOx, uint8_t GPIO_Pin, uint8_t PullMode){
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	70fb      	strb	r3, [r7, #3]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	70bb      	strb	r3, [r7, #2]
    GPIOx->PUPDR &= ~(0b11 << (GPIO_Pin*2)); //Clear value of selected pin
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	78fa      	ldrb	r2, [r7, #3]
 8001a98:	0052      	lsls	r2, r2, #1
 8001a9a:	2103      	movs	r1, #3
 8001a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa0:	43d2      	mvns	r2, r2
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	60da      	str	r2, [r3, #12]
    GPIOx->PUPDR |= PullMode << (GPIO_Pin * 2); //Set GPIO pull mode.
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	78b9      	ldrb	r1, [r7, #2]
 8001aae:	78fa      	ldrb	r2, [r7, #3]
 8001ab0:	0052      	lsls	r2, r2, #1
 8001ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	60da      	str	r2, [r3, #12]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr

08001ac6 <GPIO_Initialize>:
 * @param  GPIO_Pin  GPIO pin number (015).
 * @param  GPIO_Mode Desired mode (input, output, interrupt, etc.).
 *
 * @retval None
 */
void GPIO_Initialize(GPIO_RegDef_t *GPIOx, uint8_t GPIO_Pin, uint8_t GPIO_Mode){
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	70fb      	strb	r3, [r7, #3]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	70bb      	strb	r3, [r7, #2]
      GPIO_PeriClockControl(GPIOx, ENABLE);
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff fda7 	bl	800162c <GPIO_PeriClockControl>

      GPIO_ConfigureMode(GPIOx, GPIO_Pin, GPIO_Mode);
 8001ade:	78ba      	ldrb	r2, [r7, #2]
 8001ae0:	78fb      	ldrb	r3, [r7, #3]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff fe89 	bl	80017fc <GPIO_ConfigureMode>

      GPIO_ConfigureSpeed(GPIOx, GPIO_Pin, GPIO_SPEED_FAST);  //Fast speed as default.
 8001aea:	78fb      	ldrb	r3, [r7, #3]
 8001aec:	2202      	movs	r2, #2
 8001aee:	4619      	mov	r1, r3
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7ff ff83 	bl	80019fc <GPIO_ConfigureSpeed>

      if(GPIO_Mode == GPIO_MODE_OUTPUT){
 8001af6:	78bb      	ldrb	r3, [r7, #2]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d106      	bne.n	8001b0a <GPIO_Initialize+0x44>
	      GPIO_ConfigureOutputType(GPIOx, GPIO_Pin, GPIO_OPTYPE_PP);  //Output push-pull as default
 8001afc:	78fb      	ldrb	r3, [r7, #3]
 8001afe:	2200      	movs	r2, #0
 8001b00:	4619      	mov	r1, r3
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ff9d 	bl	8001a42 <GPIO_ConfigureOutputType>
	      GPIO_ConfigurePullUpDown(GPIOx, GPIO_Pin, GPIO_PULLDOWN);  //If GPIO mode is input, GPIO_PULLDOWN is used as default.
      }
      else if(GPIO_Mode == GPIO_MODE_IT_FALLING){
	      GPIO_ConfigurePullUpDown(GPIOx, GPIO_Pin, GPIO_PULLUP);
      }
}
 8001b08:	e015      	b.n	8001b36 <GPIO_Initialize+0x70>
      else if(GPIO_Mode == GPIO_MODE_INPUT || GPIO_Mode == GPIO_MODE_IT_RISING){
 8001b0a:	78bb      	ldrb	r3, [r7, #2]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <GPIO_Initialize+0x50>
 8001b10:	78bb      	ldrb	r3, [r7, #2]
 8001b12:	2b05      	cmp	r3, #5
 8001b14:	d106      	bne.n	8001b24 <GPIO_Initialize+0x5e>
	      GPIO_ConfigurePullUpDown(GPIOx, GPIO_Pin, GPIO_PULLDOWN);  //If GPIO mode is input, GPIO_PULLDOWN is used as default.
 8001b16:	78fb      	ldrb	r3, [r7, #3]
 8001b18:	2202      	movs	r2, #2
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f7ff ffb0 	bl	8001a82 <GPIO_ConfigurePullUpDown>
}
 8001b22:	e008      	b.n	8001b36 <GPIO_Initialize+0x70>
      else if(GPIO_Mode == GPIO_MODE_IT_FALLING){
 8001b24:	78bb      	ldrb	r3, [r7, #2]
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	d105      	bne.n	8001b36 <GPIO_Initialize+0x70>
	      GPIO_ConfigurePullUpDown(GPIOx, GPIO_Pin, GPIO_PULLUP);
 8001b2a:	78fb      	ldrb	r3, [r7, #3]
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	4619      	mov	r1, r3
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ffa6 	bl	8001a82 <GPIO_ConfigurePullUpDown>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <GPIO_Init>:
  * @param  hGPIO pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_HandleTypeDef *hGPIO)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
    uint32_t temp;
    // Enable the clock peripheral
    GPIO_PeriClockControl(hGPIO->pGPIOx, ENABLE);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fd6c 	bl	800162c <GPIO_PeriClockControl>

    // 1. Configure mode
    if (hGPIO->Init.Mode <= GPIO_MODE_ANALOG) {
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	795b      	ldrb	r3, [r3, #5]
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d820      	bhi.n	8001b9e <GPIO_Init+0x5e>
	    // The non interrupt mode
	    temp = (hGPIO->Init.Mode << (2 * hGPIO->Init.Pin));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	795b      	ldrb	r3, [r3, #5]
 8001b60:	461a      	mov	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	791b      	ldrb	r3, [r3, #4]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	613b      	str	r3, [r7, #16]
	    hGPIO->pGPIOx->MODER &= ~(0x3 << (2 * hGPIO->Init.Pin)); // clearing
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	791b      	ldrb	r3, [r3, #4]
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	2103      	movs	r1, #3
 8001b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	4619      	mov	r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	400a      	ands	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]
	    hGPIO->pGPIOx->MODER |= temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6819      	ldr	r1, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	e0e4      	b.n	8001d68 <GPIO_Init+0x228>
    }else {
	    // Interrupt mode
	    if (hGPIO->Init.Mode == GPIO_MODE_IT_FALLING) {
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	795b      	ldrb	r3, [r3, #5]
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d117      	bne.n	8001bd6 <GPIO_Init+0x96>
		    // Configure the FTSR
		    EXTI->FTSR |= (1 << hGPIO->Init.Pin);
 8001ba6:	4b4b      	ldr	r3, [pc, #300]	@ (8001cd4 <GPIO_Init+0x194>)
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	7912      	ldrb	r2, [r2, #4]
 8001bae:	4611      	mov	r1, r2
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	408a      	lsls	r2, r1
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	4a47      	ldr	r2, [pc, #284]	@ (8001cd4 <GPIO_Init+0x194>)
 8001bb8:	430b      	orrs	r3, r1
 8001bba:	60d3      	str	r3, [r2, #12]
		    // Clear the corresponding the RTSR
		    EXTI->RTSR &= ~(1 << hGPIO->Init.Pin);
 8001bbc:	4b45      	ldr	r3, [pc, #276]	@ (8001cd4 <GPIO_Init+0x194>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	7912      	ldrb	r2, [r2, #4]
 8001bc4:	4611      	mov	r1, r2
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	408a      	lsls	r2, r1
 8001bca:	43d2      	mvns	r2, r2
 8001bcc:	4611      	mov	r1, r2
 8001bce:	4a41      	ldr	r2, [pc, #260]	@ (8001cd4 <GPIO_Init+0x194>)
 8001bd0:	400b      	ands	r3, r1
 8001bd2:	6093      	str	r3, [r2, #8]
 8001bd4:	e035      	b.n	8001c42 <GPIO_Init+0x102>
	    }else if (hGPIO->Init.Mode == GPIO_MODE_IT_RISING) {
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	795b      	ldrb	r3, [r3, #5]
 8001bda:	2b05      	cmp	r3, #5
 8001bdc:	d117      	bne.n	8001c0e <GPIO_Init+0xce>
		    EXTI->RTSR |= (1 << hGPIO->Init.Pin);
 8001bde:	4b3d      	ldr	r3, [pc, #244]	@ (8001cd4 <GPIO_Init+0x194>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	7912      	ldrb	r2, [r2, #4]
 8001be6:	4611      	mov	r1, r2
 8001be8:	2201      	movs	r2, #1
 8001bea:	408a      	lsls	r2, r1
 8001bec:	4611      	mov	r1, r2
 8001bee:	4a39      	ldr	r2, [pc, #228]	@ (8001cd4 <GPIO_Init+0x194>)
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	6093      	str	r3, [r2, #8]
		    EXTI->FTSR &= ~(1 << hGPIO->Init.Pin);
 8001bf4:	4b37      	ldr	r3, [pc, #220]	@ (8001cd4 <GPIO_Init+0x194>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	7912      	ldrb	r2, [r2, #4]
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	2201      	movs	r2, #1
 8001c00:	408a      	lsls	r2, r1
 8001c02:	43d2      	mvns	r2, r2
 8001c04:	4611      	mov	r1, r2
 8001c06:	4a33      	ldr	r2, [pc, #204]	@ (8001cd4 <GPIO_Init+0x194>)
 8001c08:	400b      	ands	r3, r1
 8001c0a:	60d3      	str	r3, [r2, #12]
 8001c0c:	e019      	b.n	8001c42 <GPIO_Init+0x102>
	    }else if (hGPIO->Init.Mode == GPIO_MODE_IT_RISING_FALLING) {
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	795b      	ldrb	r3, [r3, #5]
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d115      	bne.n	8001c42 <GPIO_Init+0x102>
		    EXTI->RTSR |= (1 << hGPIO->Init.Pin);
 8001c16:	4b2f      	ldr	r3, [pc, #188]	@ (8001cd4 <GPIO_Init+0x194>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	7912      	ldrb	r2, [r2, #4]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	2201      	movs	r2, #1
 8001c22:	408a      	lsls	r2, r1
 8001c24:	4611      	mov	r1, r2
 8001c26:	4a2b      	ldr	r2, [pc, #172]	@ (8001cd4 <GPIO_Init+0x194>)
 8001c28:	430b      	orrs	r3, r1
 8001c2a:	6093      	str	r3, [r2, #8]
		    EXTI->FTSR |= (1 << hGPIO->Init.Pin);
 8001c2c:	4b29      	ldr	r3, [pc, #164]	@ (8001cd4 <GPIO_Init+0x194>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	7912      	ldrb	r2, [r2, #4]
 8001c34:	4611      	mov	r1, r2
 8001c36:	2201      	movs	r2, #1
 8001c38:	408a      	lsls	r2, r1
 8001c3a:	4611      	mov	r1, r2
 8001c3c:	4a25      	ldr	r2, [pc, #148]	@ (8001cd4 <GPIO_Init+0x194>)
 8001c3e:	430b      	orrs	r3, r1
 8001c40:	60d3      	str	r3, [r2, #12]
	    }
	    // Configure the GPIO port selection in SYSCFG_EXTICR
	    uint8_t tmp1 = hGPIO->Init.Pin / 4;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	791b      	ldrb	r3, [r3, #4]
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	75fb      	strb	r3, [r7, #23]
	    uint8_t tmp2 = hGPIO->Init.Pin % 4;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	791b      	ldrb	r3, [r3, #4]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	75bb      	strb	r3, [r7, #22]
	    uint8_t portCode = GPIO_BASEADDR_TO_CODE(hGPIO->pGPIOx);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a1f      	ldr	r2, [pc, #124]	@ (8001cd8 <GPIO_Init+0x198>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d04e      	beq.n	8001cfc <GPIO_Init+0x1bc>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a1e      	ldr	r2, [pc, #120]	@ (8001cdc <GPIO_Init+0x19c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d032      	beq.n	8001cce <GPIO_Init+0x18e>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce0 <GPIO_Init+0x1a0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d02b      	beq.n	8001cca <GPIO_Init+0x18a>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce4 <GPIO_Init+0x1a4>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d024      	beq.n	8001cc6 <GPIO_Init+0x186>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a19      	ldr	r2, [pc, #100]	@ (8001ce8 <GPIO_Init+0x1a8>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d01d      	beq.n	8001cc2 <GPIO_Init+0x182>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a18      	ldr	r2, [pc, #96]	@ (8001cec <GPIO_Init+0x1ac>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d016      	beq.n	8001cbe <GPIO_Init+0x17e>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a16      	ldr	r2, [pc, #88]	@ (8001cf0 <GPIO_Init+0x1b0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d00f      	beq.n	8001cba <GPIO_Init+0x17a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a15      	ldr	r2, [pc, #84]	@ (8001cf4 <GPIO_Init+0x1b4>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d008      	beq.n	8001cb6 <GPIO_Init+0x176>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a13      	ldr	r2, [pc, #76]	@ (8001cf8 <GPIO_Init+0x1b8>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d101      	bne.n	8001cb2 <GPIO_Init+0x172>
 8001cae:	2308      	movs	r3, #8
 8001cb0:	e025      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	e023      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cb6:	2307      	movs	r3, #7
 8001cb8:	e021      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cba:	2306      	movs	r3, #6
 8001cbc:	e01f      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cbe:	2305      	movs	r3, #5
 8001cc0:	e01d      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	e01b      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e019      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e017      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e015      	b.n	8001cfe <GPIO_Init+0x1be>
 8001cd2:	bf00      	nop
 8001cd4:	40013c00 	.word	0x40013c00
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	40020400 	.word	0x40020400
 8001ce0:	40020800 	.word	0x40020800
 8001ce4:	40020c00 	.word	0x40020c00
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40021400 	.word	0x40021400
 8001cf0:	40021800 	.word	0x40021800
 8001cf4:	40021c00 	.word	0x40021c00
 8001cf8:	40022000 	.word	0x40022000
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	757b      	strb	r3, [r7, #21]
	    SYSCFG_CLK_ENABLE();
 8001d00:	4b65      	ldr	r3, [pc, #404]	@ (8001e98 <GPIO_Init+0x358>)
 8001d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d04:	4a64      	ldr	r2, [pc, #400]	@ (8001e98 <GPIO_Init+0x358>)
 8001d06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d0a:	6453      	str	r3, [r2, #68]	@ 0x44
	    SYSCFG->EXTICR[tmp1] &= ~(0xF << (tmp2 * 4)); // Clear bits first
 8001d0c:	4a63      	ldr	r2, [pc, #396]	@ (8001e9c <GPIO_Init+0x35c>)
 8001d0e:	7dfb      	ldrb	r3, [r7, #23]
 8001d10:	3302      	adds	r3, #2
 8001d12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d16:	7dbb      	ldrb	r3, [r7, #22]
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	210f      	movs	r1, #15
 8001d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	495d      	ldr	r1, [pc, #372]	@ (8001e9c <GPIO_Init+0x35c>)
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
 8001d28:	4002      	ands	r2, r0
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    SYSCFG->EXTICR[tmp1] |= portCode << (tmp2 * 4);
 8001d30:	4a5a      	ldr	r2, [pc, #360]	@ (8001e9c <GPIO_Init+0x35c>)
 8001d32:	7dfb      	ldrb	r3, [r7, #23]
 8001d34:	3302      	adds	r3, #2
 8001d36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d3a:	7d79      	ldrb	r1, [r7, #21]
 8001d3c:	7dbb      	ldrb	r3, [r7, #22]
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	4618      	mov	r0, r3
 8001d46:	4955      	ldr	r1, [pc, #340]	@ (8001e9c <GPIO_Init+0x35c>)
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	4302      	orrs	r2, r0
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    // Enable the EXTI Interrupt delivery using IMR
	    EXTI->IMR |= 1 << hGPIO->Init.Pin;
 8001d52:	4b53      	ldr	r3, [pc, #332]	@ (8001ea0 <GPIO_Init+0x360>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	7912      	ldrb	r2, [r2, #4]
 8001d5a:	4611      	mov	r1, r2
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	408a      	lsls	r2, r1
 8001d60:	4611      	mov	r1, r2
 8001d62:	4a4f      	ldr	r2, [pc, #316]	@ (8001ea0 <GPIO_Init+0x360>)
 8001d64:	430b      	orrs	r3, r1
 8001d66:	6013      	str	r3, [r2, #0]
    }

    // 2. Configure speed
    temp = ((hGPIO->Init.Speed) << (2 * hGPIO->Init.Pin));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	79db      	ldrb	r3, [r3, #7]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	791b      	ldrb	r3, [r3, #4]
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	613b      	str	r3, [r7, #16]
    hGPIO->pGPIOx->OSPEEDR &= ~(0x3 << (2 * hGPIO->Init.Pin)); // clearing
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	791b      	ldrb	r3, [r3, #4]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	2103      	movs	r1, #3
 8001d88:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	4619      	mov	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	400a      	ands	r2, r1
 8001d96:	609a      	str	r2, [r3, #8]
    hGPIO->pGPIOx->OSPEEDR |= temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6899      	ldr	r1, [r3, #8]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	609a      	str	r2, [r3, #8]

    // 3. Configure pull settings
    temp = (hGPIO->Init.Pull) << (2 * hGPIO->Init.Pin);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	799b      	ldrb	r3, [r3, #6]
 8001dac:	461a      	mov	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	791b      	ldrb	r3, [r3, #4]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	613b      	str	r3, [r7, #16]
    hGPIO->pGPIOx->PUPDR &= ~(0x3 << (2 * hGPIO->Init.Pin)); // clearing
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	791b      	ldrb	r3, [r3, #4]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	2103      	movs	r1, #3
 8001dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	4619      	mov	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	400a      	ands	r2, r1
 8001dd6:	60da      	str	r2, [r3, #12]
    hGPIO->pGPIOx->PUPDR |= temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68d9      	ldr	r1, [r3, #12]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	60da      	str	r2, [r3, #12]

    // 4. Configure OPType
    temp = (hGPIO->Init.OPType) << hGPIO->Init.Pin;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	7a1b      	ldrb	r3, [r3, #8]
 8001dec:	461a      	mov	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	791b      	ldrb	r3, [r3, #4]
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	613b      	str	r3, [r7, #16]
    hGPIO->pGPIOx->OTYPER &= ~(0x1 << hGPIO->Init.Pin); // clearing
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	791b      	ldrb	r3, [r3, #4]
 8001e02:	4619      	mov	r1, r3
 8001e04:	2301      	movs	r3, #1
 8001e06:	408b      	lsls	r3, r1
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	400a      	ands	r2, r1
 8001e12:	605a      	str	r2, [r3, #4]
    hGPIO->pGPIOx->OTYPER |= temp;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6859      	ldr	r1, [r3, #4]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	430a      	orrs	r2, r1
 8001e22:	605a      	str	r2, [r3, #4]

    // 5. Configure the alternate function
    if (hGPIO->Init.Mode == GPIO_MODE_AF) {
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	795b      	ldrb	r3, [r3, #5]
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d131      	bne.n	8001e90 <GPIO_Init+0x350>
	    uint8_t temp1, temp2;

	    temp1 = hGPIO->Init.Pin / 8; // AFR[0] or AFR[1]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	791b      	ldrb	r3, [r3, #4]
 8001e30:	08db      	lsrs	r3, r3, #3
 8001e32:	73fb      	strb	r3, [r7, #15]
	    temp2 = hGPIO->Init.Pin % 8; // Position in AFR register
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	791b      	ldrb	r3, [r3, #4]
 8001e38:	f003 0307 	and.w	r3, r3, #7
 8001e3c:	73bb      	strb	r3, [r7, #14]
	    hGPIO->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	7bfa      	ldrb	r2, [r7, #15]
 8001e44:	3208      	adds	r2, #8
 8001e46:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001e4a:	7bbb      	ldrb	r3, [r7, #14]
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	220f      	movs	r2, #15
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	4618      	mov	r0, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	7bfa      	ldrb	r2, [r7, #15]
 8001e5e:	4001      	ands	r1, r0
 8001e60:	3208      	adds	r2, #8
 8001e62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    hGPIO->pGPIOx->AFR[temp1] |= (hGPIO->Init.Alternate << (4 * temp2));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	7bfa      	ldrb	r2, [r7, #15]
 8001e6c:	3208      	adds	r2, #8
 8001e6e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	7a5b      	ldrb	r3, [r3, #9]
 8001e76:	461a      	mov	r2, r3
 8001e78:	7bbb      	ldrb	r3, [r7, #14]
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	4618      	mov	r0, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	7bfa      	ldrb	r2, [r7, #15]
 8001e88:	4301      	orrs	r1, r0
 8001e8a:	3208      	adds	r2, #8
 8001e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
 8001e90:	bf00      	nop
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40013800 	.word	0x40013800
 8001ea0:	40013c00 	.word	0x40013c00

08001ea4 <GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the pin
  *            @arg GPIO_PIN_SET: to set the pin
  * @retval None
  */
void GPIO_WritePin(GPIO_RegDef_t *pGPIOx, uint8_t GPIO_pin, uint8_t pinState)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	70fb      	strb	r3, [r7, #3]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	70bb      	strb	r3, [r7, #2]
	if (pinState == GPIO_PIN_SET) {
 8001eb4:	78bb      	ldrb	r3, [r7, #2]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d107      	bne.n	8001eca <GPIO_WritePin+0x26>
		//write 1 to the output data register at the bit field corresponding to the pin number
		pGPIOx->ODR = (1 << GPIO_pin);
 8001eba:	78fb      	ldrb	r3, [r7, #3]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	615a      	str	r2, [r3, #20]
	}else {
		// write 0
		pGPIOx->ODR &= ~(1 << GPIO_pin);
	}
}
 8001ec8:	e009      	b.n	8001ede <GPIO_WritePin+0x3a>
		pGPIOx->ODR &= ~(1 << GPIO_pin);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	78fa      	ldrb	r2, [r7, #3]
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed6:	43d2      	mvns	r2, r2
 8001ed8:	401a      	ands	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	615a      	str	r2, [r3, #20]
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <I2C1_Init>:
/**
  * @brief  Initialize I2C1 peripheral
  * @retval None
  */
 void I2C1_Init(I2C_HandleTypeDef *hi2c1)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  hi2c1->pI2Cx = I2C1;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8001f28 <I2C1_Init+0x40>)
 8001ef4:	601a      	str	r2, [r3, #0]
  hi2c1->Init.ClockSpeed = I2C_CLOCKSPEED_SM;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <I2C1_Init+0x44>)
 8001efa:	605a      	str	r2, [r3, #4]
  hi2c1->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	721a      	strb	r2, [r3, #8]
  hi2c1->Init.DeviceAddress = MPU6050_ADDRESS;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2268      	movs	r2, #104	@ 0x68
 8001f06:	729a      	strb	r2, [r3, #10]
  hi2c1->Init.AckControl = I2C_ACK_ENABLE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	725a      	strb	r2, [r3, #9]
  I2C_Init(hi2c1);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 f91c 	bl	800214c <I2C_Init>
  I2C1_GPIOInits();
 8001f14:	f000 f80c 	bl	8001f30 <I2C1_GPIOInits>
  I2C_PeripheralControl(I2C1,ENABLE);
 8001f18:	2101      	movs	r1, #1
 8001f1a:	4803      	ldr	r0, [pc, #12]	@ (8001f28 <I2C1_Init+0x40>)
 8001f1c:	f000 fb0a 	bl	8002534 <I2C_PeripheralControl>
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40005400 	.word	0x40005400
 8001f2c:	000186a0 	.word	0x000186a0

08001f30 <I2C1_GPIOInits>:
   * @brief  Initialize GPIO pins for I2C1
   * @retval None
   *
   */
 void I2C1_GPIOInits(void)
 {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 	GPIO_HandleTypeDef GPIO_InitStruct;

 	GPIO_InitStruct.pGPIOx = GPIOB;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <I2C1_GPIOInits+0x40>)
 8001f38:	607b      	str	r3, [r7, #4]
 	GPIO_InitStruct.Init.Pin = GPIO_PIN_6;  //SCL Pin
 8001f3a:	2306      	movs	r3, #6
 8001f3c:	723b      	strb	r3, [r7, #8]
 	GPIO_InitStruct.Init.Mode = GPIO_MODE_AF;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	727b      	strb	r3, [r7, #9]
 	GPIO_InitStruct.Init.Pull = GPIO_PULLUP;
 8001f42:	2301      	movs	r3, #1
 8001f44:	72bb      	strb	r3, [r7, #10]
 	GPIO_InitStruct.Init.OPType = GPIO_OPTYPE_OD;
 8001f46:	2301      	movs	r3, #1
 8001f48:	733b      	strb	r3, [r7, #12]
 	GPIO_InitStruct.Init.Speed = GPIO_SPEED_FAST;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	72fb      	strb	r3, [r7, #11]
 	GPIO_InitStruct.Init.Alternate = GPIO_AF4_I2C1;
 8001f4e:	2304      	movs	r3, #4
 8001f50:	737b      	strb	r3, [r7, #13]
 	GPIO_Init(&GPIO_InitStruct);
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fdf3 	bl	8001b40 <GPIO_Init>

 	GPIO_InitStruct.Init.Pin = GPIO_PIN_7; //SDA Pin
 8001f5a:	2307      	movs	r3, #7
 8001f5c:	723b      	strb	r3, [r7, #8]
 	GPIO_Init(&GPIO_InitStruct);
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff fded 	bl	8001b40 <GPIO_Init>

 }
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40020400 	.word	0x40020400

08001f74 <I2C_GenerateStartCondition>:
  * @brief Generates a START condition on the I2C bus.
  * @param pI2Cx Pointer to I2C registers.
  * @retval None
  */
void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
    pI2Cx->CR1 |= (1 << I2C_CR1_START);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	601a      	str	r2, [r3, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr

08001f92 <I2C_GenerateStopCondition>:
  * @brief Generates a STOP condition on the I2C bus.
  * @param pI2Cx Pointer to I2C registers.
  * @retval None
  */
void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
    pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	601a      	str	r2, [r3, #0]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <I2C_MasterRequestWrite>:
  * @param pI2Cx Pointer to I2C registers.
  * @param DevAddress The 7-bit slave address.
  * @retval None
  */
static void I2C_MasterRequestWrite(I2C_RegDef_t *pI2Cx, uint8_t DevAddress)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	70fb      	strb	r3, [r7, #3]
    DevAddress = DevAddress << 1;
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	70fb      	strb	r3, [r7, #3]
    DevAddress &= ~(1); // Ensure the R/nW bit is 0 for write.
 8001fc2:	78fb      	ldrb	r3, [r7, #3]
 8001fc4:	f023 0301 	bic.w	r3, r3, #1
 8001fc8:	70fb      	strb	r3, [r7, #3]
    pI2Cx->DR = DevAddress;
 8001fca:	78fa      	ldrb	r2, [r7, #3]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	611a      	str	r2, [r3, #16]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <I2C_MasterRequestRead>:
  * @param pI2Cx Pointer to I2C registers.
  * @param DevAddress The 7-bit slave address.
  * @retval None
  */
static void I2C_MasterRequestRead(I2C_RegDef_t *pI2Cx, uint8_t DevAddress)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	70fb      	strb	r3, [r7, #3]
    DevAddress = DevAddress << 1;
 8001fe6:	78fb      	ldrb	r3, [r7, #3]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	70fb      	strb	r3, [r7, #3]
    DevAddress |= 1; // Ensure the R/nW bit is 1 for read.
 8001fec:	78fb      	ldrb	r3, [r7, #3]
 8001fee:	f043 0301 	orr.w	r3, r3, #1
 8001ff2:	70fb      	strb	r3, [r7, #3]
    pI2Cx->DR = DevAddress;
 8001ff4:	78fa      	ldrb	r2, [r7, #3]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	611a      	str	r2, [r3, #16]
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <I2C_Clear_ADDRFlag>:
  * @brief Clears the ADDR flag by reading SR1 and SR2.
  * @param hi2c Pointer to I2C handle.
  * @retval None
  */
static void I2C_Clear_ADDRFlag(I2C_HandleTypeDef *hi2c )
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
    uint32_t dummy_read;

    // Check if the device is in master mode by checking the MSL bit in SR2 (Master/Slave status)
    if (hi2c->pI2Cx->SR2 & (1 << I2C_SR2_MSL))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d01f      	beq.n	800205a <I2C_Clear_ADDRFlag+0x56>
    {
        // Device is in master mode
        if (hi2c->TxRxState == I2C_STATE_BUSY_TX)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	7f1b      	ldrb	r3, [r3, #28]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d112      	bne.n	8002048 <I2C_Clear_ADDRFlag+0x44>
        {
            // If we're in transmission mode and we're receiving only 1 byte
            if (hi2c->RxSize == 1)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d11f      	bne.n	800206a <I2C_Clear_ADDRFlag+0x66>
            {
                // Disable Acknowledge (ACK) for the last byte
                I2C_ManageAcking(hi2c->pI2Cx, DISABLE);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2100      	movs	r1, #0
 8002030:	4618      	mov	r0, r3
 8002032:	f000 fa64 	bl	80024fe <I2C_ManageAcking>

                // Read SR1 and SR2 to clear the ADDR flag
                dummy_read = hi2c->pI2Cx->SR1;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	60fb      	str	r3, [r7, #12]
                dummy_read = hi2c->pI2Cx->SR2;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	60fb      	str	r3, [r7, #12]
        // Read SR1 and SR2 to clear the ADDR flag in slave mode
        dummy_read = hi2c->pI2Cx->SR1;
        dummy_read = hi2c->pI2Cx->SR2;
        (void)dummy_read;  // Dummy read to clear the flags
    }
}
 8002046:	e010      	b.n	800206a <I2C_Clear_ADDRFlag+0x66>
            dummy_read = hi2c->pI2Cx->SR1;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	60fb      	str	r3, [r7, #12]
            dummy_read = hi2c->pI2Cx->SR2;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	60fb      	str	r3, [r7, #12]
}
 8002058:	e007      	b.n	800206a <I2C_Clear_ADDRFlag+0x66>
        dummy_read = hi2c->pI2Cx->SR1;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	60fb      	str	r3, [r7, #12]
        dummy_read = hi2c->pI2Cx->SR2;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	60fb      	str	r3, [r7, #12]
}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <I2C_PeriClockControl>:
  * @param  pI2Cx Pointer to I2C_RegDef_t structure representing I2C1, I2C2, or I2C3.
  * @param  clockState ENABLE (1) to enable the clock, DISABLE (0) to disable it.
  * @retval None
  */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t clockState)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
    if (clockState == ENABLE) {
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d120      	bne.n	80020c8 <I2C_PeriClockControl+0x54>
        if (pI2Cx == I2C1) {
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a22      	ldr	r2, [pc, #136]	@ (8002114 <I2C_PeriClockControl+0xa0>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d106      	bne.n	800209c <I2C_PeriClockControl+0x28>
            I2C1_CLK_ENABLE();
 800208e:	4b22      	ldr	r3, [pc, #136]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	4a21      	ldr	r2, [pc, #132]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 8002094:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002098:	6413      	str	r3, [r2, #64]	@ 0x40
            I2C2_CLK_DISABLE();
        }else if (pI2Cx == I2C3) {
            I2C3_CLK_DISABLE();
        }
    }
}
 800209a:	e035      	b.n	8002108 <I2C_PeriClockControl+0x94>
        }else if (pI2Cx == I2C2) {
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a1f      	ldr	r2, [pc, #124]	@ (800211c <I2C_PeriClockControl+0xa8>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d106      	bne.n	80020b2 <I2C_PeriClockControl+0x3e>
            I2C2_CLK_ENABLE();
 80020a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020ae:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80020b0:	e02a      	b.n	8002108 <I2C_PeriClockControl+0x94>
        }else if (pI2Cx == I2C3) {
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002120 <I2C_PeriClockControl+0xac>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d126      	bne.n	8002108 <I2C_PeriClockControl+0x94>
            I2C3_CLK_ENABLE();
 80020ba:	4b17      	ldr	r3, [pc, #92]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	4a16      	ldr	r2, [pc, #88]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020c4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80020c6:	e01f      	b.n	8002108 <I2C_PeriClockControl+0x94>
        if (pI2Cx == I2C1) {
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a12      	ldr	r2, [pc, #72]	@ (8002114 <I2C_PeriClockControl+0xa0>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d106      	bne.n	80020de <I2C_PeriClockControl+0x6a>
            I2C1_CLK_DISABLE();
 80020d0:	4b11      	ldr	r3, [pc, #68]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	4a10      	ldr	r2, [pc, #64]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80020da:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80020dc:	e014      	b.n	8002108 <I2C_PeriClockControl+0x94>
        }else if (pI2Cx == I2C2) {
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a0e      	ldr	r2, [pc, #56]	@ (800211c <I2C_PeriClockControl+0xa8>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d106      	bne.n	80020f4 <I2C_PeriClockControl+0x80>
            I2C2_CLK_DISABLE();
 80020e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80020f0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80020f2:	e009      	b.n	8002108 <I2C_PeriClockControl+0x94>
        }else if (pI2Cx == I2C3) {
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002120 <I2C_PeriClockControl+0xac>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d105      	bne.n	8002108 <I2C_PeriClockControl+0x94>
            I2C3_CLK_DISABLE();
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	4a05      	ldr	r2, [pc, #20]	@ (8002118 <I2C_PeriClockControl+0xa4>)
 8002102:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002106:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	40005400 	.word	0x40005400
 8002118:	40023800 	.word	0x40023800
 800211c:	40005800 	.word	0x40005800
 8002120:	40005c00 	.word	0x40005c00

08002124 <I2C_GetFlagStatus>:
  * @param  pI2Cx Pointer to the I2C peripheral (I2C1, I2C2 and I2C3).
  * @param  FlagName The flag to check (e.g., I2C_FLAG_TXE, I2C_FLAG_RXNE, I2C_FLAG_BSY).
  * @retval FLAG_SET(1) or FLAG_RESET(0).
  */
uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx , uint32_t FlagName)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
    if(pI2Cx->SR1 & FlagName)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <I2C_GetFlagStatus+0x1a>
    {
        return FLAG_SET;
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <I2C_GetFlagStatus+0x1c>
    }
    return FLAG_RESET;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
	...

0800214c <I2C_Init>:
  * @param  hi2c Pointer to an I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C peripheral.
  * @retval I2C status
  */
I2C_StatusTypeDef I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
    uint32_t tempreg = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]

    // Enable clock for I2Cx peripheral
    I2C_PeriClockControl(hi2c->pI2Cx, ENABLE);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2101      	movs	r1, #1
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ff88 	bl	8002074 <I2C_PeriClockControl>

    // Set the ACK control bit (Acknowledgment)
    tempreg |= hi2c->Init.AckControl << 10;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7a5b      	ldrb	r3, [r3, #9]
 8002168:	029b      	lsls	r3, r3, #10
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	4313      	orrs	r3, r2
 800216e:	60fb      	str	r3, [r7, #12]
    hi2c->pI2Cx->CR1 = tempreg;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	601a      	str	r2, [r3, #0]

    // Configure the FREQ field of CR2 (Clock control register)
    tempreg = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]
    tempreg = RCC_GetPCLK1_Value() / 1000000;  // Calculate the PCLK1 value in MHz
 800217c:	f000 f9f6 	bl	800256c <RCC_GetPCLK1_Value>
 8002180:	4603      	mov	r3, r0
 8002182:	4a43      	ldr	r2, [pc, #268]	@ (8002290 <I2C_Init+0x144>)
 8002184:	fba2 2303 	umull	r2, r3, r2, r3
 8002188:	0c9b      	lsrs	r3, r3, #18
 800218a:	60fb      	str	r3, [r7, #12]
    hi2c->pI2Cx->CR2 = (tempreg & 0x3F);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8002196:	605a      	str	r2, [r3, #4]

    // Program the device's own address (7-bit address for I2C)
    tempreg = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
    tempreg |= hi2c->Init.DeviceAddress << 1;  // Set the 7-bit device address, shifting it to the left by 1 bit
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7a9b      	ldrb	r3, [r3, #10]
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60fb      	str	r3, [r7, #12]
    tempreg |= (1 << 14);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021ae:	60fb      	str	r3, [r7, #12]
    hi2c->pI2Cx->OAR1 = tempreg;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	609a      	str	r2, [r3, #8]

    // CCR Calculation (Clock control register for I2C)
    uint32_t CCR_value = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
    tempreg = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]

    if (hi2c->Init.ClockSpeed <= I2C_CLOCKSPEED_SM) {
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	4a33      	ldr	r2, [pc, #204]	@ (8002294 <I2C_Init+0x148>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d809      	bhi.n	80021de <I2C_Init+0x92>
        // Standard Mode (100 kHz)
        CCR_value = (RCC_GetPCLK1_Value() / (2 * hi2c->Init.ClockSpeed));
 80021ca:	f000 f9cf 	bl	800256c <RCC_GetPCLK1_Value>
 80021ce:	4602      	mov	r2, r0
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	e026      	b.n	800222c <I2C_Init+0xe0>
    } else {
        // Fast Mode (400 kHz)
        tempreg |= 1 << 15;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e4:	60fb      	str	r3, [r7, #12]
        tempreg |= (hi2c->Init.DutyCycle << 14);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	7a1b      	ldrb	r3, [r3, #8]
 80021ea:	039b      	lsls	r3, r3, #14
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]

        if (hi2c->Init.DutyCycle == I2C_DUTYCYCLE_2) {
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	7a1b      	ldrb	r3, [r3, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10b      	bne.n	8002212 <I2C_Init+0xc6>
            CCR_value = (RCC_GetPCLK1_Value() / (3 * hi2c->Init.ClockSpeed));  // Calculate CCR value for DutyCycle 2:1
 80021fa:	f000 f9b7 	bl	800256c <RCC_GetPCLK1_Value>
 80021fe:	4601      	mov	r1, r0
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	4613      	mov	r3, r2
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	4413      	add	r3, r2
 800220a:	fbb1 f3f3 	udiv	r3, r1, r3
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	e00c      	b.n	800222c <I2C_Init+0xe0>
        } else {
            CCR_value = (RCC_GetPCLK1_Value() / (25 * hi2c->Init.ClockSpeed));  // Calculate CCR value for DutyCycle 16:9
 8002212:	f000 f9ab 	bl	800256c <RCC_GetPCLK1_Value>
 8002216:	4601      	mov	r1, r0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685a      	ldr	r2, [r3, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	009a      	lsls	r2, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	fbb1 f3f3 	udiv	r3, r1, r3
 800222a:	60bb      	str	r3, [r7, #8]
        }
    }

    tempreg |= (CCR_value & 0xFFF);
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	4313      	orrs	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
    hi2c->pI2Cx->CCR = tempreg;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	61da      	str	r2, [r3, #28]

    // TRISE Configuration (Tri-state time configuration)
    if (hi2c->Init.ClockSpeed <= I2C_CLOCKSPEED_SM) {
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	4a13      	ldr	r2, [pc, #76]	@ (8002294 <I2C_Init+0x148>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d809      	bhi.n	800225e <I2C_Init+0x112>
        // Standard Mode (100 kHz)
        tempreg = (RCC_GetPCLK1_Value() / 1000000U) + 1;
 800224a:	f000 f98f 	bl	800256c <RCC_GetPCLK1_Value>
 800224e:	4603      	mov	r3, r0
 8002250:	4a0f      	ldr	r2, [pc, #60]	@ (8002290 <I2C_Init+0x144>)
 8002252:	fba2 2303 	umull	r2, r3, r2, r3
 8002256:	0c9b      	lsrs	r3, r3, #18
 8002258:	3301      	adds	r3, #1
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	e00d      	b.n	800227a <I2C_Init+0x12e>
    } else {
        // Fast Mode (400 kHz)
        tempreg = ((RCC_GetPCLK1_Value() * 300) / 1000000000U) + 1;
 800225e:	f000 f985 	bl	800256c <RCC_GetPCLK1_Value>
 8002262:	4603      	mov	r3, r0
 8002264:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002268:	fb02 f303 	mul.w	r3, r2, r3
 800226c:	0a5b      	lsrs	r3, r3, #9
 800226e:	4a0a      	ldr	r2, [pc, #40]	@ (8002298 <I2C_Init+0x14c>)
 8002270:	fba2 2303 	umull	r2, r3, r2, r3
 8002274:	09db      	lsrs	r3, r3, #7
 8002276:	3301      	adds	r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
    }
    hi2c->pI2Cx->TRISE = (tempreg & 0x3F);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8002284:	621a      	str	r2, [r3, #32]

    return I2C_OK;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	431bde83 	.word	0x431bde83
 8002294:	000186a0 	.word	0x000186a0
 8002298:	00044b83 	.word	0x00044b83

0800229c <I2C_Master_Transmit>:
  * @param  DevAddress Target device address: The device's 7-bit address (shifted left before sending).
  * @param  Sr Start repeated
  * @retval I2C_status
  */
I2C_StatusTypeDef I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pTxbuffer, uint32_t Len, uint8_t DevAddress, uint8_t Sr)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
 80022a8:	70fb      	strb	r3, [r7, #3]
    // 1. Generate the START condition.
    I2C_GenerateStartCondition(hi2c->pI2Cx);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff fe60 	bl	8001f74 <I2C_GenerateStartCondition>

    // 2. Wait until the SB (Start Bit) flag is set.
    //    Until SB is cleared, SCL remains low (clock stretching).
    while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_SB)));
 80022b4:	bf00      	nop
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2101      	movs	r1, #1
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff ff31 	bl	8002124 <I2C_GetFlagStatus>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d0f6      	beq.n	80022b6 <I2C_Master_Transmit+0x1a>

    // 3. Send the slave address with the R/nW bit set to Write (0).
    I2C_MasterRequestWrite(hi2c->pI2Cx, DevAddress);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	78fa      	ldrb	r2, [r7, #3]
 80022ce:	4611      	mov	r1, r2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff fe6d 	bl	8001fb0 <I2C_MasterRequestWrite>

    // 4. Wait until the ADDR flag is set indicating address phase completion.
    while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_ADDR)));
 80022d6:	bf00      	nop
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2102      	movs	r1, #2
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff ff20 	bl	8002124 <I2C_GetFlagStatus>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f6      	beq.n	80022d8 <I2C_Master_Transmit+0x3c>

    // 5. Clear the ADDR flag (by reading SR1 then SR2).
    //    Until ADDR is cleared, SCL remains low.
    I2C_Clear_ADDRFlag(hi2c);
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f7ff fe8a 	bl	8002004 <I2C_Clear_ADDRFlag>

    // 6. Transmit data bytes until the length becomes 0.
    while (Len > 0)
 80022f0:	e014      	b.n	800231c <I2C_Master_Transmit+0x80>
    {
        // Wait until TXE (Transmit Data Register Empty) flag is set.
        while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_TXE)));
 80022f2:	bf00      	nop
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2180      	movs	r1, #128	@ 0x80
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff ff12 	bl	8002124 <I2C_GetFlagStatus>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f6      	beq.n	80022f4 <I2C_Master_Transmit+0x58>
        // Write data to the data register.
        hi2c->pI2Cx->DR = *pTxbuffer;
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	781a      	ldrb	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	611a      	str	r2, [r3, #16]
        pTxbuffer++;
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	3301      	adds	r3, #1
 8002314:	60bb      	str	r3, [r7, #8]
        Len--;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3b01      	subs	r3, #1
 800231a:	607b      	str	r3, [r7, #4]
    while (Len > 0)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1e7      	bne.n	80022f2 <I2C_Master_Transmit+0x56>
    }

    // 7. Wait for the final byte transfer to complete:
    //    Wait until TXE and BTF (Byte Transfer Finished) flags are set.
    while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_TXE)));
 8002322:	bf00      	nop
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2180      	movs	r1, #128	@ 0x80
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff fefa 	bl	8002124 <I2C_GetFlagStatus>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f6      	beq.n	8002324 <I2C_Master_Transmit+0x88>
    while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_BTF)));
 8002336:	bf00      	nop
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2104      	movs	r1, #4
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fef0 	bl	8002124 <I2C_GetFlagStatus>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f6      	beq.n	8002338 <I2C_Master_Transmit+0x9c>

    // 8. Generate the STOP condition if repeated start is disabled.
    //    Generating STOP automatically clears the BTF flag.
    if (Sr == I2C_SR_DISABLE) {
 800234a:	7e3b      	ldrb	r3, [r7, #24]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d104      	bne.n	800235a <I2C_Master_Transmit+0xbe>
        I2C_GenerateStopCondition(hi2c->pI2Cx);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fe1c 	bl	8001f92 <I2C_GenerateStopCondition>
    }
    return I2C_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <I2C_Master_Receive>:
  * @param  DevAddress Target device address: The device's 7-bit address (shifted left before sending).
  * @param  Sr Start repeated
  * @retval i2c_status
  */
I2C_StatusTypeDef I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pRxbuffer, uint32_t Len, uint8_t DevAddress, uint8_t Sr)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	70fb      	strb	r3, [r7, #3]
    // 1. Generate the START condition
    I2C_GenerateStartCondition(hi2c->pI2Cx);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fdfc 	bl	8001f74 <I2C_GenerateStartCondition>

     // 2. Wait until the SB (Start Bit) flag is set.
     //    Until SB is cleared, SCL remains low (clock stretching).
    while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_SB)));
 800237c:	bf00      	nop
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2101      	movs	r1, #1
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fecd 	bl	8002124 <I2C_GetFlagStatus>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f6      	beq.n	800237e <I2C_Master_Receive+0x1a>

    // 3. Send the slave address with the R/nW bit set to Read (1).
    I2C_MasterRequestRead(hi2c->pI2Cx, DevAddress);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	78fa      	ldrb	r2, [r7, #3]
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff fe1e 	bl	8001fda <I2C_MasterRequestRead>

    // 4. Wait until the ADDR flag is set indicating address phase completion.
    while (!(I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_ADDR)));
 800239e:	bf00      	nop
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2102      	movs	r1, #2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff febc 	bl	8002124 <I2C_GetFlagStatus>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f6      	beq.n	80023a0 <I2C_Master_Receive+0x3c>

    // Read only 1 byte from slave
    if (Len == 1)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d121      	bne.n	80023fc <I2C_Master_Receive+0x98>
    {
        // Disable Acknowledge
        I2C_ManageAcking(hi2c->pI2Cx, I2C_ACK_DISABLE);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2100      	movs	r1, #0
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f89d 	bl	80024fe <I2C_ManageAcking>

        // Clear the ADDR flag
        I2C_Clear_ADDRFlag(hi2c);
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f7ff fe1d 	bl	8002004 <I2C_Clear_ADDRFlag>

        // wait until RXNE becomes 1
        while (! (I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_RXNE)));
 80023ca:	bf00      	nop
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2140      	movs	r1, #64	@ 0x40
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fea6 	bl	8002124 <I2C_GetFlagStatus>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0f6      	beq.n	80023cc <I2C_Master_Receive+0x68>

        // generate the STOP condition
        if (Sr == I2C_SR_DISABLE) {
 80023de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d104      	bne.n	80023f0 <I2C_Master_Receive+0x8c>
            I2C_GenerateStopCondition(hi2c->pI2Cx);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fdd1 	bl	8001f92 <I2C_GenerateStopCondition>
        }

        // Read the single data byte from the data register into the buffer
        *pRxbuffer = hi2c->pI2Cx->DR;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	b2da      	uxtb	r2, r3
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	701a      	strb	r2, [r3, #0]
    }

    // Read data from slave when Len > 1
    if (Len > 1)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d930      	bls.n	8002464 <I2C_Master_Receive+0x100>
    {
        // clear the ADDR flag
        I2C_Clear_ADDRFlag(hi2c);
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f7ff fdfe 	bl	8002004 <I2C_Clear_ADDRFlag>

        // Read data until all bytes are received.
        for (uint32_t i = Len; i > 0; i--)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	e027      	b.n	800245e <I2C_Master_Receive+0xfa>
        {
            // wait until RXNE becomes 1
            while (! (I2C_GetFlagStatus(hi2c->pI2Cx, I2C_FLAG_RXNE)));
 800240e:	bf00      	nop
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2140      	movs	r1, #64	@ 0x40
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fe84 	bl	8002124 <I2C_GetFlagStatus>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f6      	beq.n	8002410 <I2C_Master_Receive+0xac>

            // Check if this is the second-to-last byte (for NACK and Stop/ReStart)
            if (i == 2)
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2b02      	cmp	r3, #2
 8002426:	d10e      	bne.n	8002446 <I2C_Master_Receive+0xe2>
            {
                // Disable Acknowledge
                I2C_ManageAcking(hi2c->pI2Cx, I2C_ACK_DISABLE);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2100      	movs	r1, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f000 f865 	bl	80024fe <I2C_ManageAcking>

                // generate the STOP condition
                if (Sr == I2C_SR_DISABLE) {
 8002434:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d104      	bne.n	8002446 <I2C_Master_Receive+0xe2>
                        I2C_GenerateStopCondition(hi2c->pI2Cx);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff fda6 	bl	8001f92 <I2C_GenerateStopCondition>
                }
            }

            // read the data from data register into buffer
            *pRxbuffer = hi2c->pI2Cx->DR;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	b2da      	uxtb	r2, r3
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	701a      	strb	r2, [r3, #0]

            // increment the buffer address
            pRxbuffer++;
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	3301      	adds	r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
        for (uint32_t i = Len; i > 0; i--)
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	3b01      	subs	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1d4      	bne.n	800240e <I2C_Master_Receive+0xaa>
        }
    }
    //re-enable ACKing
    if(hi2c->Init.AckControl == I2C_ACK_ENABLE)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	7a5b      	ldrb	r3, [r3, #9]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d105      	bne.n	8002478 <I2C_Master_Receive+0x114>
    {
        I2C_ManageAcking(hi2c->pI2Cx,I2C_ACK_ENABLE);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2101      	movs	r1, #1
 8002472:	4618      	mov	r0, r3
 8002474:	f000 f843 	bl	80024fe <I2C_ManageAcking>
    }
    return I2C_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <I2C_Mem_Read>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval i2c_status
  */
I2C_StatusTypeDef I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b088      	sub	sp, #32
 8002486:	af02      	add	r7, sp, #8
 8002488:	60f8      	str	r0, [r7, #12]
 800248a:	4608      	mov	r0, r1
 800248c:	4611      	mov	r1, r2
 800248e:	461a      	mov	r2, r3
 8002490:	4603      	mov	r3, r0
 8002492:	817b      	strh	r3, [r7, #10]
 8002494:	460b      	mov	r3, r1
 8002496:	813b      	strh	r3, [r7, #8]
 8002498:	4613      	mov	r3, r2
 800249a:	80fb      	strh	r3, [r7, #6]
	// 1. Send memory address in write mode
	uint8_t mem_addr[2];

	if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800249c:	88fb      	ldrh	r3, [r7, #6]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d10d      	bne.n	80024be <I2C_Mem_Read+0x3c>
	{
		// 1byte
		mem_addr[0] = (uint8_t)MemAddress;
 80024a2:	893b      	ldrh	r3, [r7, #8]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	753b      	strb	r3, [r7, #20]
		I2C_Master_Transmit(hi2c, mem_addr, 1, DevAddress, I2C_SR_ENABLE); // repeated start
 80024a8:	897b      	ldrh	r3, [r7, #10]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	f107 0114 	add.w	r1, r7, #20
 80024b0:	2201      	movs	r2, #1
 80024b2:	9200      	str	r2, [sp, #0]
 80024b4:	2201      	movs	r2, #1
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f7ff fef0 	bl	800229c <I2C_Master_Transmit>
 80024bc:	e011      	b.n	80024e2 <I2C_Mem_Read+0x60>
	}else {
		// 2byte
		mem_addr[0] = (uint8_t)(MemAddress >> 8);
 80024be:	893b      	ldrh	r3, [r7, #8]
 80024c0:	0a1b      	lsrs	r3, r3, #8
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	753b      	strb	r3, [r7, #20]
		mem_addr[1] = (uint8_t)MemAddress;
 80024c8:	893b      	ldrh	r3, [r7, #8]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	757b      	strb	r3, [r7, #21]
		I2C_Master_Transmit(hi2c, mem_addr, 2, DevAddress, I2C_SR_ENABLE); // repeated start
 80024ce:	897b      	ldrh	r3, [r7, #10]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	f107 0114 	add.w	r1, r7, #20
 80024d6:	2201      	movs	r2, #1
 80024d8:	9200      	str	r2, [sp, #0]
 80024da:	2202      	movs	r2, #2
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f7ff fedd 	bl	800229c <I2C_Master_Transmit>
	}
	// Read data from slave
	I2C_Master_Receive(hi2c, pData, Size, DevAddress, I2C_SR_DISABLE);
 80024e2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024e4:	897b      	ldrh	r3, [r7, #10]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2100      	movs	r1, #0
 80024ea:	9100      	str	r1, [sp, #0]
 80024ec:	6a39      	ldr	r1, [r7, #32]
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f7ff ff38 	bl	8002364 <I2C_Master_Receive>

	return I2C_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3718      	adds	r7, #24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <I2C_ManageAcking>:
  * @param  pI2Cx Pointer to the I2C peripheral (I2C1, I2C2 and I2C3).
  * @param  state I2C_ACK_ENABLE (1) to enable the ack, I2C_ACK_DISABLE (0) to disable it.
  * @retval None
  */
void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t state)
{
 80024fe:	b480      	push	{r7}
 8002500:	b083      	sub	sp, #12
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	460b      	mov	r3, r1
 8002508:	70fb      	strb	r3, [r7, #3]
    if (state == I2C_ACK_ENABLE)
 800250a:	78fb      	ldrb	r3, [r7, #3]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d106      	bne.n	800251e <I2C_ManageAcking+0x20>
    {
        pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	601a      	str	r2, [r3, #0]
    }else
    {
        pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
    }
}
 800251c:	e005      	b.n	800252a <I2C_ManageAcking+0x2c>
        pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	601a      	str	r2, [r3, #0]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <I2C_PeripheralControl>:
  * @param  pI2Cx Pointer to the I2C peripheral (I2C1, I2C2 and I2C3).
  * @param  controlState ENABLE (1) to enable the Peripheral, DISABLE (0) to disable it.
  * @retval None
  */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t controlState)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	70fb      	strb	r3, [r7, #3]
    if (controlState == ENABLE)
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d106      	bne.n	8002554 <I2C_PeripheralControl+0x20>
    {
        pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f043 0201 	orr.w	r2, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	601a      	str	r2, [r3, #0]
    }else {
        pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
    }
}
 8002552:	e005      	b.n	8002560 <I2C_PeripheralControl+0x2c>
        pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f023 0201 	bic.w	r2, r3, #1
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	601a      	str	r2, [r3, #0]
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr
	...

0800256c <RCC_GetPCLK1_Value>:
 * @retval uint32_t PCLK1 frequency in Hz, or 0 if an error occurs.
 * @note   Assumes HSI = 16 MHz, HSE = 8 MHz, or PLL output as system clock source.
 *         Uses RCC_CFGR to determine clock source, AHB, and APB1 prescalers.
 */
uint32_t RCC_GetPCLK1_Value(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
    uint32_t PCLK1_value, systemClock;
    uint8_t clockSrc, temp, AHBP_value, APB1P_value;

    // Extract the clock source bits (bits 2:3 of RCC->CFGR)
    clockSrc = ((RCC->CFGR >> 2) & 0x3);
 8002572:	4b24      	ldr	r3, [pc, #144]	@ (8002604 <RCC_GetPCLK1_Value+0x98>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	089b      	lsrs	r3, r3, #2
 8002578:	b2db      	uxtb	r3, r3
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	727b      	strb	r3, [r7, #9]
    if (clockSrc == 0) {
 8002580:	7a7b      	ldrb	r3, [r7, #9]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d102      	bne.n	800258c <RCC_GetPCLK1_Value+0x20>
        // Clock source is HSI (internal oscillator)
        systemClock = HSI_FREQ_DEFAULT;  // e.g., 16 MHz
 8002586:	4b20      	ldr	r3, [pc, #128]	@ (8002608 <RCC_GetPCLK1_Value+0x9c>)
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	e008      	b.n	800259e <RCC_GetPCLK1_Value+0x32>
    } else if (clockSrc == 1) {
 800258c:	7a7b      	ldrb	r3, [r7, #9]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d102      	bne.n	8002598 <RCC_GetPCLK1_Value+0x2c>
        // Clock source is HSE (external oscillator)
        systemClock = HSE_FREQ_DEFAULT;  // e.g., 8 MHz
 8002592:	4b1e      	ldr	r3, [pc, #120]	@ (800260c <RCC_GetPCLK1_Value+0xa0>)
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	e002      	b.n	800259e <RCC_GetPCLK1_Value+0x32>
    } else {
        // Clock source is PLL, so get the PLL output frequency
        systemClock = RCC_GetPLLOutputClock();
 8002598:	f000 f83e 	bl	8002618 <RCC_GetPLLOutputClock>
 800259c:	60f8      	str	r0, [r7, #12]
    }

    // Get the AHB prescaler value from RCC->CFGR (bits 4:7)
    temp = ((RCC->CFGR >> 4) & 0xF);
 800259e:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <RCC_GetPCLK1_Value+0x98>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	091b      	lsrs	r3, r3, #4
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	723b      	strb	r3, [r7, #8]
    if (temp < 8) {
 80025ac:	7a3b      	ldrb	r3, [r7, #8]
 80025ae:	2b07      	cmp	r3, #7
 80025b0:	d802      	bhi.n	80025b8 <RCC_GetPCLK1_Value+0x4c>
        // No division; AHB clock is equal to system clock
        AHBP_value = 1;
 80025b2:	2301      	movs	r3, #1
 80025b4:	72fb      	strb	r3, [r7, #11]
 80025b6:	e005      	b.n	80025c4 <RCC_GetPCLK1_Value+0x58>
    } else {
        // Division factor is determined from the AHP_Prescaler array.
        AHBP_value = AHP_Prescaler[temp - 8];
 80025b8:	7a3b      	ldrb	r3, [r7, #8]
 80025ba:	3b08      	subs	r3, #8
 80025bc:	4a14      	ldr	r2, [pc, #80]	@ (8002610 <RCC_GetPCLK1_Value+0xa4>)
 80025be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025c2:	72fb      	strb	r3, [r7, #11]
    }

    // Get the APB1 prescaler value from RCC->CFGR (bits 10:12)
    temp = ((RCC->CFGR >> 10) & 0x7);
 80025c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002604 <RCC_GetPCLK1_Value+0x98>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	0a9b      	lsrs	r3, r3, #10
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	723b      	strb	r3, [r7, #8]
    if (temp < 4) {
 80025d2:	7a3b      	ldrb	r3, [r7, #8]
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d802      	bhi.n	80025de <RCC_GetPCLK1_Value+0x72>
        // No division; APB1 clock is equal to AHB clock
        APB1P_value = 1;
 80025d8:	2301      	movs	r3, #1
 80025da:	72bb      	strb	r3, [r7, #10]
 80025dc:	e004      	b.n	80025e8 <RCC_GetPCLK1_Value+0x7c>
    } else {
        // Division factor is determined from the APB_Prescaler array.
        APB1P_value = APB_Prescaler[temp - 4];
 80025de:	7a3b      	ldrb	r3, [r7, #8]
 80025e0:	3b04      	subs	r3, #4
 80025e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002614 <RCC_GetPCLK1_Value+0xa8>)
 80025e4:	5cd3      	ldrb	r3, [r2, r3]
 80025e6:	72bb      	strb	r3, [r7, #10]
    }

    // Compute PCLK1: First, divide the system clock by the AHB prescaler,
    // then divide that result by the APB1 prescaler.
    PCLK1_value = (systemClock / AHBP_value) / APB1P_value;
 80025e8:	7afb      	ldrb	r3, [r7, #11]
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80025f0:	7abb      	ldrb	r3, [r7, #10]
 80025f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f6:	607b      	str	r3, [r7, #4]

    return PCLK1_value;
 80025f8:	687b      	ldr	r3, [r7, #4]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40023800 	.word	0x40023800
 8002608:	00f42400 	.word	0x00f42400
 800260c:	007a1200 	.word	0x007a1200
 8002610:	20000014 	.word	0x20000014
 8002614:	20000024 	.word	0x20000024

08002618 <RCC_GetPLLOutputClock>:
    return PCLK2_value;
}


uint32_t  RCC_GetPLLOutputClock()
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
	return 0;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr
	...

08002628 <TIM_PeriClockControl>:
  * @brief  Initializes the TIMx peripheral according to the specified parameters in the TIMx_Init.
  * @param  clockState Specifies whether to ENABLE or DISABLE of the clock for the TIM2 peripheral.
  * @retval None
  */
void TIM_PeriClockControl(TIM_RegDef_t *pTIMx, uint8_t clockState)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	70fb      	strb	r3, [r7, #3]
    if (clockState == ENABLE)
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	2b01      	cmp	r3, #1
 8002638:	f040 809b 	bne.w	8002772 <TIM_PeriClockControl+0x14a>
    {
        if (pTIMx == TIM1)       TIM1_CLK_ENABLE();
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a89      	ldr	r2, [pc, #548]	@ (8002864 <TIM_PeriClockControl+0x23c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d106      	bne.n	8002652 <TIM_PeriClockControl+0x2a>
 8002644:	4b88      	ldr	r3, [pc, #544]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002648:	4a87      	ldr	r2, [pc, #540]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800264a:	f043 0301 	orr.w	r3, r3, #1
 800264e:	6453      	str	r3, [r2, #68]	@ 0x44
        else if (pTIMx == TIM11) TIM11_CLK_DISABLE();
        else if (pTIMx == TIM12) TIM12_CLK_DISABLE();
        else if (pTIMx == TIM13) TIM13_CLK_DISABLE();
        else if (pTIMx == TIM14) TIM14_CLK_DISABLE();
    }
}
 8002650:	e144      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM2)  TIM2_CLK_ENABLE();
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002658:	d106      	bne.n	8002668 <TIM_PeriClockControl+0x40>
 800265a:	4b83      	ldr	r3, [pc, #524]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	4a82      	ldr	r2, [pc, #520]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002666:	e139      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM3)  TIM3_CLK_ENABLE();
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a80      	ldr	r2, [pc, #512]	@ (800286c <TIM_PeriClockControl+0x244>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d106      	bne.n	800267e <TIM_PeriClockControl+0x56>
 8002670:	4b7d      	ldr	r3, [pc, #500]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	4a7c      	ldr	r2, [pc, #496]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002676:	f043 0302 	orr.w	r3, r3, #2
 800267a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800267c:	e12e      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM4)  TIM4_CLK_ENABLE();
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a7b      	ldr	r2, [pc, #492]	@ (8002870 <TIM_PeriClockControl+0x248>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d106      	bne.n	8002694 <TIM_PeriClockControl+0x6c>
 8002686:	4b78      	ldr	r3, [pc, #480]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268a:	4a77      	ldr	r2, [pc, #476]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800268c:	f043 0304 	orr.w	r3, r3, #4
 8002690:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002692:	e123      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM5)  TIM5_CLK_ENABLE();
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a77      	ldr	r2, [pc, #476]	@ (8002874 <TIM_PeriClockControl+0x24c>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d106      	bne.n	80026aa <TIM_PeriClockControl+0x82>
 800269c:	4b72      	ldr	r3, [pc, #456]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	4a71      	ldr	r2, [pc, #452]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026a2:	f043 0308 	orr.w	r3, r3, #8
 80026a6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80026a8:	e118      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM6)  TIM6_CLK_ENABLE();
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a72      	ldr	r2, [pc, #456]	@ (8002878 <TIM_PeriClockControl+0x250>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d106      	bne.n	80026c0 <TIM_PeriClockControl+0x98>
 80026b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	4a6c      	ldr	r2, [pc, #432]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026b8:	f043 0310 	orr.w	r3, r3, #16
 80026bc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80026be:	e10d      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM7)  TIM7_CLK_ENABLE();
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a6e      	ldr	r2, [pc, #440]	@ (800287c <TIM_PeriClockControl+0x254>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d106      	bne.n	80026d6 <TIM_PeriClockControl+0xae>
 80026c8:	4b67      	ldr	r3, [pc, #412]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	4a66      	ldr	r2, [pc, #408]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026ce:	f043 0320 	orr.w	r3, r3, #32
 80026d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80026d4:	e102      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM8)  TIM8_CLK_ENABLE();
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a69      	ldr	r2, [pc, #420]	@ (8002880 <TIM_PeriClockControl+0x258>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d106      	bne.n	80026ec <TIM_PeriClockControl+0xc4>
 80026de:	4b62      	ldr	r3, [pc, #392]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	4a61      	ldr	r2, [pc, #388]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80026ea:	e0f7      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM9)  TIM9_CLK_ENABLE();
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a65      	ldr	r2, [pc, #404]	@ (8002884 <TIM_PeriClockControl+0x25c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d106      	bne.n	8002702 <TIM_PeriClockControl+0xda>
 80026f4:	4b5c      	ldr	r3, [pc, #368]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f8:	4a5b      	ldr	r2, [pc, #364]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80026fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026fe:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002700:	e0ec      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM10) TIM10_CLK_ENABLE();
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a60      	ldr	r2, [pc, #384]	@ (8002888 <TIM_PeriClockControl+0x260>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d106      	bne.n	8002718 <TIM_PeriClockControl+0xf0>
 800270a:	4b57      	ldr	r3, [pc, #348]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	4a56      	ldr	r2, [pc, #344]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002714:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002716:	e0e1      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM11) TIM11_CLK_ENABLE();
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a5c      	ldr	r2, [pc, #368]	@ (800288c <TIM_PeriClockControl+0x264>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d106      	bne.n	800272e <TIM_PeriClockControl+0x106>
 8002720:	4b51      	ldr	r3, [pc, #324]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002724:	4a50      	ldr	r2, [pc, #320]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002726:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800272a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800272c:	e0d6      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM12) TIM12_CLK_ENABLE();
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a57      	ldr	r2, [pc, #348]	@ (8002890 <TIM_PeriClockControl+0x268>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d106      	bne.n	8002744 <TIM_PeriClockControl+0x11c>
 8002736:	4b4c      	ldr	r3, [pc, #304]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	4a4b      	ldr	r2, [pc, #300]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800273c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002740:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002742:	e0cb      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM13) TIM13_CLK_ENABLE();
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a53      	ldr	r2, [pc, #332]	@ (8002894 <TIM_PeriClockControl+0x26c>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d106      	bne.n	800275a <TIM_PeriClockControl+0x132>
 800274c:	4b46      	ldr	r3, [pc, #280]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800274e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002750:	4a45      	ldr	r2, [pc, #276]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002756:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002758:	e0c0      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM14) TIM14_CLK_ENABLE();
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a4e      	ldr	r2, [pc, #312]	@ (8002898 <TIM_PeriClockControl+0x270>)
 800275e:	4293      	cmp	r3, r2
 8002760:	f040 80bc 	bne.w	80028dc <TIM_PeriClockControl+0x2b4>
 8002764:	4b40      	ldr	r3, [pc, #256]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	4a3f      	ldr	r2, [pc, #252]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800276a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002770:	e0b4      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        if (pTIMx == TIM1)       TIM1_CLK_DISABLE();
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a3b      	ldr	r2, [pc, #236]	@ (8002864 <TIM_PeriClockControl+0x23c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d106      	bne.n	8002788 <TIM_PeriClockControl+0x160>
 800277a:	4b3b      	ldr	r3, [pc, #236]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	4a3a      	ldr	r2, [pc, #232]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002786:	e0a9      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM2)  TIM2_CLK_DISABLE();
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800278e:	d106      	bne.n	800279e <TIM_PeriClockControl+0x176>
 8002790:	4b35      	ldr	r3, [pc, #212]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	4a34      	ldr	r2, [pc, #208]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002796:	f023 0301 	bic.w	r3, r3, #1
 800279a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800279c:	e09e      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM3)  TIM3_CLK_DISABLE();
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a32      	ldr	r2, [pc, #200]	@ (800286c <TIM_PeriClockControl+0x244>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d106      	bne.n	80027b4 <TIM_PeriClockControl+0x18c>
 80027a6:	4b30      	ldr	r3, [pc, #192]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027ac:	f023 0302 	bic.w	r3, r3, #2
 80027b0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80027b2:	e093      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM4)  TIM4_CLK_DISABLE();
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a2e      	ldr	r2, [pc, #184]	@ (8002870 <TIM_PeriClockControl+0x248>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d106      	bne.n	80027ca <TIM_PeriClockControl+0x1a2>
 80027bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	4a29      	ldr	r2, [pc, #164]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027c2:	f023 0304 	bic.w	r3, r3, #4
 80027c6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80027c8:	e088      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM5)  TIM5_CLK_DISABLE();
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a29      	ldr	r2, [pc, #164]	@ (8002874 <TIM_PeriClockControl+0x24c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d106      	bne.n	80027e0 <TIM_PeriClockControl+0x1b8>
 80027d2:	4b25      	ldr	r3, [pc, #148]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	4a24      	ldr	r2, [pc, #144]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027d8:	f023 0308 	bic.w	r3, r3, #8
 80027dc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80027de:	e07d      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM6)  TIM6_CLK_DISABLE();
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a25      	ldr	r2, [pc, #148]	@ (8002878 <TIM_PeriClockControl+0x250>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d106      	bne.n	80027f6 <TIM_PeriClockControl+0x1ce>
 80027e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002868 <TIM_PeriClockControl+0x240>)
 80027ee:	f023 0310 	bic.w	r3, r3, #16
 80027f2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80027f4:	e072      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM7)  TIM7_CLK_DISABLE();
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a20      	ldr	r2, [pc, #128]	@ (800287c <TIM_PeriClockControl+0x254>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d106      	bne.n	800280c <TIM_PeriClockControl+0x1e4>
 80027fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	4a19      	ldr	r2, [pc, #100]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002804:	f023 0320 	bic.w	r3, r3, #32
 8002808:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800280a:	e067      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM8)  TIM8_CLK_DISABLE();
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a1c      	ldr	r2, [pc, #112]	@ (8002880 <TIM_PeriClockControl+0x258>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d106      	bne.n	8002822 <TIM_PeriClockControl+0x1fa>
 8002814:	4b14      	ldr	r3, [pc, #80]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002818:	4a13      	ldr	r2, [pc, #76]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800281a:	f023 0302 	bic.w	r3, r3, #2
 800281e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002820:	e05c      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM9)  TIM9_CLK_DISABLE();
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a17      	ldr	r2, [pc, #92]	@ (8002884 <TIM_PeriClockControl+0x25c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d106      	bne.n	8002838 <TIM_PeriClockControl+0x210>
 800282a:	4b0f      	ldr	r3, [pc, #60]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800282c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282e:	4a0e      	ldr	r2, [pc, #56]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002830:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002834:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002836:	e051      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM10) TIM10_CLK_DISABLE();
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a13      	ldr	r2, [pc, #76]	@ (8002888 <TIM_PeriClockControl+0x260>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d106      	bne.n	800284e <TIM_PeriClockControl+0x226>
 8002840:	4b09      	ldr	r3, [pc, #36]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002844:	4a08      	ldr	r2, [pc, #32]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002846:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800284a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800284c:	e046      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM11) TIM11_CLK_DISABLE();
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a0e      	ldr	r2, [pc, #56]	@ (800288c <TIM_PeriClockControl+0x264>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d122      	bne.n	800289c <TIM_PeriClockControl+0x274>
 8002856:	4b04      	ldr	r3, [pc, #16]	@ (8002868 <TIM_PeriClockControl+0x240>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285a:	4a03      	ldr	r2, [pc, #12]	@ (8002868 <TIM_PeriClockControl+0x240>)
 800285c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002860:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002862:	e03b      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
 8002864:	40010000 	.word	0x40010000
 8002868:	40023800 	.word	0x40023800
 800286c:	40000400 	.word	0x40000400
 8002870:	40000800 	.word	0x40000800
 8002874:	40000c00 	.word	0x40000c00
 8002878:	40001000 	.word	0x40001000
 800287c:	40001400 	.word	0x40001400
 8002880:	40010400 	.word	0x40010400
 8002884:	40014000 	.word	0x40014000
 8002888:	40014400 	.word	0x40014400
 800288c:	40014800 	.word	0x40014800
 8002890:	40001800 	.word	0x40001800
 8002894:	40001c00 	.word	0x40001c00
 8002898:	40002000 	.word	0x40002000
        else if (pTIMx == TIM12) TIM12_CLK_DISABLE();
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a12      	ldr	r2, [pc, #72]	@ (80028e8 <TIM_PeriClockControl+0x2c0>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d106      	bne.n	80028b2 <TIM_PeriClockControl+0x28a>
 80028a4:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <TIM_PeriClockControl+0x2c4>)
 80028a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a8:	4a10      	ldr	r2, [pc, #64]	@ (80028ec <TIM_PeriClockControl+0x2c4>)
 80028aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028ae:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80028b0:	e014      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM13) TIM13_CLK_DISABLE();
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a0e      	ldr	r2, [pc, #56]	@ (80028f0 <TIM_PeriClockControl+0x2c8>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d106      	bne.n	80028c8 <TIM_PeriClockControl+0x2a0>
 80028ba:	4b0c      	ldr	r3, [pc, #48]	@ (80028ec <TIM_PeriClockControl+0x2c4>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028be:	4a0b      	ldr	r2, [pc, #44]	@ (80028ec <TIM_PeriClockControl+0x2c4>)
 80028c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028c4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80028c6:	e009      	b.n	80028dc <TIM_PeriClockControl+0x2b4>
        else if (pTIMx == TIM14) TIM14_CLK_DISABLE();
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a0a      	ldr	r2, [pc, #40]	@ (80028f4 <TIM_PeriClockControl+0x2cc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d105      	bne.n	80028dc <TIM_PeriClockControl+0x2b4>
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <TIM_PeriClockControl+0x2c4>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d4:	4a05      	ldr	r2, [pc, #20]	@ (80028ec <TIM_PeriClockControl+0x2c4>)
 80028d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028da:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	40001800 	.word	0x40001800
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40001c00 	.word	0x40001c00
 80028f4:	40002000 	.word	0x40002000

080028f8 <TIM_SetConfigPWM>:
                   uint8_t polarity,
                   uint32_t Prescaler,
                   uint32_t Period,
                   uint32_t DutyCycle,
                   uint8_t OCMode)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af02      	add	r7, sp, #8
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	4608      	mov	r0, r1
 8002902:	4611      	mov	r1, r2
 8002904:	461a      	mov	r2, r3
 8002906:	4603      	mov	r3, r0
 8002908:	70fb      	strb	r3, [r7, #3]
 800290a:	460b      	mov	r3, r1
 800290c:	70bb      	strb	r3, [r7, #2]
 800290e:	4613      	mov	r3, r2
 8002910:	707b      	strb	r3, [r7, #1]
    // 1. Configure counter mode (up/down/center-aligned)
    TIM_SetCounterMode(pTIMx, CounterMode);
 8002912:	78fb      	ldrb	r3, [r7, #3]
 8002914:	4619      	mov	r1, r3
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f9f2 	bl	8002d00 <TIM_SetCounterMode>

    // 2. Configure clock division = no division (CKD = 00)
    pTIMx->CR1 &= ~TIM_CR1_CKD;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	601a      	str	r2, [r3, #0]
    pTIMx->CR1 |= 0;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	601a      	str	r2, [r3, #0]

    // 3. Set prescaler, period, and duty cycle
    TIM_ConfigTimeBase(pTIMx, Prescaler, Period, DutyCycle, Channel);
 8002930:	78bb      	ldrb	r3, [r7, #2]
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	6939      	ldr	r1, [r7, #16]
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 f94c 	bl	8002bd8 <TIM_ConfigTimeBase>

    // 4. Enable counter
    TIM_CounterControl(pTIMx, ENABLE);
 8002940:	2101      	movs	r1, #1
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 fa20 	bl	8002d88 <TIM_CounterControl>

    // 5. Enable output compare for the given channel
    TIM_ChannelOutputControl(pTIMx, Channel, ENABLE);
 8002948:	78bb      	ldrb	r3, [r7, #2]
 800294a:	2201      	movs	r2, #1
 800294c:	4619      	mov	r1, r3
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f8e2 	bl	8002b18 <TIM_ChannelOutputControl>

    // 6. Set output polarity
    TIM_SetChannelPolarity(pTIMx, Channel, polarity);
 8002954:	787a      	ldrb	r2, [r7, #1]
 8002956:	78bb      	ldrb	r3, [r7, #2]
 8002958:	4619      	mov	r1, r3
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f87c 	bl	8002a58 <TIM_SetChannelPolarity>

    // 7. Set Output Compare mode (e.g., PWM1, PWM2, toggle, etc.)
    TIM_SetOCMode(pTIMx, Channel, OCMode);
 8002960:	7f3a      	ldrb	r2, [r7, #28]
 8002962:	78bb      	ldrb	r3, [r7, #2]
 8002964:	4619      	mov	r1, r3
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f976 	bl	8002c58 <TIM_SetOCMode>

    // 8. Generate an update event to load all the registers
    pTIMx->EGR |= TIM_EGR_UG;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	f043 0201 	orr.w	r2, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	615a      	str	r2, [r3, #20]
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <GPIO_Init_TIM>:
 * @brief  Initializes the GPIO pin for the specified timer channel.
 * @param  channel: Specifies the timer channel to configure the GPIO for.
 * @retval None
 */
void GPIO_Init_TIM(uint8_t channel)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	71fb      	strb	r3, [r7, #7]
    GPIO_HandleTypeDef GPIO_InitStruct;

    GPIO_InitStruct.pGPIOx = GPIOA;
 800298a:	4b20      	ldr	r3, [pc, #128]	@ (8002a0c <GPIO_Init_TIM+0x8c>)
 800298c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Init.Mode = GPIO_MODE_AF;
 800298e:	2302      	movs	r3, #2
 8002990:	747b      	strb	r3, [r7, #17]
    GPIO_InitStruct.Init.OPType = GPIO_OPTYPE_PP;
 8002992:	2300      	movs	r3, #0
 8002994:	753b      	strb	r3, [r7, #20]
    GPIO_InitStruct.Init.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	74bb      	strb	r3, [r7, #18]
    GPIO_InitStruct.Init.Speed = GPIO_SPEED_LOW;
 800299a:	2300      	movs	r3, #0
 800299c:	74fb      	strb	r3, [r7, #19]
    GPIO_InitStruct.Init.Alternate = 1; // TIM2 uses AF1 on PA0PA3
 800299e:	2301      	movs	r3, #1
 80029a0:	757b      	strb	r3, [r7, #21]

    switch (channel)
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d82b      	bhi.n	8002a00 <GPIO_Init_TIM+0x80>
 80029a8:	a201      	add	r2, pc, #4	@ (adr r2, 80029b0 <GPIO_Init_TIM+0x30>)
 80029aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ae:	bf00      	nop
 80029b0:	080029c1 	.word	0x080029c1
 80029b4:	080029d1 	.word	0x080029d1
 80029b8:	080029e1 	.word	0x080029e1
 80029bc:	080029f1 	.word	0x080029f1
    {
        case TIM_CHANNEL_1: // PA0
            GPIO_InitStruct.Init.Pin = GPIO_PIN_0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	743b      	strb	r3, [r7, #16]
            GPIO_Init(&GPIO_InitStruct);
 80029c4:	f107 030c 	add.w	r3, r7, #12
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff f8b9 	bl	8001b40 <GPIO_Init>
            break;
 80029ce:	e018      	b.n	8002a02 <GPIO_Init_TIM+0x82>

        case TIM_CHANNEL_2: // PA1
            GPIO_InitStruct.Init.Pin = GPIO_PIN_1;
 80029d0:	2301      	movs	r3, #1
 80029d2:	743b      	strb	r3, [r7, #16]
            GPIO_Init(&GPIO_InitStruct);
 80029d4:	f107 030c 	add.w	r3, r7, #12
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff f8b1 	bl	8001b40 <GPIO_Init>
            break;
 80029de:	e010      	b.n	8002a02 <GPIO_Init_TIM+0x82>

        case TIM_CHANNEL_3: // PA2
            GPIO_InitStruct.Init.Pin = GPIO_PIN_2;
 80029e0:	2302      	movs	r3, #2
 80029e2:	743b      	strb	r3, [r7, #16]
            GPIO_Init(&GPIO_InitStruct);
 80029e4:	f107 030c 	add.w	r3, r7, #12
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff f8a9 	bl	8001b40 <GPIO_Init>
            break;
 80029ee:	e008      	b.n	8002a02 <GPIO_Init_TIM+0x82>

        case TIM_CHANNEL_4: // PA3
            GPIO_InitStruct.Init.Pin = GPIO_PIN_3;
 80029f0:	2303      	movs	r3, #3
 80029f2:	743b      	strb	r3, [r7, #16]
            GPIO_Init(&GPIO_InitStruct);
 80029f4:	f107 030c 	add.w	r3, r7, #12
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff f8a1 	bl	8001b40 <GPIO_Init>
            break;
 80029fe:	e000      	b.n	8002a02 <GPIO_Init_TIM+0x82>

        default:
            // Invalid channel
            break;
 8002a00:	bf00      	nop
    }
}
 8002a02:	bf00      	nop
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40020000 	.word	0x40020000

08002a10 <TIM_PWM_Init>:
 * @param  TIMx: Pointer to the TIM peripheral register structure.
 * @param  channel: Specifies the timer channel to configure for PWM output.
 * @retval None
 */
void TIM_PWM_Init(TIM_RegDef_t *TIMx,uint8_t channel)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af04      	add	r7, sp, #16
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	70fb      	strb	r3, [r7, #3]

	 /* Enable clock for the TIM */
	TIM_PeriClockControl(TIMx, ENABLE);
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fe02 	bl	8002628 <TIM_PeriClockControl>

	/* GPIO Init for the TIM */
	GPIO_Init_TIM(channel);
 8002a24:	78fb      	ldrb	r3, [r7, #3]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff ffaa 	bl	8002980 <GPIO_Init_TIM>

	/* Init the base time for the PWM */
	TIM_SetConfigPWM(TIM2, TIM_COUNTERMODE_UP, TIM_CHANNEL_1, TIM_OC_POLARITY_HIGH, 15, 999, 500, TIM_OCMODE_PWM1);
 8002a2c:	2306      	movs	r3, #6
 8002a2e:	9303      	str	r3, [sp, #12]
 8002a30:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a34:	9302      	str	r3, [sp, #8]
 8002a36:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	230f      	movs	r3, #15
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2300      	movs	r3, #0
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002a4a:	f7ff ff55 	bl	80028f8 <TIM_SetConfigPWM>
}
 8002a4e:	bf00      	nop
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <TIM_SetChannelPolarity>:
  * @param  channel  Specifies the TIM channel (TIM_CHANNEL_1 to TIM_CHANNEL_4).
  * @param  polarity Specifies the output polarity (TIM_OC_POLARITY_HIGH or TIM_OC_POLARITY_LOW).
  * @retval None
  */
void TIM_SetChannelPolarity(TIM_RegDef_t *TIMx, uint8_t channel, uint8_t polarity)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	70fb      	strb	r3, [r7, #3]
 8002a64:	4613      	mov	r3, r2
 8002a66:	70bb      	strb	r3, [r7, #2]
  switch(channel)
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d84e      	bhi.n	8002b0c <TIM_SetChannelPolarity+0xb4>
 8002a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a74 <TIM_SetChannelPolarity+0x1c>)
 8002a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a74:	08002a85 	.word	0x08002a85
 8002a78:	08002aa7 	.word	0x08002aa7
 8002a7c:	08002ac9 	.word	0x08002ac9
 8002a80:	08002aeb 	.word	0x08002aeb
  {
    case TIM_CHANNEL_1:
	    if (polarity == TIM_OC_POLARITY_LOW)
 8002a84:	78bb      	ldrb	r3, [r7, #2]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d106      	bne.n	8002a98 <TIM_SetChannelPolarity+0x40>
	    {
		    TIMx->CR1 |= (1 << TIM_CCER_CC1P_Pos);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f043 0202 	orr.w	r2, r3, #2
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	601a      	str	r2, [r3, #0]
	    }else {
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC1P_Pos);
	    }
	    break;
 8002a96:	e03a      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC1P_Pos);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 0202 	bic.w	r2, r3, #2
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	601a      	str	r2, [r3, #0]
	    break;
 8002aa4:	e033      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>

    case TIM_CHANNEL_2:
	    if (polarity == TIM_OC_POLARITY_LOW)
 8002aa6:	78bb      	ldrb	r3, [r7, #2]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d106      	bne.n	8002aba <TIM_SetChannelPolarity+0x62>
	    {
		    TIMx->CR1 |= (1 << TIM_CCER_CC2P_Pos);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f043 0220 	orr.w	r2, r3, #32
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	601a      	str	r2, [r3, #0]
	    }else {
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC2P_Pos);
	    }
	    break;
 8002ab8:	e029      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC2P_Pos);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 0220 	bic.w	r2, r3, #32
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	601a      	str	r2, [r3, #0]
	    break;
 8002ac6:	e022      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>

    case TIM_CHANNEL_3:
	    if (polarity == TIM_OC_POLARITY_LOW)
 8002ac8:	78bb      	ldrb	r3, [r7, #2]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d106      	bne.n	8002adc <TIM_SetChannelPolarity+0x84>
	    {
		    TIMx->CR1 |= (1 << TIM_CCER_CC3P_Pos);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	601a      	str	r2, [r3, #0]
	    }else {
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC3P_Pos);
	    }
	    break;
 8002ada:	e018      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC3P_Pos);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	601a      	str	r2, [r3, #0]
	    break;
 8002ae8:	e011      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>

    case TIM_CHANNEL_4:
	    if (polarity == TIM_OC_POLARITY_LOW)
 8002aea:	78bb      	ldrb	r3, [r7, #2]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d106      	bne.n	8002afe <TIM_SetChannelPolarity+0xa6>
	    {
		    TIMx->CR1 |= (1 << TIM_CCER_CC4P_Pos);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	601a      	str	r2, [r3, #0]
	    }else {
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC4P_Pos);
	    }
	    break;
 8002afc:	e007      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>
		    TIMx->CR1 &= ~(1 << TIM_CCER_CC4P_Pos);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	601a      	str	r2, [r3, #0]
	    break;
 8002b0a:	e000      	b.n	8002b0e <TIM_SetChannelPolarity+0xb6>

    default:
	    /* Nothing to do */
	    break;
 8002b0c:	bf00      	nop

  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <TIM_ChannelOutputControl>:
  * @param  channel  Specifies the TIM channel (TIM_CHANNEL_1 to TIM_CHANNEL_4).
  * @param  enable   Set to 1 to enable output, 0 to disable output.
  * @retval None
  */
void TIM_ChannelOutputControl(TIM_RegDef_t *TIMx, uint8_t channel, uint8_t State)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	70fb      	strb	r3, [r7, #3]
 8002b24:	4613      	mov	r3, r2
 8002b26:	70bb      	strb	r3, [r7, #2]
    switch(channel)
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d84e      	bhi.n	8002bcc <TIM_ChannelOutputControl+0xb4>
 8002b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b34 <TIM_ChannelOutputControl+0x1c>)
 8002b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b34:	08002b45 	.word	0x08002b45
 8002b38:	08002b67 	.word	0x08002b67
 8002b3c:	08002b89 	.word	0x08002b89
 8002b40:	08002bab 	.word	0x08002bab
    {
        case TIM_CHANNEL_1:
            if (State == ENABLE)
 8002b44:	78bb      	ldrb	r3, [r7, #2]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d106      	bne.n	8002b58 <TIM_ChannelOutputControl+0x40>
                TIMx->CCER |= (1 << TIM_CCER_CC1E_Pos);   // CC1E: Capture/Compare 1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	621a      	str	r2, [r3, #32]
            else
                TIMx->CCER &= ~(1 << TIM_CCER_CC1E_Pos);
            break;
 8002b56:	e03a      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>
                TIMx->CCER &= ~(1 << TIM_CCER_CC1E_Pos);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	f023 0201 	bic.w	r2, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	621a      	str	r2, [r3, #32]
            break;
 8002b64:	e033      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>

        case TIM_CHANNEL_2:
            if (State == ENABLE)
 8002b66:	78bb      	ldrb	r3, [r7, #2]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d106      	bne.n	8002b7a <TIM_ChannelOutputControl+0x62>
                TIMx->CCER |= (1 << TIM_CCER_CC2E_Pos);   // CC2E: Capture/Compare 2
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f043 0210 	orr.w	r2, r3, #16
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	621a      	str	r2, [r3, #32]
            else
                TIMx->CCER &= ~(1 << TIM_CCER_CC2E_Pos);
            break;
 8002b78:	e029      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>
                TIMx->CCER &= ~(1 << TIM_CCER_CC2E_Pos);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	f023 0210 	bic.w	r2, r3, #16
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	621a      	str	r2, [r3, #32]
            break;
 8002b86:	e022      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>

        case TIM_CHANNEL_3:
            if (State == ENABLE)
 8002b88:	78bb      	ldrb	r3, [r7, #2]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d106      	bne.n	8002b9c <TIM_ChannelOutputControl+0x84>
                TIMx->CCER |= (1 << TIM_CCER_CC3E_Pos);   // CC3E: Capture/Compare 3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	621a      	str	r2, [r3, #32]
            else
                TIMx->CCER &= ~(1 << TIM_CCER_CC3E_Pos);
            break;
 8002b9a:	e018      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>
                TIMx->CCER &= ~(1 << TIM_CCER_CC3E_Pos);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	621a      	str	r2, [r3, #32]
            break;
 8002ba8:	e011      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>

        case TIM_CHANNEL_4:
            if (State == ENABLE)
 8002baa:	78bb      	ldrb	r3, [r7, #2]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d106      	bne.n	8002bbe <TIM_ChannelOutputControl+0xa6>
                TIMx->CCER |= (1 << TIM_CCER_CC4E_Pos);  // CC4E: Capture/Compare 4
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	621a      	str	r2, [r3, #32]
            else
                TIMx->CCER &= ~(1 << TIM_CCER_CC4E_Pos);
            break;
 8002bbc:	e007      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>
                TIMx->CCER &= ~(1 << TIM_CCER_CC4E_Pos);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	621a      	str	r2, [r3, #32]
            break;
 8002bca:	e000      	b.n	8002bce <TIM_ChannelOutputControl+0xb6>

        default:
            // Invalid channel
            break;
 8002bcc:	bf00      	nop
    }
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <TIM_ConfigTimeBase>:
  * @param  DutyCycle  Capture/Compare value (defines the pulse width).
  * @param  Channel    Channel to set duty cycle (1 to 4).
  * @retval None
  */
void TIM_ConfigTimeBase(TIM_RegDef_t *TIMx, uint32_t Prescaler, uint32_t Period, uint32_t DutyCycle, uint8_t Channel)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	603b      	str	r3, [r7, #0]
    // Set prescaler
    TIMx->PSC = Prescaler;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	629a      	str	r2, [r3, #40]	@ 0x28

    // Set auto-reload (period)
    TIMx->ARR = Period;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Set duty cycle based on channel
    switch(Channel)
 8002bf2:	7e3b      	ldrb	r3, [r7, #24]
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d81b      	bhi.n	8002c30 <TIM_ConfigTimeBase+0x58>
 8002bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8002c00 <TIM_ConfigTimeBase+0x28>)
 8002bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfe:	bf00      	nop
 8002c00:	08002c11 	.word	0x08002c11
 8002c04:	08002c19 	.word	0x08002c19
 8002c08:	08002c21 	.word	0x08002c21
 8002c0c:	08002c29 	.word	0x08002c29
    {
      case TIM_CHANNEL_1:
	  TIMx->CCR1 = DutyCycle;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	635a      	str	r2, [r3, #52]	@ 0x34
	  break;
 8002c16:	e00c      	b.n	8002c32 <TIM_ConfigTimeBase+0x5a>

      case TIM_CHANNEL_2:
	  TIMx->CCR2 = DutyCycle;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	639a      	str	r2, [r3, #56]	@ 0x38
	  break;
 8002c1e:	e008      	b.n	8002c32 <TIM_ConfigTimeBase+0x5a>

      case TIM_CHANNEL_3:
	  TIMx->CCR3 = DutyCycle;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	63da      	str	r2, [r3, #60]	@ 0x3c
	  break;
 8002c26:	e004      	b.n	8002c32 <TIM_ConfigTimeBase+0x5a>

      case TIM_CHANNEL_4:
	  TIMx->CCR4 = DutyCycle;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	641a      	str	r2, [r3, #64]	@ 0x40
	  break;
 8002c2e:	e000      	b.n	8002c32 <TIM_ConfigTimeBase+0x5a>

      default:
	  // Invalid channel
	  break;
 8002c30:	bf00      	nop
    }
}
 8002c32:	bf00      	nop
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <TIM_SetDuty>:


void TIM_SetDuty(uint32_t DutyCycle)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
       TIM2->CCR1 = DutyCycle;
 8002c44:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr
	...

08002c58 <TIM_SetOCMode>:
  * @param  channel  Channel number (1 to 4).
  * @param  OCmode     Output Compare mode (e.g., TIM_OCMODE_PWM1, TIM_OCMODE_TOGGLE, etc.).
  * @retval None
  */
void TIM_SetOCMode(TIM_RegDef_t *TIMx, uint8_t channel, uint8_t OCmode)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	460b      	mov	r3, r1
 8002c62:	70fb      	strb	r3, [r7, #3]
 8002c64:	4613      	mov	r3, r2
 8002c66:	70bb      	strb	r3, [r7, #2]
    switch (channel)
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	2b03      	cmp	r3, #3
 8002c6c:	d842      	bhi.n	8002cf4 <TIM_SetOCMode+0x9c>
 8002c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <TIM_SetOCMode+0x1c>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002c85 	.word	0x08002c85
 8002c78:	08002ca1 	.word	0x08002ca1
 8002c7c:	08002cbd 	.word	0x08002cbd
 8002c80:	08002cd9 	.word	0x08002cd9
    {
        case TIM_CHANNEL_1:
            // Clear bits 6:4 (OC1M) in CCMR1
            TIMx->CCMR1 &= ~(0x7 << TIM_CCMR1_OC1M_Pos);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	619a      	str	r2, [r3, #24]
            // Set new OCmode
            TIMx->CCMR1 |= (OCmode << TIM_CCMR1_OC1M_Pos);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	78bb      	ldrb	r3, [r7, #2]
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	619a      	str	r2, [r3, #24]
            break;
 8002c9e:	e02a      	b.n	8002cf6 <TIM_SetOCMode+0x9e>

        case TIM_CHANNEL_2:
            // Clear bits 14:12 (OC2M) in CCMR1
            TIMx->CCMR1 &= ~(0x7 << TIM_CCMR2_OC1M_Pos);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	619a      	str	r2, [r3, #24]
            // Set new OCmode
            TIMx->CCMR1 |= (OCmode << TIM_CCMR2_OC1M_Pos);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699a      	ldr	r2, [r3, #24]
 8002cb0:	78bb      	ldrb	r3, [r7, #2]
 8002cb2:	031b      	lsls	r3, r3, #12
 8002cb4:	431a      	orrs	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	619a      	str	r2, [r3, #24]
            break;
 8002cba:	e01c      	b.n	8002cf6 <TIM_SetOCMode+0x9e>

        case TIM_CHANNEL_3:
            // Clear bits 6:4 (OC3M) in CCMR2
            TIMx->CCMR2 &= ~(0x7 << TIM_CCMR3_OC1M_Pos);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69db      	ldr	r3, [r3, #28]
 8002cc0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	61da      	str	r2, [r3, #28]
            // Set new OCmode
            TIMx->CCMR2 |= (OCmode << TIM_CCMR3_OC1M_Pos);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	69da      	ldr	r2, [r3, #28]
 8002ccc:	78bb      	ldrb	r3, [r7, #2]
 8002cce:	011b      	lsls	r3, r3, #4
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	61da      	str	r2, [r3, #28]
            break;
 8002cd6:	e00e      	b.n	8002cf6 <TIM_SetOCMode+0x9e>

        case TIM_CHANNEL_4:
            // Clear bits 14:12 (OC4M) in CCMR2
            TIMx->CCMR2 &= ~(0x7 << TIM_CCMR4_OC1M_Pos);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	69db      	ldr	r3, [r3, #28]
 8002cdc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	61da      	str	r2, [r3, #28]
            // Set new OCmode
            TIMx->CCMR2 |= (OCmode << TIM_CCMR4_OC1M_Pos);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	69da      	ldr	r2, [r3, #28]
 8002ce8:	78bb      	ldrb	r3, [r7, #2]
 8002cea:	031b      	lsls	r3, r3, #12
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	61da      	str	r2, [r3, #28]
            break;
 8002cf2:	e000      	b.n	8002cf6 <TIM_SetOCMode+0x9e>

        default:
            // Invalid channel
            break;
 8002cf4:	bf00      	nop
    }
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr

08002d00 <TIM_SetCounterMode>:
  * @param  TIMx TIM peripheral
  * @param  Mode
  * @retval None
  */
static void TIM_SetCounterMode(TIM_RegDef_t *TIMx, uint8_t Mode)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	70fb      	strb	r3, [r7, #3]
	// clear bit CMS[1:0] and DIR in CR1 register
	TIMx->CR1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	601a      	str	r2, [r3, #0]

	switch(Mode)
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d82d      	bhi.n	8002d7a <TIM_SetCounterMode+0x7a>
 8002d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d24 <TIM_SetCounterMode+0x24>)
 8002d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d24:	08002d39 	.word	0x08002d39
 8002d28:	08002d43 	.word	0x08002d43
 8002d2c:	08002d51 	.word	0x08002d51
 8002d30:	08002d5f 	.word	0x08002d5f
 8002d34:	08002d6d 	.word	0x08002d6d
	{
		case TIM_COUNTERMODE_UP:
			TIMx->CR1 |= 0;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	601a      	str	r2, [r3, #0]
			break;
 8002d40:	e01c      	b.n	8002d7c <TIM_SetCounterMode+0x7c>
		case TIM_COUNTERMODE_DOWN:
			TIMx->CR1 |= TIM_CR1_DIR;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f043 0210 	orr.w	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	601a      	str	r2, [r3, #0]
			break;
 8002d4e:	e015      	b.n	8002d7c <TIM_SetCounterMode+0x7c>
		case TIM_COUNTERMODE_CENTERALIGNED1:
			TIMx->CR1 |= TIM_CR1_CMS_0; // CMS = 01
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f043 0220 	orr.w	r2, r3, #32
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	601a      	str	r2, [r3, #0]
			break;
 8002d5c:	e00e      	b.n	8002d7c <TIM_SetCounterMode+0x7c>
		case TIM_COUNTERMODE_CENTERALIGNED2:
			TIMx->CR1 |= TIM_CR1_CMS_1; // CMS = 02
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	601a      	str	r2, [r3, #0]
			break;
 8002d6a:	e007      	b.n	8002d7c <TIM_SetCounterMode+0x7c>
		case TIM_COUNTERMODE_CENTERALIGNED3:
			TIMx->CR1 |= TIM_CR1_CMS; // CMS = 03
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f043 0260 	orr.w	r2, r3, #96	@ 0x60
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	601a      	str	r2, [r3, #0]
			break;
 8002d78:	e000      	b.n	8002d7c <TIM_SetCounterMode+0x7c>
		default:
			/* Nothing to do */
			break;
 8002d7a:	bf00      	nop
	}
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc80      	pop	{r7}
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop

08002d88 <TIM_CounterControl>:
  * @param  TIMx TIM peripheral
  * @param  State ENABLE or DISABLE
  * @retval None
  */
static void TIM_CounterControl(TIM_RegDef_t *pTIMx, uint8_t State)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]
	if (State == ENABLE)
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d106      	bne.n	8002da8 <TIM_CounterControl+0x20>
	{
		pTIMx->CR1 |= TIM_CR1_CEN;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f043 0201 	orr.w	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	601a      	str	r2, [r3, #0]
	}else {
		pTIMx->CR1 &= ~TIM_CR1_CEN;
	}
}
 8002da6:	e005      	b.n	8002db4 <TIM_CounterControl+0x2c>
		pTIMx->CR1 &= ~TIM_CR1_CEN;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f023 0201 	bic.w	r2, r3, #1
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	601a      	str	r2, [r3, #0]
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr

08002dbe <Motor_Init>:
#include "DCMotor.h"
#include <stdlib.h>

#define PWM_MAX 999

void Motor_Init(){
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	af00      	add	r7, sp, #0
  Motor_ConfigIN_GPIO();
 8002dc2:	f000 f805 	bl	8002dd0 <Motor_ConfigIN_GPIO>
  Motor_ConfigPWMSource();  //PWM at PA0
 8002dc6:	f000 f813 	bl	8002df0 <Motor_ConfigPWMSource>

}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
	...

08002dd0 <Motor_ConfigIN_GPIO>:

void Motor_ConfigIN_GPIO(){
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  //Configure GPIO mode as output to connect to L298N IN1 and IN2 pin
  GPIO_Initialize(L298N_IN1_PORT, L298N_IN1_PIN, GPIO_MODE_OUTPUT);
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	2102      	movs	r1, #2
 8002dd8:	4804      	ldr	r0, [pc, #16]	@ (8002dec <Motor_ConfigIN_GPIO+0x1c>)
 8002dda:	f7fe fe74 	bl	8001ac6 <GPIO_Initialize>
  GPIO_Initialize(L298N_IN2_PORT, L298N_IN2_PIN, GPIO_MODE_OUTPUT);
 8002dde:	2201      	movs	r2, #1
 8002de0:	2103      	movs	r1, #3
 8002de2:	4802      	ldr	r0, [pc, #8]	@ (8002dec <Motor_ConfigIN_GPIO+0x1c>)
 8002de4:	f7fe fe6f 	bl	8001ac6 <GPIO_Initialize>
}
 8002de8:	bf00      	nop
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40020800 	.word	0x40020800

08002df0 <Motor_ConfigPWMSource>:


void Motor_ConfigPWMSource(){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  TIM_PWM_Init(TIM2, TIM_CHANNEL_1);
 8002df4:	2100      	movs	r1, #0
 8002df6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002dfa:	f7ff fe09 	bl	8002a10 <TIM_PWM_Init>
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <Motor_ConfigDirection>:




void Motor_ConfigDirection(_Bool Motor, _Bool Direction){
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	460a      	mov	r2, r1
 8002e0e:	71fb      	strb	r3, [r7, #7]
 8002e10:	4613      	mov	r3, r2
 8002e12:	71bb      	strb	r3, [r7, #6]
  if(Motor == MOTOR_LEFT){
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	f083 0301 	eor.w	r3, r3, #1
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d028      	beq.n	8002e72 <Motor_ConfigDirection+0x6e>
      if(Direction == MOTOR_DIR_FORWARD){
 8002e20:	79bb      	ldrb	r3, [r7, #6]
 8002e22:	f083 0301 	eor.w	r3, r3, #1
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00a      	beq.n	8002e42 <Motor_ConfigDirection+0x3e>
	  GPIO_WritePin(L298N_IN1_PORT, L298N_IN1_PIN, 1);
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	2102      	movs	r1, #2
 8002e30:	4812      	ldr	r0, [pc, #72]	@ (8002e7c <Motor_ConfigDirection+0x78>)
 8002e32:	f7ff f837 	bl	8001ea4 <GPIO_WritePin>
	  GPIO_WritePin(L298N_IN2_PORT, L298N_IN2_PIN, 0);
 8002e36:	2200      	movs	r2, #0
 8002e38:	2103      	movs	r1, #3
 8002e3a:	4810      	ldr	r0, [pc, #64]	@ (8002e7c <Motor_ConfigDirection+0x78>)
 8002e3c:	f7ff f832 	bl	8001ea4 <GPIO_WritePin>
      else{
	  GPIO_WritePin(L298N_IN1_PORT, L298N_IN1_PIN, 1);
	  GPIO_WritePin(L298N_IN2_PORT, L298N_IN2_PIN, 1);
      }
  }
}
 8002e40:	e017      	b.n	8002e72 <Motor_ConfigDirection+0x6e>
      else if (Direction == MOTOR_DIR_BACKWARD){
 8002e42:	79bb      	ldrb	r3, [r7, #6]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00a      	beq.n	8002e5e <Motor_ConfigDirection+0x5a>
	  GPIO_WritePin(L298N_IN1_PORT, L298N_IN1_PIN, 0);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2102      	movs	r1, #2
 8002e4c:	480b      	ldr	r0, [pc, #44]	@ (8002e7c <Motor_ConfigDirection+0x78>)
 8002e4e:	f7ff f829 	bl	8001ea4 <GPIO_WritePin>
	  GPIO_WritePin(L298N_IN2_PORT, L298N_IN2_PIN, 1);
 8002e52:	2201      	movs	r2, #1
 8002e54:	2103      	movs	r1, #3
 8002e56:	4809      	ldr	r0, [pc, #36]	@ (8002e7c <Motor_ConfigDirection+0x78>)
 8002e58:	f7ff f824 	bl	8001ea4 <GPIO_WritePin>
}
 8002e5c:	e009      	b.n	8002e72 <Motor_ConfigDirection+0x6e>
	  GPIO_WritePin(L298N_IN1_PORT, L298N_IN1_PIN, 1);
 8002e5e:	2201      	movs	r2, #1
 8002e60:	2102      	movs	r1, #2
 8002e62:	4806      	ldr	r0, [pc, #24]	@ (8002e7c <Motor_ConfigDirection+0x78>)
 8002e64:	f7ff f81e 	bl	8001ea4 <GPIO_WritePin>
	  GPIO_WritePin(L298N_IN2_PORT, L298N_IN2_PIN, 1);
 8002e68:	2201      	movs	r2, #1
 8002e6a:	2103      	movs	r1, #3
 8002e6c:	4803      	ldr	r0, [pc, #12]	@ (8002e7c <Motor_ConfigDirection+0x78>)
 8002e6e:	f7ff f819 	bl	8001ea4 <GPIO_WritePin>
}
 8002e72:	bf00      	nop
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40020800 	.word	0x40020800

08002e80 <Motor_Control>:


void Motor_Control(_Bool Motor, int16_t ControlSignal){
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	460a      	mov	r2, r1
 8002e8a:	71fb      	strb	r3, [r7, #7]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	80bb      	strh	r3, [r7, #4]
	if (ControlSignal > PWM_MAX) ControlSignal = PWM_MAX;
 8002e90:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002e94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e98:	db02      	blt.n	8002ea0 <Motor_Control+0x20>
 8002e9a:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002e9e:	80bb      	strh	r3, [r7, #4]
	if (ControlSignal < -PWM_MAX) ControlSignal = -PWM_MAX;
 8002ea0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ea4:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002ea8:	dc02      	bgt.n	8002eb0 <Motor_Control+0x30>
 8002eaa:	f64f 4319 	movw	r3, #64537	@ 0xfc19
 8002eae:	80bb      	strh	r3, [r7, #4]
  uint16_t ABS_ControlSignal = abs(ControlSignal);
 8002eb0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bfb8      	it	lt
 8002eb8:	425b      	neglt	r3, r3
 8002eba:	81fb      	strh	r3, [r7, #14]

  if(Motor == MOTOR_LEFT){
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	f083 0301 	eor.w	r3, r3, #1
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d014      	beq.n	8002ef2 <Motor_Control+0x72>
      if(ControlSignal < 0){
 8002ec8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	da04      	bge.n	8002eda <Motor_Control+0x5a>
	  Motor_ConfigDirection(MOTOR_LEFT, MOTOR_DIR_BACKWARD);
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	2000      	movs	r0, #0
 8002ed4:	f7ff ff96 	bl	8002e04 <Motor_ConfigDirection>
 8002ed8:	e007      	b.n	8002eea <Motor_Control+0x6a>
      }
      else if(ControlSignal >= 0){
 8002eda:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	db03      	blt.n	8002eea <Motor_Control+0x6a>
	  Motor_ConfigDirection(MOTOR_LEFT, MOTOR_DIR_FORWARD);
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7ff ff8d 	bl	8002e04 <Motor_ConfigDirection>
      }

      TIM_SetDuty(ABS_ControlSignal);
 8002eea:	89fb      	ldrh	r3, [r7, #14]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fea5 	bl	8002c3c <TIM_SetDuty>
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	3710      	adds	r7, #16
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <MPU6050_WriteRegister>:
  * @param  hi2c: Pointer to I2C_HandleTypeDef structure
  * @param  reg: Register address
  * @param  value: Value to write
  * @retval I2C_StatusTypeDef: Status of the operation
  */
static I2C_StatusTypeDef MPU6050_WriteRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b086      	sub	sp, #24
 8002efe:	af02      	add	r7, sp, #8
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	70fb      	strb	r3, [r7, #3]
 8002f06:	4613      	mov	r3, r2
 8002f08:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2] = {reg, value};
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	733b      	strb	r3, [r7, #12]
 8002f0e:	78bb      	ldrb	r3, [r7, #2]
 8002f10:	737b      	strb	r3, [r7, #13]
    return I2C_Master_Transmit(hi2c, data, 2, MPU6050_ADDRESS, I2C_SR_DISABLE);
 8002f12:	f107 010c 	add.w	r1, r7, #12
 8002f16:	2300      	movs	r3, #0
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2368      	movs	r3, #104	@ 0x68
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7ff f9bc 	bl	800229c <I2C_Master_Transmit>
 8002f24:	4603      	mov	r3, r0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <MPU6050_ReadRegister>:
  * @param  reg: Register address
  * @param  data: Pointer to data buffer
  * @param  size: Number of bytes to read
  * @retval I2C_StatusTypeDef: Status of the operation
  */
static I2C_StatusTypeDef MPU6050_ReadRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *data, uint16_t size) {
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b086      	sub	sp, #24
 8002f32:	af02      	add	r7, sp, #8
 8002f34:	60f8      	str	r0, [r7, #12]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	72fb      	strb	r3, [r7, #11]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	813b      	strh	r3, [r7, #8]
	return I2C_Mem_Read(hi2c, MPU6050_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, size);
 8002f42:	7afb      	ldrb	r3, [r7, #11]
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	893b      	ldrh	r3, [r7, #8]
 8002f48:	9301      	str	r3, [sp, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	2301      	movs	r3, #1
 8002f50:	2168      	movs	r1, #104	@ 0x68
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f7ff fa95 	bl	8002482 <I2C_Mem_Read>
 8002f58:	4603      	mov	r3, r0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <MPU6050_Init>:
/**
  * @brief  Initialize MPU6050 sensor
  * @param  hi2c: Pointer to I2C_HandleTypeDef structure
  * @retval I2C_StatusTypeDef: Status of the operation
  */
I2C_StatusTypeDef MPU6050_Init(I2C_HandleTypeDef *hi2c) {
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
    I2C_StatusTypeDef status;

   // check connect
    status = MPU6050_CheckDevice(hi2c);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f83c 	bl	8002fe8 <MPU6050_CheckDevice>
 8002f70:	4603      	mov	r3, r0
 8002f72:	73fb      	strb	r3, [r7, #15]
    if (status != I2C_OK) {
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <MPU6050_Init+0x1c>
        return status;
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	e030      	b.n	8002fe0 <MPU6050_Init+0x7e>
    }

    /* wake up */
    status = MPU6050_WriteRegister(hi2c, MPU6050_REG_PWR_MGMT_1, 0x00);
 8002f7e:	2200      	movs	r2, #0
 8002f80:	216b      	movs	r1, #107	@ 0x6b
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff ffb9 	bl	8002efa <MPU6050_WriteRegister>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	73fb      	strb	r3, [r7, #15]
    if (status != I2C_OK) {
 8002f8c:	7bfb      	ldrb	r3, [r7, #15]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MPU6050_Init+0x34>
        return status;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
 8002f94:	e024      	b.n	8002fe0 <MPU6050_Init+0x7e>
    }

    /* Digital filter configuration (DLPF)) */
    status = MPU6050_WriteRegister(hi2c, MPU6050_REG_CONFIG, 0x03); // DLPF = 3 (44Hz)
 8002f96:	2203      	movs	r2, #3
 8002f98:	211a      	movs	r1, #26
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff ffad 	bl	8002efa <MPU6050_WriteRegister>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	73fb      	strb	r3, [r7, #15]
    if (status != I2C_OK) {
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MPU6050_Init+0x4c>
        return status;
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	e018      	b.n	8002fe0 <MPU6050_Init+0x7e>
    }

    /* Gyroscope scale configuration  */
    status = MPU6050_WriteRegister(hi2c, MPU6050_REG_GYRO_CONFIG, 0x00);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	211b      	movs	r1, #27
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff ffa1 	bl	8002efa <MPU6050_WriteRegister>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	73fb      	strb	r3, [r7, #15]
    if (status != I2C_OK) {
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MPU6050_Init+0x64>
        return status;
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	e00c      	b.n	8002fe0 <MPU6050_Init+0x7e>
    }

    /* Accelerometer scale configuration */
    status = MPU6050_WriteRegister(hi2c, MPU6050_REG_ACCEL_CONFIG, 0x00);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	211c      	movs	r1, #28
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff ff95 	bl	8002efa <MPU6050_WriteRegister>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	73fb      	strb	r3, [r7, #15]
    if (status != I2C_OK) {
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MPU6050_Init+0x7c>
        return status;
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
 8002fdc:	e000      	b.n	8002fe0 <MPU6050_Init+0x7e>
    }


    return I2C_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <MPU6050_CheckDevice>:
/**
  * @brief  Check MPU6050 device connection
  * @param  hi2c: Pointer to I2C_HandleTypeDef structure
  * @retval I2C_StatusTypeDef: Status of the operation
  */
I2C_StatusTypeDef MPU6050_CheckDevice(I2C_HandleTypeDef *hi2c) {
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
    uint8_t who_am_i;
    I2C_StatusTypeDef status = MPU6050_ReadRegister(hi2c, MPU6050_WHO_AM_I, &who_am_i, 1);
 8002ff0:	f107 020e 	add.w	r2, r7, #14
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	2175      	movs	r1, #117	@ 0x75
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f7ff ff98 	bl	8002f2e <MPU6050_ReadRegister>
 8002ffe:	4603      	mov	r3, r0
 8003000:	73fb      	strb	r3, [r7, #15]
    if (status != I2C_OK || who_am_i != 0x68) {
 8003002:	7bfb      	ldrb	r3, [r7, #15]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d102      	bne.n	800300e <MPU6050_CheckDevice+0x26>
 8003008:	7bbb      	ldrb	r3, [r7, #14]
 800300a:	2b68      	cmp	r3, #104	@ 0x68
 800300c:	d001      	beq.n	8003012 <MPU6050_CheckDevice+0x2a>
        return I2C_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e000      	b.n	8003014 <MPU6050_CheckDevice+0x2c>
    }
    return I2C_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <MPU6050_ReadData>:
  * @brief  Read raw data from MPU6050
  * @param  hi2c: Pointer to I2C_HandleTypeDef structure
  * @param  data: Pointer to MPU6050_Data structure
  * @retval I2C_StatusTypeDef: Status of the operation
  */
I2C_StatusTypeDef MPU6050_ReadData(I2C_HandleTypeDef *hi2c, MPU6050_Data *data) {
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
    uint8_t buffer[14];
    I2C_StatusTypeDef status;

    /* Read 14 bytes of data from the ACCEL_XOUT_H register */
    status = MPU6050_ReadRegister(hi2c, MPU6050_REG_ACCEL_XOUT_H, buffer, 14);
 8003026:	f107 0208 	add.w	r2, r7, #8
 800302a:	230e      	movs	r3, #14
 800302c:	213b      	movs	r1, #59	@ 0x3b
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff ff7d 	bl	8002f2e <MPU6050_ReadRegister>
 8003034:	4603      	mov	r3, r0
 8003036:	75fb      	strb	r3, [r7, #23]
    if (status != I2C_OK) {
 8003038:	7dfb      	ldrb	r3, [r7, #23]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MPU6050_ReadData+0x26>
        return status;
 800303e:	7dfb      	ldrb	r3, [r7, #23]
 8003040:	e03c      	b.n	80030bc <MPU6050_ReadData+0xa0>
    }

    // data of accel
    data->accel_x = (int16_t)((buffer[0] << 8) | buffer[1]);
 8003042:	7a3b      	ldrb	r3, [r7, #8]
 8003044:	b21b      	sxth	r3, r3
 8003046:	021b      	lsls	r3, r3, #8
 8003048:	b21a      	sxth	r2, r3
 800304a:	7a7b      	ldrb	r3, [r7, #9]
 800304c:	b21b      	sxth	r3, r3
 800304e:	4313      	orrs	r3, r2
 8003050:	b21a      	sxth	r2, r3
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	801a      	strh	r2, [r3, #0]
    data->accel_y = (int16_t)((buffer[2] << 8) | buffer[3]);
 8003056:	7abb      	ldrb	r3, [r7, #10]
 8003058:	b21b      	sxth	r3, r3
 800305a:	021b      	lsls	r3, r3, #8
 800305c:	b21a      	sxth	r2, r3
 800305e:	7afb      	ldrb	r3, [r7, #11]
 8003060:	b21b      	sxth	r3, r3
 8003062:	4313      	orrs	r3, r2
 8003064:	b21a      	sxth	r2, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	805a      	strh	r2, [r3, #2]
    data->accel_z = (int16_t)((buffer[4] << 8) | buffer[5]);
 800306a:	7b3b      	ldrb	r3, [r7, #12]
 800306c:	b21b      	sxth	r3, r3
 800306e:	021b      	lsls	r3, r3, #8
 8003070:	b21a      	sxth	r2, r3
 8003072:	7b7b      	ldrb	r3, [r7, #13]
 8003074:	b21b      	sxth	r3, r3
 8003076:	4313      	orrs	r3, r2
 8003078:	b21a      	sxth	r2, r3
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	809a      	strh	r2, [r3, #4]

    // data of gyro
    data->gyro_x = (int16_t)((buffer[8] << 8) | buffer[9]);
 800307e:	7c3b      	ldrb	r3, [r7, #16]
 8003080:	b21b      	sxth	r3, r3
 8003082:	021b      	lsls	r3, r3, #8
 8003084:	b21a      	sxth	r2, r3
 8003086:	7c7b      	ldrb	r3, [r7, #17]
 8003088:	b21b      	sxth	r3, r3
 800308a:	4313      	orrs	r3, r2
 800308c:	b21a      	sxth	r2, r3
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	80da      	strh	r2, [r3, #6]
    data->gyro_y = (int16_t)((buffer[10] << 8) | buffer[11]);
 8003092:	7cbb      	ldrb	r3, [r7, #18]
 8003094:	b21b      	sxth	r3, r3
 8003096:	021b      	lsls	r3, r3, #8
 8003098:	b21a      	sxth	r2, r3
 800309a:	7cfb      	ldrb	r3, [r7, #19]
 800309c:	b21b      	sxth	r3, r3
 800309e:	4313      	orrs	r3, r2
 80030a0:	b21a      	sxth	r2, r3
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	811a      	strh	r2, [r3, #8]
    data->gyro_z = (int16_t)((buffer[12] << 8) | buffer[13]);
 80030a6:	7d3b      	ldrb	r3, [r7, #20]
 80030a8:	b21b      	sxth	r3, r3
 80030aa:	021b      	lsls	r3, r3, #8
 80030ac:	b21a      	sxth	r2, r3
 80030ae:	7d7b      	ldrb	r3, [r7, #21]
 80030b0:	b21b      	sxth	r3, r3
 80030b2:	4313      	orrs	r3, r2
 80030b4:	b21a      	sxth	r2, r3
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	815a      	strh	r2, [r3, #10]

    return I2C_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <MPU6050_CalibGyro>:
  * @brief  Calibrates the gyroscope bias on the X-axis of the MPU6050 sensor.
  * @param  None
  * @retval None
  */
void MPU6050_CalibGyro(void)
{
 80030c4:	b5b0      	push	{r4, r5, r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
  for(uint16_t count = 0; count < 1000; count++){
 80030ca:	2300      	movs	r3, #0
 80030cc:	80fb      	strh	r3, [r7, #6]
 80030ce:	e020      	b.n	8003112 <MPU6050_CalibGyro+0x4e>
      if(MPU6050_ReadData(&hi2c1, &sensor_data) == I2C_OK){
 80030d0:	491d      	ldr	r1, [pc, #116]	@ (8003148 <MPU6050_CalibGyro+0x84>)
 80030d2:	481e      	ldr	r0, [pc, #120]	@ (800314c <MPU6050_CalibGyro+0x88>)
 80030d4:	f7ff ffa2 	bl	800301c <MPU6050_ReadData>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d116      	bne.n	800310c <MPU6050_CalibGyro+0x48>
        MPU6050_ConvertData(&sensor_data, &converted_data);
 80030de:	491c      	ldr	r1, [pc, #112]	@ (8003150 <MPU6050_CalibGyro+0x8c>)
 80030e0:	4819      	ldr	r0, [pc, #100]	@ (8003148 <MPU6050_CalibGyro+0x84>)
 80030e2:	f000 f83d 	bl	8003160 <MPU6050_ConvertData>
        MPU_CalibValue += converted_data.gyro_x_dps;
 80030e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003150 <MPU6050_CalibGyro+0x8c>)
 80030e8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80030ec:	4b19      	ldr	r3, [pc, #100]	@ (8003154 <MPU6050_CalibGyro+0x90>)
 80030ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f2:	f7fd f8cb 	bl	800028c <__adddf3>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	4916      	ldr	r1, [pc, #88]	@ (8003154 <MPU6050_CalibGyro+0x90>)
 80030fc:	e9c1 2300 	strd	r2, r3, [r1]
        data_count ++;
 8003100:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <MPU6050_CalibGyro+0x94>)
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	3301      	adds	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <MPU6050_CalibGyro+0x94>)
 800310a:	801a      	strh	r2, [r3, #0]
  for(uint16_t count = 0; count < 1000; count++){
 800310c:	88fb      	ldrh	r3, [r7, #6]
 800310e:	3301      	adds	r3, #1
 8003110:	80fb      	strh	r3, [r7, #6]
 8003112:	88fb      	ldrh	r3, [r7, #6]
 8003114:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003118:	d3da      	bcc.n	80030d0 <MPU6050_CalibGyro+0xc>
      }
  }

  MPU_CalibValue /= data_count;
 800311a:	4b0e      	ldr	r3, [pc, #56]	@ (8003154 <MPU6050_CalibGyro+0x90>)
 800311c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003120:	4b0d      	ldr	r3, [pc, #52]	@ (8003158 <MPU6050_CalibGyro+0x94>)
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f7fd f9fd 	bl	8000524 <__aeabi_i2d>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4620      	mov	r0, r4
 8003130:	4629      	mov	r1, r5
 8003132:	f7fd fb8b 	bl	800084c <__aeabi_ddiv>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	4906      	ldr	r1, [pc, #24]	@ (8003154 <MPU6050_CalibGyro+0x90>)
 800313c:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003140:	bf00      	nop
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bdb0      	pop	{r4, r5, r7, pc}
 8003148:	20000234 	.word	0x20000234
 800314c:	2000020c 	.word	0x2000020c
 8003150:	20000240 	.word	0x20000240
 8003154:	200002b8 	.word	0x200002b8
 8003158:	200002c0 	.word	0x200002c0
 800315c:	00000000 	.word	0x00000000

08003160 <MPU6050_ConvertData>:
  * @brief  Convert raw data to physical units
  * @param  raw_data: Pointer to MPU6050_Data structure
  * @param  converted_data: Pointer to MPU6050_ConvertedData structure
  * @retval None
  */
void MPU6050_ConvertData(const MPU6050_Data *raw_data, MPU6050_ConvertedData *converted_data) {
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]

    converted_data->accel_x_mps2 = (double)raw_data->accel_x * 9.81f / 16384.0f;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003170:	4618      	mov	r0, r3
 8003172:	f7fd f9d7 	bl	8000524 <__aeabi_i2d>
 8003176:	a33c      	add	r3, pc, #240	@ (adr r3, 8003268 <MPU6050_ConvertData+0x108>)
 8003178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317c:	f7fd fa3c 	bl	80005f8 <__aeabi_dmul>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4610      	mov	r0, r2
 8003186:	4619      	mov	r1, r3
 8003188:	f04f 0200 	mov.w	r2, #0
 800318c:	4b3a      	ldr	r3, [pc, #232]	@ (8003278 <MPU6050_ConvertData+0x118>)
 800318e:	f7fd fb5d 	bl	800084c <__aeabi_ddiv>
 8003192:	4602      	mov	r2, r0
 8003194:	460b      	mov	r3, r1
 8003196:	6839      	ldr	r1, [r7, #0]
 8003198:	e9c1 2300 	strd	r2, r3, [r1]
    converted_data->accel_y_mps2 = (double)raw_data->accel_y * 9.81f / 16384.0f;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fd f9be 	bl	8000524 <__aeabi_i2d>
 80031a8:	a32f      	add	r3, pc, #188	@ (adr r3, 8003268 <MPU6050_ConvertData+0x108>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	f7fd fa23 	bl	80005f8 <__aeabi_dmul>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4610      	mov	r0, r2
 80031b8:	4619      	mov	r1, r3
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	4b2e      	ldr	r3, [pc, #184]	@ (8003278 <MPU6050_ConvertData+0x118>)
 80031c0:	f7fd fb44 	bl	800084c <__aeabi_ddiv>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	6839      	ldr	r1, [r7, #0]
 80031ca:	e9c1 2302 	strd	r2, r3, [r1, #8]
    converted_data->accel_z_mps2 = (double)raw_data->accel_z * 9.81f / 16384.0f;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fd f9a5 	bl	8000524 <__aeabi_i2d>
 80031da:	a323      	add	r3, pc, #140	@ (adr r3, 8003268 <MPU6050_ConvertData+0x108>)
 80031dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e0:	f7fd fa0a 	bl	80005f8 <__aeabi_dmul>
 80031e4:	4602      	mov	r2, r0
 80031e6:	460b      	mov	r3, r1
 80031e8:	4610      	mov	r0, r2
 80031ea:	4619      	mov	r1, r3
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	4b21      	ldr	r3, [pc, #132]	@ (8003278 <MPU6050_ConvertData+0x118>)
 80031f2:	f7fd fb2b 	bl	800084c <__aeabi_ddiv>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	6839      	ldr	r1, [r7, #0]
 80031fc:	e9c1 2304 	strd	r2, r3, [r1, #16]

    converted_data->gyro_x_dps = (double)raw_data->gyro_x / 131.0f;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fd f98c 	bl	8000524 <__aeabi_i2d>
 800320c:	a318      	add	r3, pc, #96	@ (adr r3, 8003270 <MPU6050_ConvertData+0x110>)
 800320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003212:	f7fd fb1b 	bl	800084c <__aeabi_ddiv>
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	6839      	ldr	r1, [r7, #0]
 800321c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    converted_data->gyro_y_dps = (double)raw_data->gyro_y / 131.0f;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003226:	4618      	mov	r0, r3
 8003228:	f7fd f97c 	bl	8000524 <__aeabi_i2d>
 800322c:	a310      	add	r3, pc, #64	@ (adr r3, 8003270 <MPU6050_ConvertData+0x110>)
 800322e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003232:	f7fd fb0b 	bl	800084c <__aeabi_ddiv>
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	6839      	ldr	r1, [r7, #0]
 800323c:	e9c1 2308 	strd	r2, r3, [r1, #32]
    converted_data->gyro_z_dps = (double)raw_data->gyro_z / 131.0f;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fd f96c 	bl	8000524 <__aeabi_i2d>
 800324c:	a308      	add	r3, pc, #32	@ (adr r3, 8003270 <MPU6050_ConvertData+0x110>)
 800324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003252:	f7fd fafb 	bl	800084c <__aeabi_ddiv>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	6839      	ldr	r1, [r7, #0]
 800325c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	60000000 	.word	0x60000000
 800326c:	40239eb8 	.word	0x40239eb8
 8003270:	00000000 	.word	0x00000000
 8003274:	40606000 	.word	0x40606000
 8003278:	40d00000 	.word	0x40d00000
 800327c:	00000000 	.word	0x00000000

08003280 <MPU6050_GetAngle>:
 * @brief Calculate angle using complementary filter
 * @param data: Pointer to MPU6050_ConvertedData structure
 * @param dt: Time step (seconds)
 * @return Current angle (degrees)
 */
double MPU6050_GetAngle(const MPU6050_ConvertedData *data) {
 8003280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003282:	b095      	sub	sp, #84	@ 0x54
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
    // static double prev_pitch_gyro = 0.0;
    double acc_x = data->accel_x_mps2;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double acc_y = data->accel_y_mps2;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003298:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double acc_z = data->accel_z_mps2;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80032a2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    // Complementary filter
    double alpha = 0.02;
 80032a6:	a354      	add	r3, pc, #336	@ (adr r3, 80033f8 <MPU6050_GetAngle+0x178>)
 80032a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    static uint32_t lastTick = 0;
    //Previous gyro pitch data
    static double prev_pitch_gyro = 0.0;

    //Get pitch data from Accelerometer
    double pitch_acc = atan2f(acc_y, sqrtf(acc_x * acc_x + acc_z * acc_z)) * 180.0 / M_PI;
 80032b0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80032b4:	f7fd fc98 	bl	8000be8 <__aeabi_d2f>
 80032b8:	4606      	mov	r6, r0
 80032ba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032be:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80032c2:	f7fd f999 	bl	80005f8 <__aeabi_dmul>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4614      	mov	r4, r2
 80032cc:	461d      	mov	r5, r3
 80032ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80032d2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80032d6:	f7fd f98f 	bl	80005f8 <__aeabi_dmul>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4620      	mov	r0, r4
 80032e0:	4629      	mov	r1, r5
 80032e2:	f7fc ffd3 	bl	800028c <__adddf3>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4610      	mov	r0, r2
 80032ec:	4619      	mov	r1, r3
 80032ee:	f7fd fc7b 	bl	8000be8 <__aeabi_d2f>
 80032f2:	4603      	mov	r3, r0
 80032f4:	4618      	mov	r0, r3
 80032f6:	f004 fccb 	bl	8007c90 <sqrtf>
 80032fa:	4603      	mov	r3, r0
 80032fc:	4619      	mov	r1, r3
 80032fe:	4630      	mov	r0, r6
 8003300:	f004 fcc4 	bl	8007c8c <atan2f>
 8003304:	4603      	mov	r3, r0
 8003306:	4618      	mov	r0, r3
 8003308:	f7fd f91e 	bl	8000548 <__aeabi_f2d>
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	4b3d      	ldr	r3, [pc, #244]	@ (8003408 <MPU6050_GetAngle+0x188>)
 8003312:	f7fd f971 	bl	80005f8 <__aeabi_dmul>
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	4610      	mov	r0, r2
 800331c:	4619      	mov	r1, r3
 800331e:	a338      	add	r3, pc, #224	@ (adr r3, 8003400 <MPU6050_GetAngle+0x180>)
 8003320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003324:	f7fd fa92 	bl	800084c <__aeabi_ddiv>
 8003328:	4602      	mov	r2, r0
 800332a:	460b      	mov	r3, r1
 800332c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    //Calculate dt
    uint32_t currentTick = getTick();
 8003330:	f7fe f964 	bl	80015fc <getTick>
 8003334:	6278      	str	r0, [r7, #36]	@ 0x24
    double dt = (currentTick - lastTick) / 1000.0;
 8003336:	4b35      	ldr	r3, [pc, #212]	@ (800340c <MPU6050_GetAngle+0x18c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	4618      	mov	r0, r3
 8003340:	f7fd f8e0 	bl	8000504 <__aeabi_ui2d>
 8003344:	f04f 0200 	mov.w	r2, #0
 8003348:	4b31      	ldr	r3, [pc, #196]	@ (8003410 <MPU6050_GetAngle+0x190>)
 800334a:	f7fd fa7f 	bl	800084c <__aeabi_ddiv>
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	e9c7 2306 	strd	r2, r3, [r7, #24]
    lastTick = currentTick;
 8003356:	4a2d      	ldr	r2, [pc, #180]	@ (800340c <MPU6050_GetAngle+0x18c>)
 8003358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335a:	6013      	str	r3, [r2, #0]

    //Calculate Gyro pitch data use Complementary filter
    double current_pitch_gyro = prev_pitch_gyro + (data->gyro_x_dps - MPU_CalibValue) * dt;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003362:	4b2c      	ldr	r3, [pc, #176]	@ (8003414 <MPU6050_GetAngle+0x194>)
 8003364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003368:	f7fc ff8e 	bl	8000288 <__aeabi_dsub>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003378:	f7fd f93e 	bl	80005f8 <__aeabi_dmul>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	4610      	mov	r0, r2
 8003382:	4619      	mov	r1, r3
 8003384:	4b24      	ldr	r3, [pc, #144]	@ (8003418 <MPU6050_GetAngle+0x198>)
 8003386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338a:	f7fc ff7f 	bl	800028c <__adddf3>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double angle = (1.0 - alpha) * current_pitch_gyro + alpha * pitch_acc;
 8003396:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800339a:	f04f 0000 	mov.w	r0, #0
 800339e:	491f      	ldr	r1, [pc, #124]	@ (800341c <MPU6050_GetAngle+0x19c>)
 80033a0:	f7fc ff72 	bl	8000288 <__aeabi_dsub>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4610      	mov	r0, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033b0:	f7fd f922 	bl	80005f8 <__aeabi_dmul>
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	4614      	mov	r4, r2
 80033ba:	461d      	mov	r5, r3
 80033bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033c0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80033c4:	f7fd f918 	bl	80005f8 <__aeabi_dmul>
 80033c8:	4602      	mov	r2, r0
 80033ca:	460b      	mov	r3, r1
 80033cc:	4620      	mov	r0, r4
 80033ce:	4629      	mov	r1, r5
 80033d0:	f7fc ff5c 	bl	800028c <__adddf3>
 80033d4:	4602      	mov	r2, r0
 80033d6:	460b      	mov	r3, r1
 80033d8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    prev_pitch_gyro = angle;
 80033dc:	490e      	ldr	r1, [pc, #56]	@ (8003418 <MPU6050_GetAngle+0x198>)
 80033de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033e2:	e9c1 2300 	strd	r2, r3, [r1]

    return angle;
 80033e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80033ea:	4610      	mov	r0, r2
 80033ec:	4619      	mov	r1, r3
 80033ee:	3754      	adds	r7, #84	@ 0x54
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033f4:	f3af 8000 	nop.w
 80033f8:	47ae147b 	.word	0x47ae147b
 80033fc:	3f947ae1 	.word	0x3f947ae1
 8003400:	54442d18 	.word	0x54442d18
 8003404:	400921fb 	.word	0x400921fb
 8003408:	40668000 	.word	0x40668000
 800340c:	200002c4 	.word	0x200002c4
 8003410:	408f4000 	.word	0x408f4000
 8003414:	200002b8 	.word	0x200002b8
 8003418:	200002c8 	.word	0x200002c8
 800341c:	3ff00000 	.word	0x3ff00000

08003420 <PID_Init>:
 */

#include "PID.h"


void PID_Init(PID_Controller* pid, double Kp, double Ki, double Kd) {
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	e9c7 2300 	strd	r2, r3, [r7]
    pid->Kp = Kp;
 800342c:	68f9      	ldr	r1, [r7, #12]
 800342e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003432:	e9c1 2300 	strd	r2, r3, [r1]
    pid->Ki = Ki;
 8003436:	68f9      	ldr	r1, [r7, #12]
 8003438:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800343c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    pid->Kd = Kd;
 8003440:	68f9      	ldr	r1, [r7, #12]
 8003442:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003446:	e9c1 2304 	strd	r2, r3, [r1, #16]

    pid->integral = 0.0f;
 800344a:	68f9      	ldr	r1, [r7, #12]
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	e9c1 2306 	strd	r2, r3, [r1, #24]
    pid->prev_error = 0.0f;
 8003458:	68f9      	ldr	r1, [r7, #12]
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	f04f 0300 	mov.w	r3, #0
 8003462:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 8003466:	bf00      	nop
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <PID_Compute>:

double PID_Compute(PID_Controller *pid, double setpoint, double measured)
{
 8003470:	b5b0      	push	{r4, r5, r7, lr}
 8003472:	b08e      	sub	sp, #56	@ 0x38
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	e9c7 2300 	strd	r2, r3, [r7]

	static uint32_t lastTick = 0;


	double error = setpoint - measured;
 800347c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003480:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003484:	f7fc ff00 	bl	8000288 <__aeabi_dsub>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	 //Calculate dt
	 uint32_t currentTick = getTick();
 8003490:	f7fe f8b4 	bl	80015fc <getTick>
 8003494:	6278      	str	r0, [r7, #36]	@ 0x24
	 double dt = (currentTick - lastTick) / 1000.0;
 8003496:	4b46      	ldr	r3, [pc, #280]	@ (80035b0 <PID_Compute+0x140>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fd f830 	bl	8000504 <__aeabi_ui2d>
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	4b42      	ldr	r3, [pc, #264]	@ (80035b4 <PID_Compute+0x144>)
 80034aa:	f7fd f9cf 	bl	800084c <__aeabi_ddiv>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	 lastTick = currentTick;
 80034b6:	4a3e      	ldr	r2, [pc, #248]	@ (80035b0 <PID_Compute+0x140>)
 80034b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ba:	6013      	str	r3, [r2, #0]
	 if (dt < 0.001) dt = 0.01;
 80034bc:	a338      	add	r3, pc, #224	@ (adr r3, 80035a0 <PID_Compute+0x130>)
 80034be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80034c6:	f7fd fb09 	bl	8000adc <__aeabi_dcmplt>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d004      	beq.n	80034da <PID_Compute+0x6a>
 80034d0:	a335      	add	r3, pc, #212	@ (adr r3, 80035a8 <PID_Compute+0x138>)
 80034d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	pid->integral += error * dt;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80034e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80034e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80034e8:	f7fd f886 	bl	80005f8 <__aeabi_dmul>
 80034ec:	4602      	mov	r2, r0
 80034ee:	460b      	mov	r3, r1
 80034f0:	4620      	mov	r0, r4
 80034f2:	4629      	mov	r1, r5
 80034f4:	f7fc feca 	bl	800028c <__adddf3>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	68f9      	ldr	r1, [r7, #12]
 80034fe:	e9c1 2306 	strd	r2, r3, [r1, #24]

	double derivative = (error - pid->prev_error) / dt;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003508:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800350c:	f7fc febc 	bl	8000288 <__aeabi_dsub>
 8003510:	4602      	mov	r2, r0
 8003512:	460b      	mov	r3, r1
 8003514:	4610      	mov	r0, r2
 8003516:	4619      	mov	r1, r3
 8003518:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800351c:	f7fd f996 	bl	800084c <__aeabi_ddiv>
 8003520:	4602      	mov	r2, r0
 8003522:	460b      	mov	r3, r1
 8003524:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double output = pid->Kp * error + pid->Ki * pid->integral + pid->Kd * derivative;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800352e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003532:	f7fd f861 	bl	80005f8 <__aeabi_dmul>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4614      	mov	r4, r2
 800353c:	461d      	mov	r5, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800354a:	f7fd f855 	bl	80005f8 <__aeabi_dmul>
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	4620      	mov	r0, r4
 8003554:	4629      	mov	r1, r5
 8003556:	f7fc fe99 	bl	800028c <__adddf3>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4614      	mov	r4, r2
 8003560:	461d      	mov	r5, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800356c:	f7fd f844 	bl	80005f8 <__aeabi_dmul>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4620      	mov	r0, r4
 8003576:	4629      	mov	r1, r5
 8003578:	f7fc fe88 	bl	800028c <__adddf3>
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	e9c7 2304 	strd	r2, r3, [r7, #16]

	pid->prev_error = error;
 8003584:	68f9      	ldr	r1, [r7, #12]
 8003586:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800358a:	e9c1 2308 	strd	r2, r3, [r1, #32]

	return output;
 800358e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8003592:	4610      	mov	r0, r2
 8003594:	4619      	mov	r1, r3
 8003596:	3738      	adds	r7, #56	@ 0x38
 8003598:	46bd      	mov	sp, r7
 800359a:	bdb0      	pop	{r4, r5, r7, pc}
 800359c:	f3af 8000 	nop.w
 80035a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80035a4:	3f50624d 	.word	0x3f50624d
 80035a8:	47ae147b 	.word	0x47ae147b
 80035ac:	3f847ae1 	.word	0x3f847ae1
 80035b0:	200002d0 	.word	0x200002d0
 80035b4:	408f4000 	.word	0x408f4000

080035b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80035b8:	480d      	ldr	r0, [pc, #52]	@ (80035f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80035ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80035bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035c0:	480c      	ldr	r0, [pc, #48]	@ (80035f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80035c2:	490d      	ldr	r1, [pc, #52]	@ (80035f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80035c4:	4a0d      	ldr	r2, [pc, #52]	@ (80035fc <LoopForever+0xe>)
  movs r3, #0
 80035c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035c8:	e002      	b.n	80035d0 <LoopCopyDataInit>

080035ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ce:	3304      	adds	r3, #4

080035d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035d4:	d3f9      	bcc.n	80035ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003600 <LoopForever+0x12>)
  ldr r4, =_ebss
 80035d8:	4c0a      	ldr	r4, [pc, #40]	@ (8003604 <LoopForever+0x16>)
  movs r3, #0
 80035da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035dc:	e001      	b.n	80035e2 <LoopFillZerobss>

080035de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035e0:	3204      	adds	r2, #4

080035e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035e4:	d3fb      	bcc.n	80035de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80035e6:	f000 ffef 	bl	80045c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035ea:	f7fd fe6d 	bl	80012c8 <main>

080035ee <LoopForever>:

LoopForever:
  b LoopForever
 80035ee:	e7fe      	b.n	80035ee <LoopForever>
  ldr   r0, =_estack
 80035f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035f8:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80035fc:	0800856c 	.word	0x0800856c
  ldr r2, =_sbss
 8003600:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003604:	20000420 	.word	0x20000420

08003608 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003608:	e7fe      	b.n	8003608 <ADC_IRQHandler>

0800360a <__cvt>:
 800360a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	2b00      	cmp	r3, #0
 8003612:	461d      	mov	r5, r3
 8003614:	4614      	mov	r4, r2
 8003616:	bfbc      	itt	lt
 8003618:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800361c:	4614      	movlt	r4, r2
 800361e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003620:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003622:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003626:	bfb6      	itet	lt
 8003628:	461d      	movlt	r5, r3
 800362a:	2300      	movge	r3, #0
 800362c:	232d      	movlt	r3, #45	@ 0x2d
 800362e:	7013      	strb	r3, [r2, #0]
 8003630:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003632:	f023 0820 	bic.w	r8, r3, #32
 8003636:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800363a:	d005      	beq.n	8003648 <__cvt+0x3e>
 800363c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003640:	d100      	bne.n	8003644 <__cvt+0x3a>
 8003642:	3601      	adds	r6, #1
 8003644:	2302      	movs	r3, #2
 8003646:	e000      	b.n	800364a <__cvt+0x40>
 8003648:	2303      	movs	r3, #3
 800364a:	aa07      	add	r2, sp, #28
 800364c:	9204      	str	r2, [sp, #16]
 800364e:	aa06      	add	r2, sp, #24
 8003650:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003654:	e9cd 3600 	strd	r3, r6, [sp]
 8003658:	4622      	mov	r2, r4
 800365a:	462b      	mov	r3, r5
 800365c:	f001 f868 	bl	8004730 <_dtoa_r>
 8003660:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003664:	4607      	mov	r7, r0
 8003666:	d119      	bne.n	800369c <__cvt+0x92>
 8003668:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800366a:	07db      	lsls	r3, r3, #31
 800366c:	d50e      	bpl.n	800368c <__cvt+0x82>
 800366e:	eb00 0906 	add.w	r9, r0, r6
 8003672:	2200      	movs	r2, #0
 8003674:	2300      	movs	r3, #0
 8003676:	4620      	mov	r0, r4
 8003678:	4629      	mov	r1, r5
 800367a:	f7fd fa25 	bl	8000ac8 <__aeabi_dcmpeq>
 800367e:	b108      	cbz	r0, 8003684 <__cvt+0x7a>
 8003680:	f8cd 901c 	str.w	r9, [sp, #28]
 8003684:	2230      	movs	r2, #48	@ 0x30
 8003686:	9b07      	ldr	r3, [sp, #28]
 8003688:	454b      	cmp	r3, r9
 800368a:	d31e      	bcc.n	80036ca <__cvt+0xc0>
 800368c:	9b07      	ldr	r3, [sp, #28]
 800368e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003690:	1bdb      	subs	r3, r3, r7
 8003692:	4638      	mov	r0, r7
 8003694:	6013      	str	r3, [r2, #0]
 8003696:	b008      	add	sp, #32
 8003698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800369c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80036a0:	eb00 0906 	add.w	r9, r0, r6
 80036a4:	d1e5      	bne.n	8003672 <__cvt+0x68>
 80036a6:	7803      	ldrb	r3, [r0, #0]
 80036a8:	2b30      	cmp	r3, #48	@ 0x30
 80036aa:	d10a      	bne.n	80036c2 <__cvt+0xb8>
 80036ac:	2200      	movs	r2, #0
 80036ae:	2300      	movs	r3, #0
 80036b0:	4620      	mov	r0, r4
 80036b2:	4629      	mov	r1, r5
 80036b4:	f7fd fa08 	bl	8000ac8 <__aeabi_dcmpeq>
 80036b8:	b918      	cbnz	r0, 80036c2 <__cvt+0xb8>
 80036ba:	f1c6 0601 	rsb	r6, r6, #1
 80036be:	f8ca 6000 	str.w	r6, [sl]
 80036c2:	f8da 3000 	ldr.w	r3, [sl]
 80036c6:	4499      	add	r9, r3
 80036c8:	e7d3      	b.n	8003672 <__cvt+0x68>
 80036ca:	1c59      	adds	r1, r3, #1
 80036cc:	9107      	str	r1, [sp, #28]
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	e7d9      	b.n	8003686 <__cvt+0x7c>

080036d2 <__exponent>:
 80036d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036d4:	2900      	cmp	r1, #0
 80036d6:	bfba      	itte	lt
 80036d8:	4249      	neglt	r1, r1
 80036da:	232d      	movlt	r3, #45	@ 0x2d
 80036dc:	232b      	movge	r3, #43	@ 0x2b
 80036de:	2909      	cmp	r1, #9
 80036e0:	7002      	strb	r2, [r0, #0]
 80036e2:	7043      	strb	r3, [r0, #1]
 80036e4:	dd29      	ble.n	800373a <__exponent+0x68>
 80036e6:	f10d 0307 	add.w	r3, sp, #7
 80036ea:	461d      	mov	r5, r3
 80036ec:	270a      	movs	r7, #10
 80036ee:	461a      	mov	r2, r3
 80036f0:	fbb1 f6f7 	udiv	r6, r1, r7
 80036f4:	fb07 1416 	mls	r4, r7, r6, r1
 80036f8:	3430      	adds	r4, #48	@ 0x30
 80036fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80036fe:	460c      	mov	r4, r1
 8003700:	2c63      	cmp	r4, #99	@ 0x63
 8003702:	f103 33ff 	add.w	r3, r3, #4294967295
 8003706:	4631      	mov	r1, r6
 8003708:	dcf1      	bgt.n	80036ee <__exponent+0x1c>
 800370a:	3130      	adds	r1, #48	@ 0x30
 800370c:	1e94      	subs	r4, r2, #2
 800370e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003712:	1c41      	adds	r1, r0, #1
 8003714:	4623      	mov	r3, r4
 8003716:	42ab      	cmp	r3, r5
 8003718:	d30a      	bcc.n	8003730 <__exponent+0x5e>
 800371a:	f10d 0309 	add.w	r3, sp, #9
 800371e:	1a9b      	subs	r3, r3, r2
 8003720:	42ac      	cmp	r4, r5
 8003722:	bf88      	it	hi
 8003724:	2300      	movhi	r3, #0
 8003726:	3302      	adds	r3, #2
 8003728:	4403      	add	r3, r0
 800372a:	1a18      	subs	r0, r3, r0
 800372c:	b003      	add	sp, #12
 800372e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003730:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003734:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003738:	e7ed      	b.n	8003716 <__exponent+0x44>
 800373a:	2330      	movs	r3, #48	@ 0x30
 800373c:	3130      	adds	r1, #48	@ 0x30
 800373e:	7083      	strb	r3, [r0, #2]
 8003740:	70c1      	strb	r1, [r0, #3]
 8003742:	1d03      	adds	r3, r0, #4
 8003744:	e7f1      	b.n	800372a <__exponent+0x58>
	...

08003748 <_printf_float>:
 8003748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800374c:	b091      	sub	sp, #68	@ 0x44
 800374e:	460c      	mov	r4, r1
 8003750:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003754:	4616      	mov	r6, r2
 8003756:	461f      	mov	r7, r3
 8003758:	4605      	mov	r5, r0
 800375a:	f000 fee5 	bl	8004528 <_localeconv_r>
 800375e:	6803      	ldr	r3, [r0, #0]
 8003760:	9308      	str	r3, [sp, #32]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fc fd84 	bl	8000270 <strlen>
 8003768:	2300      	movs	r3, #0
 800376a:	930e      	str	r3, [sp, #56]	@ 0x38
 800376c:	f8d8 3000 	ldr.w	r3, [r8]
 8003770:	9009      	str	r0, [sp, #36]	@ 0x24
 8003772:	3307      	adds	r3, #7
 8003774:	f023 0307 	bic.w	r3, r3, #7
 8003778:	f103 0208 	add.w	r2, r3, #8
 800377c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003780:	f8d4 b000 	ldr.w	fp, [r4]
 8003784:	f8c8 2000 	str.w	r2, [r8]
 8003788:	e9d3 8900 	ldrd	r8, r9, [r3]
 800378c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003790:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003792:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003796:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800379a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800379e:	4b9d      	ldr	r3, [pc, #628]	@ (8003a14 <_printf_float+0x2cc>)
 80037a0:	f04f 32ff 	mov.w	r2, #4294967295
 80037a4:	f7fd f9c2 	bl	8000b2c <__aeabi_dcmpun>
 80037a8:	bb70      	cbnz	r0, 8003808 <_printf_float+0xc0>
 80037aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80037ae:	4b99      	ldr	r3, [pc, #612]	@ (8003a14 <_printf_float+0x2cc>)
 80037b0:	f04f 32ff 	mov.w	r2, #4294967295
 80037b4:	f7fd f99c 	bl	8000af0 <__aeabi_dcmple>
 80037b8:	bb30      	cbnz	r0, 8003808 <_printf_float+0xc0>
 80037ba:	2200      	movs	r2, #0
 80037bc:	2300      	movs	r3, #0
 80037be:	4640      	mov	r0, r8
 80037c0:	4649      	mov	r1, r9
 80037c2:	f7fd f98b 	bl	8000adc <__aeabi_dcmplt>
 80037c6:	b110      	cbz	r0, 80037ce <_printf_float+0x86>
 80037c8:	232d      	movs	r3, #45	@ 0x2d
 80037ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037ce:	4a92      	ldr	r2, [pc, #584]	@ (8003a18 <_printf_float+0x2d0>)
 80037d0:	4b92      	ldr	r3, [pc, #584]	@ (8003a1c <_printf_float+0x2d4>)
 80037d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80037d6:	bf8c      	ite	hi
 80037d8:	4690      	movhi	r8, r2
 80037da:	4698      	movls	r8, r3
 80037dc:	2303      	movs	r3, #3
 80037de:	6123      	str	r3, [r4, #16]
 80037e0:	f02b 0304 	bic.w	r3, fp, #4
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	f04f 0900 	mov.w	r9, #0
 80037ea:	9700      	str	r7, [sp, #0]
 80037ec:	4633      	mov	r3, r6
 80037ee:	aa0f      	add	r2, sp, #60	@ 0x3c
 80037f0:	4621      	mov	r1, r4
 80037f2:	4628      	mov	r0, r5
 80037f4:	f000 f9d4 	bl	8003ba0 <_printf_common>
 80037f8:	3001      	adds	r0, #1
 80037fa:	f040 808f 	bne.w	800391c <_printf_float+0x1d4>
 80037fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003802:	b011      	add	sp, #68	@ 0x44
 8003804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003808:	4642      	mov	r2, r8
 800380a:	464b      	mov	r3, r9
 800380c:	4640      	mov	r0, r8
 800380e:	4649      	mov	r1, r9
 8003810:	f7fd f98c 	bl	8000b2c <__aeabi_dcmpun>
 8003814:	b140      	cbz	r0, 8003828 <_printf_float+0xe0>
 8003816:	464b      	mov	r3, r9
 8003818:	2b00      	cmp	r3, #0
 800381a:	bfbc      	itt	lt
 800381c:	232d      	movlt	r3, #45	@ 0x2d
 800381e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003822:	4a7f      	ldr	r2, [pc, #508]	@ (8003a20 <_printf_float+0x2d8>)
 8003824:	4b7f      	ldr	r3, [pc, #508]	@ (8003a24 <_printf_float+0x2dc>)
 8003826:	e7d4      	b.n	80037d2 <_printf_float+0x8a>
 8003828:	6863      	ldr	r3, [r4, #4]
 800382a:	1c5a      	adds	r2, r3, #1
 800382c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003830:	d13f      	bne.n	80038b2 <_printf_float+0x16a>
 8003832:	2306      	movs	r3, #6
 8003834:	6063      	str	r3, [r4, #4]
 8003836:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800383a:	2200      	movs	r2, #0
 800383c:	6023      	str	r3, [r4, #0]
 800383e:	9206      	str	r2, [sp, #24]
 8003840:	aa0e      	add	r2, sp, #56	@ 0x38
 8003842:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003846:	aa0d      	add	r2, sp, #52	@ 0x34
 8003848:	9203      	str	r2, [sp, #12]
 800384a:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800384e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003852:	6863      	ldr	r3, [r4, #4]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	4642      	mov	r2, r8
 8003858:	464b      	mov	r3, r9
 800385a:	4628      	mov	r0, r5
 800385c:	910a      	str	r1, [sp, #40]	@ 0x28
 800385e:	f7ff fed4 	bl	800360a <__cvt>
 8003862:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003864:	2947      	cmp	r1, #71	@ 0x47
 8003866:	4680      	mov	r8, r0
 8003868:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800386a:	d128      	bne.n	80038be <_printf_float+0x176>
 800386c:	1cc8      	adds	r0, r1, #3
 800386e:	db02      	blt.n	8003876 <_printf_float+0x12e>
 8003870:	6863      	ldr	r3, [r4, #4]
 8003872:	4299      	cmp	r1, r3
 8003874:	dd40      	ble.n	80038f8 <_printf_float+0x1b0>
 8003876:	f1aa 0a02 	sub.w	sl, sl, #2
 800387a:	fa5f fa8a 	uxtb.w	sl, sl
 800387e:	3901      	subs	r1, #1
 8003880:	4652      	mov	r2, sl
 8003882:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003886:	910d      	str	r1, [sp, #52]	@ 0x34
 8003888:	f7ff ff23 	bl	80036d2 <__exponent>
 800388c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800388e:	1813      	adds	r3, r2, r0
 8003890:	2a01      	cmp	r2, #1
 8003892:	4681      	mov	r9, r0
 8003894:	6123      	str	r3, [r4, #16]
 8003896:	dc02      	bgt.n	800389e <_printf_float+0x156>
 8003898:	6822      	ldr	r2, [r4, #0]
 800389a:	07d2      	lsls	r2, r2, #31
 800389c:	d501      	bpl.n	80038a2 <_printf_float+0x15a>
 800389e:	3301      	adds	r3, #1
 80038a0:	6123      	str	r3, [r4, #16]
 80038a2:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d09f      	beq.n	80037ea <_printf_float+0xa2>
 80038aa:	232d      	movs	r3, #45	@ 0x2d
 80038ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038b0:	e79b      	b.n	80037ea <_printf_float+0xa2>
 80038b2:	2947      	cmp	r1, #71	@ 0x47
 80038b4:	d1bf      	bne.n	8003836 <_printf_float+0xee>
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1bd      	bne.n	8003836 <_printf_float+0xee>
 80038ba:	2301      	movs	r3, #1
 80038bc:	e7ba      	b.n	8003834 <_printf_float+0xec>
 80038be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80038c2:	d9dc      	bls.n	800387e <_printf_float+0x136>
 80038c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80038c8:	d118      	bne.n	80038fc <_printf_float+0x1b4>
 80038ca:	2900      	cmp	r1, #0
 80038cc:	6863      	ldr	r3, [r4, #4]
 80038ce:	dd0b      	ble.n	80038e8 <_printf_float+0x1a0>
 80038d0:	6121      	str	r1, [r4, #16]
 80038d2:	b913      	cbnz	r3, 80038da <_printf_float+0x192>
 80038d4:	6822      	ldr	r2, [r4, #0]
 80038d6:	07d0      	lsls	r0, r2, #31
 80038d8:	d502      	bpl.n	80038e0 <_printf_float+0x198>
 80038da:	3301      	adds	r3, #1
 80038dc:	440b      	add	r3, r1
 80038de:	6123      	str	r3, [r4, #16]
 80038e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80038e2:	f04f 0900 	mov.w	r9, #0
 80038e6:	e7dc      	b.n	80038a2 <_printf_float+0x15a>
 80038e8:	b913      	cbnz	r3, 80038f0 <_printf_float+0x1a8>
 80038ea:	6822      	ldr	r2, [r4, #0]
 80038ec:	07d2      	lsls	r2, r2, #31
 80038ee:	d501      	bpl.n	80038f4 <_printf_float+0x1ac>
 80038f0:	3302      	adds	r3, #2
 80038f2:	e7f4      	b.n	80038de <_printf_float+0x196>
 80038f4:	2301      	movs	r3, #1
 80038f6:	e7f2      	b.n	80038de <_printf_float+0x196>
 80038f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80038fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038fe:	4299      	cmp	r1, r3
 8003900:	db05      	blt.n	800390e <_printf_float+0x1c6>
 8003902:	6823      	ldr	r3, [r4, #0]
 8003904:	6121      	str	r1, [r4, #16]
 8003906:	07d8      	lsls	r0, r3, #31
 8003908:	d5ea      	bpl.n	80038e0 <_printf_float+0x198>
 800390a:	1c4b      	adds	r3, r1, #1
 800390c:	e7e7      	b.n	80038de <_printf_float+0x196>
 800390e:	2900      	cmp	r1, #0
 8003910:	bfd4      	ite	le
 8003912:	f1c1 0202 	rsble	r2, r1, #2
 8003916:	2201      	movgt	r2, #1
 8003918:	4413      	add	r3, r2
 800391a:	e7e0      	b.n	80038de <_printf_float+0x196>
 800391c:	6823      	ldr	r3, [r4, #0]
 800391e:	055a      	lsls	r2, r3, #21
 8003920:	d407      	bmi.n	8003932 <_printf_float+0x1ea>
 8003922:	6923      	ldr	r3, [r4, #16]
 8003924:	4642      	mov	r2, r8
 8003926:	4631      	mov	r1, r6
 8003928:	4628      	mov	r0, r5
 800392a:	47b8      	blx	r7
 800392c:	3001      	adds	r0, #1
 800392e:	d12b      	bne.n	8003988 <_printf_float+0x240>
 8003930:	e765      	b.n	80037fe <_printf_float+0xb6>
 8003932:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003936:	f240 80dd 	bls.w	8003af4 <_printf_float+0x3ac>
 800393a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800393e:	2200      	movs	r2, #0
 8003940:	2300      	movs	r3, #0
 8003942:	f7fd f8c1 	bl	8000ac8 <__aeabi_dcmpeq>
 8003946:	2800      	cmp	r0, #0
 8003948:	d033      	beq.n	80039b2 <_printf_float+0x26a>
 800394a:	4a37      	ldr	r2, [pc, #220]	@ (8003a28 <_printf_float+0x2e0>)
 800394c:	2301      	movs	r3, #1
 800394e:	4631      	mov	r1, r6
 8003950:	4628      	mov	r0, r5
 8003952:	47b8      	blx	r7
 8003954:	3001      	adds	r0, #1
 8003956:	f43f af52 	beq.w	80037fe <_printf_float+0xb6>
 800395a:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800395e:	4543      	cmp	r3, r8
 8003960:	db02      	blt.n	8003968 <_printf_float+0x220>
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	07d8      	lsls	r0, r3, #31
 8003966:	d50f      	bpl.n	8003988 <_printf_float+0x240>
 8003968:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800396c:	4631      	mov	r1, r6
 800396e:	4628      	mov	r0, r5
 8003970:	47b8      	blx	r7
 8003972:	3001      	adds	r0, #1
 8003974:	f43f af43 	beq.w	80037fe <_printf_float+0xb6>
 8003978:	f04f 0900 	mov.w	r9, #0
 800397c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003980:	f104 0a1a 	add.w	sl, r4, #26
 8003984:	45c8      	cmp	r8, r9
 8003986:	dc09      	bgt.n	800399c <_printf_float+0x254>
 8003988:	6823      	ldr	r3, [r4, #0]
 800398a:	079b      	lsls	r3, r3, #30
 800398c:	f100 8103 	bmi.w	8003b96 <_printf_float+0x44e>
 8003990:	68e0      	ldr	r0, [r4, #12]
 8003992:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003994:	4298      	cmp	r0, r3
 8003996:	bfb8      	it	lt
 8003998:	4618      	movlt	r0, r3
 800399a:	e732      	b.n	8003802 <_printf_float+0xba>
 800399c:	2301      	movs	r3, #1
 800399e:	4652      	mov	r2, sl
 80039a0:	4631      	mov	r1, r6
 80039a2:	4628      	mov	r0, r5
 80039a4:	47b8      	blx	r7
 80039a6:	3001      	adds	r0, #1
 80039a8:	f43f af29 	beq.w	80037fe <_printf_float+0xb6>
 80039ac:	f109 0901 	add.w	r9, r9, #1
 80039b0:	e7e8      	b.n	8003984 <_printf_float+0x23c>
 80039b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	dc39      	bgt.n	8003a2c <_printf_float+0x2e4>
 80039b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003a28 <_printf_float+0x2e0>)
 80039ba:	2301      	movs	r3, #1
 80039bc:	4631      	mov	r1, r6
 80039be:	4628      	mov	r0, r5
 80039c0:	47b8      	blx	r7
 80039c2:	3001      	adds	r0, #1
 80039c4:	f43f af1b 	beq.w	80037fe <_printf_float+0xb6>
 80039c8:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80039cc:	ea59 0303 	orrs.w	r3, r9, r3
 80039d0:	d102      	bne.n	80039d8 <_printf_float+0x290>
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	07d9      	lsls	r1, r3, #31
 80039d6:	d5d7      	bpl.n	8003988 <_printf_float+0x240>
 80039d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80039dc:	4631      	mov	r1, r6
 80039de:	4628      	mov	r0, r5
 80039e0:	47b8      	blx	r7
 80039e2:	3001      	adds	r0, #1
 80039e4:	f43f af0b 	beq.w	80037fe <_printf_float+0xb6>
 80039e8:	f04f 0a00 	mov.w	sl, #0
 80039ec:	f104 0b1a 	add.w	fp, r4, #26
 80039f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039f2:	425b      	negs	r3, r3
 80039f4:	4553      	cmp	r3, sl
 80039f6:	dc01      	bgt.n	80039fc <_printf_float+0x2b4>
 80039f8:	464b      	mov	r3, r9
 80039fa:	e793      	b.n	8003924 <_printf_float+0x1dc>
 80039fc:	2301      	movs	r3, #1
 80039fe:	465a      	mov	r2, fp
 8003a00:	4631      	mov	r1, r6
 8003a02:	4628      	mov	r0, r5
 8003a04:	47b8      	blx	r7
 8003a06:	3001      	adds	r0, #1
 8003a08:	f43f aef9 	beq.w	80037fe <_printf_float+0xb6>
 8003a0c:	f10a 0a01 	add.w	sl, sl, #1
 8003a10:	e7ee      	b.n	80039f0 <_printf_float+0x2a8>
 8003a12:	bf00      	nop
 8003a14:	7fefffff 	.word	0x7fefffff
 8003a18:	080080f4 	.word	0x080080f4
 8003a1c:	080080f0 	.word	0x080080f0
 8003a20:	080080fc 	.word	0x080080fc
 8003a24:	080080f8 	.word	0x080080f8
 8003a28:	08008100 	.word	0x08008100
 8003a2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a2e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003a32:	4553      	cmp	r3, sl
 8003a34:	bfa8      	it	ge
 8003a36:	4653      	movge	r3, sl
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	4699      	mov	r9, r3
 8003a3c:	dc36      	bgt.n	8003aac <_printf_float+0x364>
 8003a3e:	f04f 0b00 	mov.w	fp, #0
 8003a42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a46:	f104 021a 	add.w	r2, r4, #26
 8003a4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a4e:	eba3 0309 	sub.w	r3, r3, r9
 8003a52:	455b      	cmp	r3, fp
 8003a54:	dc31      	bgt.n	8003aba <_printf_float+0x372>
 8003a56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a58:	459a      	cmp	sl, r3
 8003a5a:	dc3a      	bgt.n	8003ad2 <_printf_float+0x38a>
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	07da      	lsls	r2, r3, #31
 8003a60:	d437      	bmi.n	8003ad2 <_printf_float+0x38a>
 8003a62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a64:	ebaa 0903 	sub.w	r9, sl, r3
 8003a68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a6a:	ebaa 0303 	sub.w	r3, sl, r3
 8003a6e:	4599      	cmp	r9, r3
 8003a70:	bfa8      	it	ge
 8003a72:	4699      	movge	r9, r3
 8003a74:	f1b9 0f00 	cmp.w	r9, #0
 8003a78:	dc33      	bgt.n	8003ae2 <_printf_float+0x39a>
 8003a7a:	f04f 0800 	mov.w	r8, #0
 8003a7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a82:	f104 0b1a 	add.w	fp, r4, #26
 8003a86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a88:	ebaa 0303 	sub.w	r3, sl, r3
 8003a8c:	eba3 0309 	sub.w	r3, r3, r9
 8003a90:	4543      	cmp	r3, r8
 8003a92:	f77f af79 	ble.w	8003988 <_printf_float+0x240>
 8003a96:	2301      	movs	r3, #1
 8003a98:	465a      	mov	r2, fp
 8003a9a:	4631      	mov	r1, r6
 8003a9c:	4628      	mov	r0, r5
 8003a9e:	47b8      	blx	r7
 8003aa0:	3001      	adds	r0, #1
 8003aa2:	f43f aeac 	beq.w	80037fe <_printf_float+0xb6>
 8003aa6:	f108 0801 	add.w	r8, r8, #1
 8003aaa:	e7ec      	b.n	8003a86 <_printf_float+0x33e>
 8003aac:	4642      	mov	r2, r8
 8003aae:	4631      	mov	r1, r6
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	47b8      	blx	r7
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	d1c2      	bne.n	8003a3e <_printf_float+0x2f6>
 8003ab8:	e6a1      	b.n	80037fe <_printf_float+0xb6>
 8003aba:	2301      	movs	r3, #1
 8003abc:	4631      	mov	r1, r6
 8003abe:	4628      	mov	r0, r5
 8003ac0:	920a      	str	r2, [sp, #40]	@ 0x28
 8003ac2:	47b8      	blx	r7
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	f43f ae9a 	beq.w	80037fe <_printf_float+0xb6>
 8003aca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003acc:	f10b 0b01 	add.w	fp, fp, #1
 8003ad0:	e7bb      	b.n	8003a4a <_printf_float+0x302>
 8003ad2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ad6:	4631      	mov	r1, r6
 8003ad8:	4628      	mov	r0, r5
 8003ada:	47b8      	blx	r7
 8003adc:	3001      	adds	r0, #1
 8003ade:	d1c0      	bne.n	8003a62 <_printf_float+0x31a>
 8003ae0:	e68d      	b.n	80037fe <_printf_float+0xb6>
 8003ae2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ae4:	464b      	mov	r3, r9
 8003ae6:	4442      	add	r2, r8
 8003ae8:	4631      	mov	r1, r6
 8003aea:	4628      	mov	r0, r5
 8003aec:	47b8      	blx	r7
 8003aee:	3001      	adds	r0, #1
 8003af0:	d1c3      	bne.n	8003a7a <_printf_float+0x332>
 8003af2:	e684      	b.n	80037fe <_printf_float+0xb6>
 8003af4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003af8:	f1ba 0f01 	cmp.w	sl, #1
 8003afc:	dc01      	bgt.n	8003b02 <_printf_float+0x3ba>
 8003afe:	07db      	lsls	r3, r3, #31
 8003b00:	d536      	bpl.n	8003b70 <_printf_float+0x428>
 8003b02:	2301      	movs	r3, #1
 8003b04:	4642      	mov	r2, r8
 8003b06:	4631      	mov	r1, r6
 8003b08:	4628      	mov	r0, r5
 8003b0a:	47b8      	blx	r7
 8003b0c:	3001      	adds	r0, #1
 8003b0e:	f43f ae76 	beq.w	80037fe <_printf_float+0xb6>
 8003b12:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003b16:	4631      	mov	r1, r6
 8003b18:	4628      	mov	r0, r5
 8003b1a:	47b8      	blx	r7
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	f43f ae6e 	beq.w	80037fe <_printf_float+0xb6>
 8003b22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b26:	2200      	movs	r2, #0
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b2e:	f7fc ffcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8003b32:	b9c0      	cbnz	r0, 8003b66 <_printf_float+0x41e>
 8003b34:	4653      	mov	r3, sl
 8003b36:	f108 0201 	add.w	r2, r8, #1
 8003b3a:	4631      	mov	r1, r6
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	47b8      	blx	r7
 8003b40:	3001      	adds	r0, #1
 8003b42:	d10c      	bne.n	8003b5e <_printf_float+0x416>
 8003b44:	e65b      	b.n	80037fe <_printf_float+0xb6>
 8003b46:	2301      	movs	r3, #1
 8003b48:	465a      	mov	r2, fp
 8003b4a:	4631      	mov	r1, r6
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	47b8      	blx	r7
 8003b50:	3001      	adds	r0, #1
 8003b52:	f43f ae54 	beq.w	80037fe <_printf_float+0xb6>
 8003b56:	f108 0801 	add.w	r8, r8, #1
 8003b5a:	45d0      	cmp	r8, sl
 8003b5c:	dbf3      	blt.n	8003b46 <_printf_float+0x3fe>
 8003b5e:	464b      	mov	r3, r9
 8003b60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b64:	e6df      	b.n	8003926 <_printf_float+0x1de>
 8003b66:	f04f 0800 	mov.w	r8, #0
 8003b6a:	f104 0b1a 	add.w	fp, r4, #26
 8003b6e:	e7f4      	b.n	8003b5a <_printf_float+0x412>
 8003b70:	2301      	movs	r3, #1
 8003b72:	4642      	mov	r2, r8
 8003b74:	e7e1      	b.n	8003b3a <_printf_float+0x3f2>
 8003b76:	2301      	movs	r3, #1
 8003b78:	464a      	mov	r2, r9
 8003b7a:	4631      	mov	r1, r6
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	47b8      	blx	r7
 8003b80:	3001      	adds	r0, #1
 8003b82:	f43f ae3c 	beq.w	80037fe <_printf_float+0xb6>
 8003b86:	f108 0801 	add.w	r8, r8, #1
 8003b8a:	68e3      	ldr	r3, [r4, #12]
 8003b8c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003b8e:	1a5b      	subs	r3, r3, r1
 8003b90:	4543      	cmp	r3, r8
 8003b92:	dcf0      	bgt.n	8003b76 <_printf_float+0x42e>
 8003b94:	e6fc      	b.n	8003990 <_printf_float+0x248>
 8003b96:	f04f 0800 	mov.w	r8, #0
 8003b9a:	f104 0919 	add.w	r9, r4, #25
 8003b9e:	e7f4      	b.n	8003b8a <_printf_float+0x442>

08003ba0 <_printf_common>:
 8003ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ba4:	4616      	mov	r6, r2
 8003ba6:	4698      	mov	r8, r3
 8003ba8:	688a      	ldr	r2, [r1, #8]
 8003baa:	690b      	ldr	r3, [r1, #16]
 8003bac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	bfb8      	it	lt
 8003bb4:	4613      	movlt	r3, r2
 8003bb6:	6033      	str	r3, [r6, #0]
 8003bb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003bbc:	4607      	mov	r7, r0
 8003bbe:	460c      	mov	r4, r1
 8003bc0:	b10a      	cbz	r2, 8003bc6 <_printf_common+0x26>
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	6033      	str	r3, [r6, #0]
 8003bc6:	6823      	ldr	r3, [r4, #0]
 8003bc8:	0699      	lsls	r1, r3, #26
 8003bca:	bf42      	ittt	mi
 8003bcc:	6833      	ldrmi	r3, [r6, #0]
 8003bce:	3302      	addmi	r3, #2
 8003bd0:	6033      	strmi	r3, [r6, #0]
 8003bd2:	6825      	ldr	r5, [r4, #0]
 8003bd4:	f015 0506 	ands.w	r5, r5, #6
 8003bd8:	d106      	bne.n	8003be8 <_printf_common+0x48>
 8003bda:	f104 0a19 	add.w	sl, r4, #25
 8003bde:	68e3      	ldr	r3, [r4, #12]
 8003be0:	6832      	ldr	r2, [r6, #0]
 8003be2:	1a9b      	subs	r3, r3, r2
 8003be4:	42ab      	cmp	r3, r5
 8003be6:	dc26      	bgt.n	8003c36 <_printf_common+0x96>
 8003be8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003bec:	6822      	ldr	r2, [r4, #0]
 8003bee:	3b00      	subs	r3, #0
 8003bf0:	bf18      	it	ne
 8003bf2:	2301      	movne	r3, #1
 8003bf4:	0692      	lsls	r2, r2, #26
 8003bf6:	d42b      	bmi.n	8003c50 <_printf_common+0xb0>
 8003bf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bfc:	4641      	mov	r1, r8
 8003bfe:	4638      	mov	r0, r7
 8003c00:	47c8      	blx	r9
 8003c02:	3001      	adds	r0, #1
 8003c04:	d01e      	beq.n	8003c44 <_printf_common+0xa4>
 8003c06:	6823      	ldr	r3, [r4, #0]
 8003c08:	6922      	ldr	r2, [r4, #16]
 8003c0a:	f003 0306 	and.w	r3, r3, #6
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	bf02      	ittt	eq
 8003c12:	68e5      	ldreq	r5, [r4, #12]
 8003c14:	6833      	ldreq	r3, [r6, #0]
 8003c16:	1aed      	subeq	r5, r5, r3
 8003c18:	68a3      	ldr	r3, [r4, #8]
 8003c1a:	bf0c      	ite	eq
 8003c1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c20:	2500      	movne	r5, #0
 8003c22:	4293      	cmp	r3, r2
 8003c24:	bfc4      	itt	gt
 8003c26:	1a9b      	subgt	r3, r3, r2
 8003c28:	18ed      	addgt	r5, r5, r3
 8003c2a:	2600      	movs	r6, #0
 8003c2c:	341a      	adds	r4, #26
 8003c2e:	42b5      	cmp	r5, r6
 8003c30:	d11a      	bne.n	8003c68 <_printf_common+0xc8>
 8003c32:	2000      	movs	r0, #0
 8003c34:	e008      	b.n	8003c48 <_printf_common+0xa8>
 8003c36:	2301      	movs	r3, #1
 8003c38:	4652      	mov	r2, sl
 8003c3a:	4641      	mov	r1, r8
 8003c3c:	4638      	mov	r0, r7
 8003c3e:	47c8      	blx	r9
 8003c40:	3001      	adds	r0, #1
 8003c42:	d103      	bne.n	8003c4c <_printf_common+0xac>
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295
 8003c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c4c:	3501      	adds	r5, #1
 8003c4e:	e7c6      	b.n	8003bde <_printf_common+0x3e>
 8003c50:	18e1      	adds	r1, r4, r3
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	2030      	movs	r0, #48	@ 0x30
 8003c56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c5a:	4422      	add	r2, r4
 8003c5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c64:	3302      	adds	r3, #2
 8003c66:	e7c7      	b.n	8003bf8 <_printf_common+0x58>
 8003c68:	2301      	movs	r3, #1
 8003c6a:	4622      	mov	r2, r4
 8003c6c:	4641      	mov	r1, r8
 8003c6e:	4638      	mov	r0, r7
 8003c70:	47c8      	blx	r9
 8003c72:	3001      	adds	r0, #1
 8003c74:	d0e6      	beq.n	8003c44 <_printf_common+0xa4>
 8003c76:	3601      	adds	r6, #1
 8003c78:	e7d9      	b.n	8003c2e <_printf_common+0x8e>
	...

08003c7c <_printf_i>:
 8003c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c80:	7e0f      	ldrb	r7, [r1, #24]
 8003c82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c84:	2f78      	cmp	r7, #120	@ 0x78
 8003c86:	4691      	mov	r9, r2
 8003c88:	4680      	mov	r8, r0
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	469a      	mov	sl, r3
 8003c8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c92:	d807      	bhi.n	8003ca4 <_printf_i+0x28>
 8003c94:	2f62      	cmp	r7, #98	@ 0x62
 8003c96:	d80a      	bhi.n	8003cae <_printf_i+0x32>
 8003c98:	2f00      	cmp	r7, #0
 8003c9a:	f000 80d1 	beq.w	8003e40 <_printf_i+0x1c4>
 8003c9e:	2f58      	cmp	r7, #88	@ 0x58
 8003ca0:	f000 80b8 	beq.w	8003e14 <_printf_i+0x198>
 8003ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ca8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003cac:	e03a      	b.n	8003d24 <_printf_i+0xa8>
 8003cae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cb2:	2b15      	cmp	r3, #21
 8003cb4:	d8f6      	bhi.n	8003ca4 <_printf_i+0x28>
 8003cb6:	a101      	add	r1, pc, #4	@ (adr r1, 8003cbc <_printf_i+0x40>)
 8003cb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cbc:	08003d15 	.word	0x08003d15
 8003cc0:	08003d29 	.word	0x08003d29
 8003cc4:	08003ca5 	.word	0x08003ca5
 8003cc8:	08003ca5 	.word	0x08003ca5
 8003ccc:	08003ca5 	.word	0x08003ca5
 8003cd0:	08003ca5 	.word	0x08003ca5
 8003cd4:	08003d29 	.word	0x08003d29
 8003cd8:	08003ca5 	.word	0x08003ca5
 8003cdc:	08003ca5 	.word	0x08003ca5
 8003ce0:	08003ca5 	.word	0x08003ca5
 8003ce4:	08003ca5 	.word	0x08003ca5
 8003ce8:	08003e27 	.word	0x08003e27
 8003cec:	08003d53 	.word	0x08003d53
 8003cf0:	08003de1 	.word	0x08003de1
 8003cf4:	08003ca5 	.word	0x08003ca5
 8003cf8:	08003ca5 	.word	0x08003ca5
 8003cfc:	08003e49 	.word	0x08003e49
 8003d00:	08003ca5 	.word	0x08003ca5
 8003d04:	08003d53 	.word	0x08003d53
 8003d08:	08003ca5 	.word	0x08003ca5
 8003d0c:	08003ca5 	.word	0x08003ca5
 8003d10:	08003de9 	.word	0x08003de9
 8003d14:	6833      	ldr	r3, [r6, #0]
 8003d16:	1d1a      	adds	r2, r3, #4
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6032      	str	r2, [r6, #0]
 8003d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d24:	2301      	movs	r3, #1
 8003d26:	e09c      	b.n	8003e62 <_printf_i+0x1e6>
 8003d28:	6833      	ldr	r3, [r6, #0]
 8003d2a:	6820      	ldr	r0, [r4, #0]
 8003d2c:	1d19      	adds	r1, r3, #4
 8003d2e:	6031      	str	r1, [r6, #0]
 8003d30:	0606      	lsls	r6, r0, #24
 8003d32:	d501      	bpl.n	8003d38 <_printf_i+0xbc>
 8003d34:	681d      	ldr	r5, [r3, #0]
 8003d36:	e003      	b.n	8003d40 <_printf_i+0xc4>
 8003d38:	0645      	lsls	r5, r0, #25
 8003d3a:	d5fb      	bpl.n	8003d34 <_printf_i+0xb8>
 8003d3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d40:	2d00      	cmp	r5, #0
 8003d42:	da03      	bge.n	8003d4c <_printf_i+0xd0>
 8003d44:	232d      	movs	r3, #45	@ 0x2d
 8003d46:	426d      	negs	r5, r5
 8003d48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d4c:	4858      	ldr	r0, [pc, #352]	@ (8003eb0 <_printf_i+0x234>)
 8003d4e:	230a      	movs	r3, #10
 8003d50:	e011      	b.n	8003d76 <_printf_i+0xfa>
 8003d52:	6821      	ldr	r1, [r4, #0]
 8003d54:	6833      	ldr	r3, [r6, #0]
 8003d56:	0608      	lsls	r0, r1, #24
 8003d58:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d5c:	d402      	bmi.n	8003d64 <_printf_i+0xe8>
 8003d5e:	0649      	lsls	r1, r1, #25
 8003d60:	bf48      	it	mi
 8003d62:	b2ad      	uxthmi	r5, r5
 8003d64:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d66:	4852      	ldr	r0, [pc, #328]	@ (8003eb0 <_printf_i+0x234>)
 8003d68:	6033      	str	r3, [r6, #0]
 8003d6a:	bf14      	ite	ne
 8003d6c:	230a      	movne	r3, #10
 8003d6e:	2308      	moveq	r3, #8
 8003d70:	2100      	movs	r1, #0
 8003d72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d76:	6866      	ldr	r6, [r4, #4]
 8003d78:	60a6      	str	r6, [r4, #8]
 8003d7a:	2e00      	cmp	r6, #0
 8003d7c:	db05      	blt.n	8003d8a <_printf_i+0x10e>
 8003d7e:	6821      	ldr	r1, [r4, #0]
 8003d80:	432e      	orrs	r6, r5
 8003d82:	f021 0104 	bic.w	r1, r1, #4
 8003d86:	6021      	str	r1, [r4, #0]
 8003d88:	d04b      	beq.n	8003e22 <_printf_i+0x1a6>
 8003d8a:	4616      	mov	r6, r2
 8003d8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d90:	fb03 5711 	mls	r7, r3, r1, r5
 8003d94:	5dc7      	ldrb	r7, [r0, r7]
 8003d96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d9a:	462f      	mov	r7, r5
 8003d9c:	42bb      	cmp	r3, r7
 8003d9e:	460d      	mov	r5, r1
 8003da0:	d9f4      	bls.n	8003d8c <_printf_i+0x110>
 8003da2:	2b08      	cmp	r3, #8
 8003da4:	d10b      	bne.n	8003dbe <_printf_i+0x142>
 8003da6:	6823      	ldr	r3, [r4, #0]
 8003da8:	07df      	lsls	r7, r3, #31
 8003daa:	d508      	bpl.n	8003dbe <_printf_i+0x142>
 8003dac:	6923      	ldr	r3, [r4, #16]
 8003dae:	6861      	ldr	r1, [r4, #4]
 8003db0:	4299      	cmp	r1, r3
 8003db2:	bfde      	ittt	le
 8003db4:	2330      	movle	r3, #48	@ 0x30
 8003db6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003dba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003dbe:	1b92      	subs	r2, r2, r6
 8003dc0:	6122      	str	r2, [r4, #16]
 8003dc2:	f8cd a000 	str.w	sl, [sp]
 8003dc6:	464b      	mov	r3, r9
 8003dc8:	aa03      	add	r2, sp, #12
 8003dca:	4621      	mov	r1, r4
 8003dcc:	4640      	mov	r0, r8
 8003dce:	f7ff fee7 	bl	8003ba0 <_printf_common>
 8003dd2:	3001      	adds	r0, #1
 8003dd4:	d14a      	bne.n	8003e6c <_printf_i+0x1f0>
 8003dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dda:	b004      	add	sp, #16
 8003ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de0:	6823      	ldr	r3, [r4, #0]
 8003de2:	f043 0320 	orr.w	r3, r3, #32
 8003de6:	6023      	str	r3, [r4, #0]
 8003de8:	4832      	ldr	r0, [pc, #200]	@ (8003eb4 <_printf_i+0x238>)
 8003dea:	2778      	movs	r7, #120	@ 0x78
 8003dec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	6831      	ldr	r1, [r6, #0]
 8003df4:	061f      	lsls	r7, r3, #24
 8003df6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003dfa:	d402      	bmi.n	8003e02 <_printf_i+0x186>
 8003dfc:	065f      	lsls	r7, r3, #25
 8003dfe:	bf48      	it	mi
 8003e00:	b2ad      	uxthmi	r5, r5
 8003e02:	6031      	str	r1, [r6, #0]
 8003e04:	07d9      	lsls	r1, r3, #31
 8003e06:	bf44      	itt	mi
 8003e08:	f043 0320 	orrmi.w	r3, r3, #32
 8003e0c:	6023      	strmi	r3, [r4, #0]
 8003e0e:	b11d      	cbz	r5, 8003e18 <_printf_i+0x19c>
 8003e10:	2310      	movs	r3, #16
 8003e12:	e7ad      	b.n	8003d70 <_printf_i+0xf4>
 8003e14:	4826      	ldr	r0, [pc, #152]	@ (8003eb0 <_printf_i+0x234>)
 8003e16:	e7e9      	b.n	8003dec <_printf_i+0x170>
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	f023 0320 	bic.w	r3, r3, #32
 8003e1e:	6023      	str	r3, [r4, #0]
 8003e20:	e7f6      	b.n	8003e10 <_printf_i+0x194>
 8003e22:	4616      	mov	r6, r2
 8003e24:	e7bd      	b.n	8003da2 <_printf_i+0x126>
 8003e26:	6833      	ldr	r3, [r6, #0]
 8003e28:	6825      	ldr	r5, [r4, #0]
 8003e2a:	6961      	ldr	r1, [r4, #20]
 8003e2c:	1d18      	adds	r0, r3, #4
 8003e2e:	6030      	str	r0, [r6, #0]
 8003e30:	062e      	lsls	r6, r5, #24
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	d501      	bpl.n	8003e3a <_printf_i+0x1be>
 8003e36:	6019      	str	r1, [r3, #0]
 8003e38:	e002      	b.n	8003e40 <_printf_i+0x1c4>
 8003e3a:	0668      	lsls	r0, r5, #25
 8003e3c:	d5fb      	bpl.n	8003e36 <_printf_i+0x1ba>
 8003e3e:	8019      	strh	r1, [r3, #0]
 8003e40:	2300      	movs	r3, #0
 8003e42:	6123      	str	r3, [r4, #16]
 8003e44:	4616      	mov	r6, r2
 8003e46:	e7bc      	b.n	8003dc2 <_printf_i+0x146>
 8003e48:	6833      	ldr	r3, [r6, #0]
 8003e4a:	1d1a      	adds	r2, r3, #4
 8003e4c:	6032      	str	r2, [r6, #0]
 8003e4e:	681e      	ldr	r6, [r3, #0]
 8003e50:	6862      	ldr	r2, [r4, #4]
 8003e52:	2100      	movs	r1, #0
 8003e54:	4630      	mov	r0, r6
 8003e56:	f7fc f9bb 	bl	80001d0 <memchr>
 8003e5a:	b108      	cbz	r0, 8003e60 <_printf_i+0x1e4>
 8003e5c:	1b80      	subs	r0, r0, r6
 8003e5e:	6060      	str	r0, [r4, #4]
 8003e60:	6863      	ldr	r3, [r4, #4]
 8003e62:	6123      	str	r3, [r4, #16]
 8003e64:	2300      	movs	r3, #0
 8003e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e6a:	e7aa      	b.n	8003dc2 <_printf_i+0x146>
 8003e6c:	6923      	ldr	r3, [r4, #16]
 8003e6e:	4632      	mov	r2, r6
 8003e70:	4649      	mov	r1, r9
 8003e72:	4640      	mov	r0, r8
 8003e74:	47d0      	blx	sl
 8003e76:	3001      	adds	r0, #1
 8003e78:	d0ad      	beq.n	8003dd6 <_printf_i+0x15a>
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	079b      	lsls	r3, r3, #30
 8003e7e:	d413      	bmi.n	8003ea8 <_printf_i+0x22c>
 8003e80:	68e0      	ldr	r0, [r4, #12]
 8003e82:	9b03      	ldr	r3, [sp, #12]
 8003e84:	4298      	cmp	r0, r3
 8003e86:	bfb8      	it	lt
 8003e88:	4618      	movlt	r0, r3
 8003e8a:	e7a6      	b.n	8003dda <_printf_i+0x15e>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	4632      	mov	r2, r6
 8003e90:	4649      	mov	r1, r9
 8003e92:	4640      	mov	r0, r8
 8003e94:	47d0      	blx	sl
 8003e96:	3001      	adds	r0, #1
 8003e98:	d09d      	beq.n	8003dd6 <_printf_i+0x15a>
 8003e9a:	3501      	adds	r5, #1
 8003e9c:	68e3      	ldr	r3, [r4, #12]
 8003e9e:	9903      	ldr	r1, [sp, #12]
 8003ea0:	1a5b      	subs	r3, r3, r1
 8003ea2:	42ab      	cmp	r3, r5
 8003ea4:	dcf2      	bgt.n	8003e8c <_printf_i+0x210>
 8003ea6:	e7eb      	b.n	8003e80 <_printf_i+0x204>
 8003ea8:	2500      	movs	r5, #0
 8003eaa:	f104 0619 	add.w	r6, r4, #25
 8003eae:	e7f5      	b.n	8003e9c <_printf_i+0x220>
 8003eb0:	08008102 	.word	0x08008102
 8003eb4:	08008113 	.word	0x08008113

08003eb8 <_scanf_float>:
 8003eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ebc:	b087      	sub	sp, #28
 8003ebe:	4691      	mov	r9, r2
 8003ec0:	9303      	str	r3, [sp, #12]
 8003ec2:	688b      	ldr	r3, [r1, #8]
 8003ec4:	1e5a      	subs	r2, r3, #1
 8003ec6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003eca:	bf81      	itttt	hi
 8003ecc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003ed0:	eb03 0b05 	addhi.w	fp, r3, r5
 8003ed4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003ed8:	608b      	strhi	r3, [r1, #8]
 8003eda:	680b      	ldr	r3, [r1, #0]
 8003edc:	460a      	mov	r2, r1
 8003ede:	f04f 0500 	mov.w	r5, #0
 8003ee2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003ee6:	f842 3b1c 	str.w	r3, [r2], #28
 8003eea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003eee:	4680      	mov	r8, r0
 8003ef0:	460c      	mov	r4, r1
 8003ef2:	bf98      	it	ls
 8003ef4:	f04f 0b00 	movls.w	fp, #0
 8003ef8:	9201      	str	r2, [sp, #4]
 8003efa:	4616      	mov	r6, r2
 8003efc:	46aa      	mov	sl, r5
 8003efe:	462f      	mov	r7, r5
 8003f00:	9502      	str	r5, [sp, #8]
 8003f02:	68a2      	ldr	r2, [r4, #8]
 8003f04:	b15a      	cbz	r2, 8003f1e <_scanf_float+0x66>
 8003f06:	f8d9 3000 	ldr.w	r3, [r9]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b4e      	cmp	r3, #78	@ 0x4e
 8003f0e:	d863      	bhi.n	8003fd8 <_scanf_float+0x120>
 8003f10:	2b40      	cmp	r3, #64	@ 0x40
 8003f12:	d83b      	bhi.n	8003f8c <_scanf_float+0xd4>
 8003f14:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003f18:	b2c8      	uxtb	r0, r1
 8003f1a:	280e      	cmp	r0, #14
 8003f1c:	d939      	bls.n	8003f92 <_scanf_float+0xda>
 8003f1e:	b11f      	cbz	r7, 8003f28 <_scanf_float+0x70>
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f26:	6023      	str	r3, [r4, #0]
 8003f28:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f2c:	f1ba 0f01 	cmp.w	sl, #1
 8003f30:	f200 8114 	bhi.w	800415c <_scanf_float+0x2a4>
 8003f34:	9b01      	ldr	r3, [sp, #4]
 8003f36:	429e      	cmp	r6, r3
 8003f38:	f200 8105 	bhi.w	8004146 <_scanf_float+0x28e>
 8003f3c:	2001      	movs	r0, #1
 8003f3e:	b007      	add	sp, #28
 8003f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f44:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003f48:	2a0d      	cmp	r2, #13
 8003f4a:	d8e8      	bhi.n	8003f1e <_scanf_float+0x66>
 8003f4c:	a101      	add	r1, pc, #4	@ (adr r1, 8003f54 <_scanf_float+0x9c>)
 8003f4e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f52:	bf00      	nop
 8003f54:	0800409d 	.word	0x0800409d
 8003f58:	08003f1f 	.word	0x08003f1f
 8003f5c:	08003f1f 	.word	0x08003f1f
 8003f60:	08003f1f 	.word	0x08003f1f
 8003f64:	080040f9 	.word	0x080040f9
 8003f68:	080040d3 	.word	0x080040d3
 8003f6c:	08003f1f 	.word	0x08003f1f
 8003f70:	08003f1f 	.word	0x08003f1f
 8003f74:	080040ab 	.word	0x080040ab
 8003f78:	08003f1f 	.word	0x08003f1f
 8003f7c:	08003f1f 	.word	0x08003f1f
 8003f80:	08003f1f 	.word	0x08003f1f
 8003f84:	08003f1f 	.word	0x08003f1f
 8003f88:	08004067 	.word	0x08004067
 8003f8c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003f90:	e7da      	b.n	8003f48 <_scanf_float+0x90>
 8003f92:	290e      	cmp	r1, #14
 8003f94:	d8c3      	bhi.n	8003f1e <_scanf_float+0x66>
 8003f96:	a001      	add	r0, pc, #4	@ (adr r0, 8003f9c <_scanf_float+0xe4>)
 8003f98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003f9c:	08004057 	.word	0x08004057
 8003fa0:	08003f1f 	.word	0x08003f1f
 8003fa4:	08004057 	.word	0x08004057
 8003fa8:	080040e7 	.word	0x080040e7
 8003fac:	08003f1f 	.word	0x08003f1f
 8003fb0:	08003ff9 	.word	0x08003ff9
 8003fb4:	0800403d 	.word	0x0800403d
 8003fb8:	0800403d 	.word	0x0800403d
 8003fbc:	0800403d 	.word	0x0800403d
 8003fc0:	0800403d 	.word	0x0800403d
 8003fc4:	0800403d 	.word	0x0800403d
 8003fc8:	0800403d 	.word	0x0800403d
 8003fcc:	0800403d 	.word	0x0800403d
 8003fd0:	0800403d 	.word	0x0800403d
 8003fd4:	0800403d 	.word	0x0800403d
 8003fd8:	2b6e      	cmp	r3, #110	@ 0x6e
 8003fda:	d809      	bhi.n	8003ff0 <_scanf_float+0x138>
 8003fdc:	2b60      	cmp	r3, #96	@ 0x60
 8003fde:	d8b1      	bhi.n	8003f44 <_scanf_float+0x8c>
 8003fe0:	2b54      	cmp	r3, #84	@ 0x54
 8003fe2:	d07b      	beq.n	80040dc <_scanf_float+0x224>
 8003fe4:	2b59      	cmp	r3, #89	@ 0x59
 8003fe6:	d19a      	bne.n	8003f1e <_scanf_float+0x66>
 8003fe8:	2d07      	cmp	r5, #7
 8003fea:	d198      	bne.n	8003f1e <_scanf_float+0x66>
 8003fec:	2508      	movs	r5, #8
 8003fee:	e02f      	b.n	8004050 <_scanf_float+0x198>
 8003ff0:	2b74      	cmp	r3, #116	@ 0x74
 8003ff2:	d073      	beq.n	80040dc <_scanf_float+0x224>
 8003ff4:	2b79      	cmp	r3, #121	@ 0x79
 8003ff6:	e7f6      	b.n	8003fe6 <_scanf_float+0x12e>
 8003ff8:	6821      	ldr	r1, [r4, #0]
 8003ffa:	05c8      	lsls	r0, r1, #23
 8003ffc:	d51e      	bpl.n	800403c <_scanf_float+0x184>
 8003ffe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004002:	6021      	str	r1, [r4, #0]
 8004004:	3701      	adds	r7, #1
 8004006:	f1bb 0f00 	cmp.w	fp, #0
 800400a:	d003      	beq.n	8004014 <_scanf_float+0x15c>
 800400c:	3201      	adds	r2, #1
 800400e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004012:	60a2      	str	r2, [r4, #8]
 8004014:	68a3      	ldr	r3, [r4, #8]
 8004016:	3b01      	subs	r3, #1
 8004018:	60a3      	str	r3, [r4, #8]
 800401a:	6923      	ldr	r3, [r4, #16]
 800401c:	3301      	adds	r3, #1
 800401e:	6123      	str	r3, [r4, #16]
 8004020:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004024:	3b01      	subs	r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	f8c9 3004 	str.w	r3, [r9, #4]
 800402c:	f340 8082 	ble.w	8004134 <_scanf_float+0x27c>
 8004030:	f8d9 3000 	ldr.w	r3, [r9]
 8004034:	3301      	adds	r3, #1
 8004036:	f8c9 3000 	str.w	r3, [r9]
 800403a:	e762      	b.n	8003f02 <_scanf_float+0x4a>
 800403c:	eb1a 0105 	adds.w	r1, sl, r5
 8004040:	f47f af6d 	bne.w	8003f1e <_scanf_float+0x66>
 8004044:	6822      	ldr	r2, [r4, #0]
 8004046:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800404a:	6022      	str	r2, [r4, #0]
 800404c:	460d      	mov	r5, r1
 800404e:	468a      	mov	sl, r1
 8004050:	f806 3b01 	strb.w	r3, [r6], #1
 8004054:	e7de      	b.n	8004014 <_scanf_float+0x15c>
 8004056:	6822      	ldr	r2, [r4, #0]
 8004058:	0610      	lsls	r0, r2, #24
 800405a:	f57f af60 	bpl.w	8003f1e <_scanf_float+0x66>
 800405e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004062:	6022      	str	r2, [r4, #0]
 8004064:	e7f4      	b.n	8004050 <_scanf_float+0x198>
 8004066:	f1ba 0f00 	cmp.w	sl, #0
 800406a:	d10c      	bne.n	8004086 <_scanf_float+0x1ce>
 800406c:	b977      	cbnz	r7, 800408c <_scanf_float+0x1d4>
 800406e:	6822      	ldr	r2, [r4, #0]
 8004070:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004074:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004078:	d108      	bne.n	800408c <_scanf_float+0x1d4>
 800407a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800407e:	6022      	str	r2, [r4, #0]
 8004080:	f04f 0a01 	mov.w	sl, #1
 8004084:	e7e4      	b.n	8004050 <_scanf_float+0x198>
 8004086:	f1ba 0f02 	cmp.w	sl, #2
 800408a:	d050      	beq.n	800412e <_scanf_float+0x276>
 800408c:	2d01      	cmp	r5, #1
 800408e:	d002      	beq.n	8004096 <_scanf_float+0x1de>
 8004090:	2d04      	cmp	r5, #4
 8004092:	f47f af44 	bne.w	8003f1e <_scanf_float+0x66>
 8004096:	3501      	adds	r5, #1
 8004098:	b2ed      	uxtb	r5, r5
 800409a:	e7d9      	b.n	8004050 <_scanf_float+0x198>
 800409c:	f1ba 0f01 	cmp.w	sl, #1
 80040a0:	f47f af3d 	bne.w	8003f1e <_scanf_float+0x66>
 80040a4:	f04f 0a02 	mov.w	sl, #2
 80040a8:	e7d2      	b.n	8004050 <_scanf_float+0x198>
 80040aa:	b975      	cbnz	r5, 80040ca <_scanf_float+0x212>
 80040ac:	2f00      	cmp	r7, #0
 80040ae:	f47f af37 	bne.w	8003f20 <_scanf_float+0x68>
 80040b2:	6822      	ldr	r2, [r4, #0]
 80040b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80040b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80040bc:	f040 80fe 	bne.w	80042bc <_scanf_float+0x404>
 80040c0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80040c4:	6022      	str	r2, [r4, #0]
 80040c6:	2501      	movs	r5, #1
 80040c8:	e7c2      	b.n	8004050 <_scanf_float+0x198>
 80040ca:	2d03      	cmp	r5, #3
 80040cc:	d0e3      	beq.n	8004096 <_scanf_float+0x1de>
 80040ce:	2d05      	cmp	r5, #5
 80040d0:	e7df      	b.n	8004092 <_scanf_float+0x1da>
 80040d2:	2d02      	cmp	r5, #2
 80040d4:	f47f af23 	bne.w	8003f1e <_scanf_float+0x66>
 80040d8:	2503      	movs	r5, #3
 80040da:	e7b9      	b.n	8004050 <_scanf_float+0x198>
 80040dc:	2d06      	cmp	r5, #6
 80040de:	f47f af1e 	bne.w	8003f1e <_scanf_float+0x66>
 80040e2:	2507      	movs	r5, #7
 80040e4:	e7b4      	b.n	8004050 <_scanf_float+0x198>
 80040e6:	6822      	ldr	r2, [r4, #0]
 80040e8:	0591      	lsls	r1, r2, #22
 80040ea:	f57f af18 	bpl.w	8003f1e <_scanf_float+0x66>
 80040ee:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80040f2:	6022      	str	r2, [r4, #0]
 80040f4:	9702      	str	r7, [sp, #8]
 80040f6:	e7ab      	b.n	8004050 <_scanf_float+0x198>
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80040fe:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004102:	d005      	beq.n	8004110 <_scanf_float+0x258>
 8004104:	0550      	lsls	r0, r2, #21
 8004106:	f57f af0a 	bpl.w	8003f1e <_scanf_float+0x66>
 800410a:	2f00      	cmp	r7, #0
 800410c:	f000 80d6 	beq.w	80042bc <_scanf_float+0x404>
 8004110:	0591      	lsls	r1, r2, #22
 8004112:	bf58      	it	pl
 8004114:	9902      	ldrpl	r1, [sp, #8]
 8004116:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800411a:	bf58      	it	pl
 800411c:	1a79      	subpl	r1, r7, r1
 800411e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004122:	bf58      	it	pl
 8004124:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004128:	6022      	str	r2, [r4, #0]
 800412a:	2700      	movs	r7, #0
 800412c:	e790      	b.n	8004050 <_scanf_float+0x198>
 800412e:	f04f 0a03 	mov.w	sl, #3
 8004132:	e78d      	b.n	8004050 <_scanf_float+0x198>
 8004134:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004138:	4649      	mov	r1, r9
 800413a:	4640      	mov	r0, r8
 800413c:	4798      	blx	r3
 800413e:	2800      	cmp	r0, #0
 8004140:	f43f aedf 	beq.w	8003f02 <_scanf_float+0x4a>
 8004144:	e6eb      	b.n	8003f1e <_scanf_float+0x66>
 8004146:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800414a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800414e:	464a      	mov	r2, r9
 8004150:	4640      	mov	r0, r8
 8004152:	4798      	blx	r3
 8004154:	6923      	ldr	r3, [r4, #16]
 8004156:	3b01      	subs	r3, #1
 8004158:	6123      	str	r3, [r4, #16]
 800415a:	e6eb      	b.n	8003f34 <_scanf_float+0x7c>
 800415c:	1e6b      	subs	r3, r5, #1
 800415e:	2b06      	cmp	r3, #6
 8004160:	d824      	bhi.n	80041ac <_scanf_float+0x2f4>
 8004162:	2d02      	cmp	r5, #2
 8004164:	d836      	bhi.n	80041d4 <_scanf_float+0x31c>
 8004166:	9b01      	ldr	r3, [sp, #4]
 8004168:	429e      	cmp	r6, r3
 800416a:	f67f aee7 	bls.w	8003f3c <_scanf_float+0x84>
 800416e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004172:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004176:	464a      	mov	r2, r9
 8004178:	4640      	mov	r0, r8
 800417a:	4798      	blx	r3
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	3b01      	subs	r3, #1
 8004180:	6123      	str	r3, [r4, #16]
 8004182:	e7f0      	b.n	8004166 <_scanf_float+0x2ae>
 8004184:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004188:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800418c:	464a      	mov	r2, r9
 800418e:	4640      	mov	r0, r8
 8004190:	4798      	blx	r3
 8004192:	6923      	ldr	r3, [r4, #16]
 8004194:	3b01      	subs	r3, #1
 8004196:	6123      	str	r3, [r4, #16]
 8004198:	f10a 3aff 	add.w	sl, sl, #4294967295
 800419c:	fa5f fa8a 	uxtb.w	sl, sl
 80041a0:	f1ba 0f02 	cmp.w	sl, #2
 80041a4:	d1ee      	bne.n	8004184 <_scanf_float+0x2cc>
 80041a6:	3d03      	subs	r5, #3
 80041a8:	b2ed      	uxtb	r5, r5
 80041aa:	1b76      	subs	r6, r6, r5
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	05da      	lsls	r2, r3, #23
 80041b0:	d530      	bpl.n	8004214 <_scanf_float+0x35c>
 80041b2:	055b      	lsls	r3, r3, #21
 80041b4:	d511      	bpl.n	80041da <_scanf_float+0x322>
 80041b6:	9b01      	ldr	r3, [sp, #4]
 80041b8:	429e      	cmp	r6, r3
 80041ba:	f67f aebf 	bls.w	8003f3c <_scanf_float+0x84>
 80041be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80041c6:	464a      	mov	r2, r9
 80041c8:	4640      	mov	r0, r8
 80041ca:	4798      	blx	r3
 80041cc:	6923      	ldr	r3, [r4, #16]
 80041ce:	3b01      	subs	r3, #1
 80041d0:	6123      	str	r3, [r4, #16]
 80041d2:	e7f0      	b.n	80041b6 <_scanf_float+0x2fe>
 80041d4:	46aa      	mov	sl, r5
 80041d6:	46b3      	mov	fp, r6
 80041d8:	e7de      	b.n	8004198 <_scanf_float+0x2e0>
 80041da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80041de:	6923      	ldr	r3, [r4, #16]
 80041e0:	2965      	cmp	r1, #101	@ 0x65
 80041e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80041e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80041ea:	6123      	str	r3, [r4, #16]
 80041ec:	d00c      	beq.n	8004208 <_scanf_float+0x350>
 80041ee:	2945      	cmp	r1, #69	@ 0x45
 80041f0:	d00a      	beq.n	8004208 <_scanf_float+0x350>
 80041f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041f6:	464a      	mov	r2, r9
 80041f8:	4640      	mov	r0, r8
 80041fa:	4798      	blx	r3
 80041fc:	6923      	ldr	r3, [r4, #16]
 80041fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004202:	3b01      	subs	r3, #1
 8004204:	1eb5      	subs	r5, r6, #2
 8004206:	6123      	str	r3, [r4, #16]
 8004208:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800420c:	464a      	mov	r2, r9
 800420e:	4640      	mov	r0, r8
 8004210:	4798      	blx	r3
 8004212:	462e      	mov	r6, r5
 8004214:	6822      	ldr	r2, [r4, #0]
 8004216:	f012 0210 	ands.w	r2, r2, #16
 800421a:	d001      	beq.n	8004220 <_scanf_float+0x368>
 800421c:	2000      	movs	r0, #0
 800421e:	e68e      	b.n	8003f3e <_scanf_float+0x86>
 8004220:	7032      	strb	r2, [r6, #0]
 8004222:	6823      	ldr	r3, [r4, #0]
 8004224:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422c:	d125      	bne.n	800427a <_scanf_float+0x3c2>
 800422e:	9b02      	ldr	r3, [sp, #8]
 8004230:	429f      	cmp	r7, r3
 8004232:	d00a      	beq.n	800424a <_scanf_float+0x392>
 8004234:	1bda      	subs	r2, r3, r7
 8004236:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800423a:	429e      	cmp	r6, r3
 800423c:	bf28      	it	cs
 800423e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004242:	491f      	ldr	r1, [pc, #124]	@ (80042c0 <_scanf_float+0x408>)
 8004244:	4630      	mov	r0, r6
 8004246:	f000 f901 	bl	800444c <siprintf>
 800424a:	2200      	movs	r2, #0
 800424c:	9901      	ldr	r1, [sp, #4]
 800424e:	4640      	mov	r0, r8
 8004250:	f002 fbd6 	bl	8006a00 <_strtod_r>
 8004254:	9b03      	ldr	r3, [sp, #12]
 8004256:	6825      	ldr	r5, [r4, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f015 0f02 	tst.w	r5, #2
 800425e:	4606      	mov	r6, r0
 8004260:	460f      	mov	r7, r1
 8004262:	f103 0204 	add.w	r2, r3, #4
 8004266:	d015      	beq.n	8004294 <_scanf_float+0x3dc>
 8004268:	9903      	ldr	r1, [sp, #12]
 800426a:	600a      	str	r2, [r1, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	e9c3 6700 	strd	r6, r7, [r3]
 8004272:	68e3      	ldr	r3, [r4, #12]
 8004274:	3301      	adds	r3, #1
 8004276:	60e3      	str	r3, [r4, #12]
 8004278:	e7d0      	b.n	800421c <_scanf_float+0x364>
 800427a:	9b04      	ldr	r3, [sp, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0e4      	beq.n	800424a <_scanf_float+0x392>
 8004280:	9905      	ldr	r1, [sp, #20]
 8004282:	230a      	movs	r3, #10
 8004284:	3101      	adds	r1, #1
 8004286:	4640      	mov	r0, r8
 8004288:	f002 fc3a 	bl	8006b00 <_strtol_r>
 800428c:	9b04      	ldr	r3, [sp, #16]
 800428e:	9e05      	ldr	r6, [sp, #20]
 8004290:	1ac2      	subs	r2, r0, r3
 8004292:	e7d0      	b.n	8004236 <_scanf_float+0x37e>
 8004294:	076d      	lsls	r5, r5, #29
 8004296:	d4e7      	bmi.n	8004268 <_scanf_float+0x3b0>
 8004298:	9d03      	ldr	r5, [sp, #12]
 800429a:	602a      	str	r2, [r5, #0]
 800429c:	681d      	ldr	r5, [r3, #0]
 800429e:	4602      	mov	r2, r0
 80042a0:	460b      	mov	r3, r1
 80042a2:	f7fc fc43 	bl	8000b2c <__aeabi_dcmpun>
 80042a6:	b120      	cbz	r0, 80042b2 <_scanf_float+0x3fa>
 80042a8:	4806      	ldr	r0, [pc, #24]	@ (80042c4 <_scanf_float+0x40c>)
 80042aa:	f000 f9b5 	bl	8004618 <nanf>
 80042ae:	6028      	str	r0, [r5, #0]
 80042b0:	e7df      	b.n	8004272 <_scanf_float+0x3ba>
 80042b2:	4630      	mov	r0, r6
 80042b4:	4639      	mov	r1, r7
 80042b6:	f7fc fc97 	bl	8000be8 <__aeabi_d2f>
 80042ba:	e7f8      	b.n	80042ae <_scanf_float+0x3f6>
 80042bc:	2700      	movs	r7, #0
 80042be:	e633      	b.n	8003f28 <_scanf_float+0x70>
 80042c0:	08008124 	.word	0x08008124
 80042c4:	08008265 	.word	0x08008265

080042c8 <std>:
 80042c8:	2300      	movs	r3, #0
 80042ca:	b510      	push	{r4, lr}
 80042cc:	4604      	mov	r4, r0
 80042ce:	e9c0 3300 	strd	r3, r3, [r0]
 80042d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042d6:	6083      	str	r3, [r0, #8]
 80042d8:	8181      	strh	r1, [r0, #12]
 80042da:	6643      	str	r3, [r0, #100]	@ 0x64
 80042dc:	81c2      	strh	r2, [r0, #14]
 80042de:	6183      	str	r3, [r0, #24]
 80042e0:	4619      	mov	r1, r3
 80042e2:	2208      	movs	r2, #8
 80042e4:	305c      	adds	r0, #92	@ 0x5c
 80042e6:	f000 f916 	bl	8004516 <memset>
 80042ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <std+0x58>)
 80042ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80042ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004324 <std+0x5c>)
 80042f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <std+0x60>)
 80042f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80042f6:	4b0d      	ldr	r3, [pc, #52]	@ (800432c <std+0x64>)
 80042f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80042fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004330 <std+0x68>)
 80042fc:	6224      	str	r4, [r4, #32]
 80042fe:	429c      	cmp	r4, r3
 8004300:	d006      	beq.n	8004310 <std+0x48>
 8004302:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004306:	4294      	cmp	r4, r2
 8004308:	d002      	beq.n	8004310 <std+0x48>
 800430a:	33d0      	adds	r3, #208	@ 0xd0
 800430c:	429c      	cmp	r4, r3
 800430e:	d105      	bne.n	800431c <std+0x54>
 8004310:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004318:	f000 b97a 	b.w	8004610 <__retarget_lock_init_recursive>
 800431c:	bd10      	pop	{r4, pc}
 800431e:	bf00      	nop
 8004320:	08004491 	.word	0x08004491
 8004324:	080044b3 	.word	0x080044b3
 8004328:	080044eb 	.word	0x080044eb
 800432c:	0800450f 	.word	0x0800450f
 8004330:	200002d4 	.word	0x200002d4

08004334 <stdio_exit_handler>:
 8004334:	4a02      	ldr	r2, [pc, #8]	@ (8004340 <stdio_exit_handler+0xc>)
 8004336:	4903      	ldr	r1, [pc, #12]	@ (8004344 <stdio_exit_handler+0x10>)
 8004338:	4803      	ldr	r0, [pc, #12]	@ (8004348 <stdio_exit_handler+0x14>)
 800433a:	f000 b869 	b.w	8004410 <_fwalk_sglue>
 800433e:	bf00      	nop
 8004340:	20000028 	.word	0x20000028
 8004344:	08006eb5 	.word	0x08006eb5
 8004348:	20000038 	.word	0x20000038

0800434c <cleanup_stdio>:
 800434c:	6841      	ldr	r1, [r0, #4]
 800434e:	4b0c      	ldr	r3, [pc, #48]	@ (8004380 <cleanup_stdio+0x34>)
 8004350:	4299      	cmp	r1, r3
 8004352:	b510      	push	{r4, lr}
 8004354:	4604      	mov	r4, r0
 8004356:	d001      	beq.n	800435c <cleanup_stdio+0x10>
 8004358:	f002 fdac 	bl	8006eb4 <_fflush_r>
 800435c:	68a1      	ldr	r1, [r4, #8]
 800435e:	4b09      	ldr	r3, [pc, #36]	@ (8004384 <cleanup_stdio+0x38>)
 8004360:	4299      	cmp	r1, r3
 8004362:	d002      	beq.n	800436a <cleanup_stdio+0x1e>
 8004364:	4620      	mov	r0, r4
 8004366:	f002 fda5 	bl	8006eb4 <_fflush_r>
 800436a:	68e1      	ldr	r1, [r4, #12]
 800436c:	4b06      	ldr	r3, [pc, #24]	@ (8004388 <cleanup_stdio+0x3c>)
 800436e:	4299      	cmp	r1, r3
 8004370:	d004      	beq.n	800437c <cleanup_stdio+0x30>
 8004372:	4620      	mov	r0, r4
 8004374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004378:	f002 bd9c 	b.w	8006eb4 <_fflush_r>
 800437c:	bd10      	pop	{r4, pc}
 800437e:	bf00      	nop
 8004380:	200002d4 	.word	0x200002d4
 8004384:	2000033c 	.word	0x2000033c
 8004388:	200003a4 	.word	0x200003a4

0800438c <global_stdio_init.part.0>:
 800438c:	b510      	push	{r4, lr}
 800438e:	4b0b      	ldr	r3, [pc, #44]	@ (80043bc <global_stdio_init.part.0+0x30>)
 8004390:	4c0b      	ldr	r4, [pc, #44]	@ (80043c0 <global_stdio_init.part.0+0x34>)
 8004392:	4a0c      	ldr	r2, [pc, #48]	@ (80043c4 <global_stdio_init.part.0+0x38>)
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	4620      	mov	r0, r4
 8004398:	2200      	movs	r2, #0
 800439a:	2104      	movs	r1, #4
 800439c:	f7ff ff94 	bl	80042c8 <std>
 80043a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80043a4:	2201      	movs	r2, #1
 80043a6:	2109      	movs	r1, #9
 80043a8:	f7ff ff8e 	bl	80042c8 <std>
 80043ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043b0:	2202      	movs	r2, #2
 80043b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043b6:	2112      	movs	r1, #18
 80043b8:	f7ff bf86 	b.w	80042c8 <std>
 80043bc:	2000040c 	.word	0x2000040c
 80043c0:	200002d4 	.word	0x200002d4
 80043c4:	08004335 	.word	0x08004335

080043c8 <__sfp_lock_acquire>:
 80043c8:	4801      	ldr	r0, [pc, #4]	@ (80043d0 <__sfp_lock_acquire+0x8>)
 80043ca:	f000 b922 	b.w	8004612 <__retarget_lock_acquire_recursive>
 80043ce:	bf00      	nop
 80043d0:	20000415 	.word	0x20000415

080043d4 <__sfp_lock_release>:
 80043d4:	4801      	ldr	r0, [pc, #4]	@ (80043dc <__sfp_lock_release+0x8>)
 80043d6:	f000 b91d 	b.w	8004614 <__retarget_lock_release_recursive>
 80043da:	bf00      	nop
 80043dc:	20000415 	.word	0x20000415

080043e0 <__sinit>:
 80043e0:	b510      	push	{r4, lr}
 80043e2:	4604      	mov	r4, r0
 80043e4:	f7ff fff0 	bl	80043c8 <__sfp_lock_acquire>
 80043e8:	6a23      	ldr	r3, [r4, #32]
 80043ea:	b11b      	cbz	r3, 80043f4 <__sinit+0x14>
 80043ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043f0:	f7ff bff0 	b.w	80043d4 <__sfp_lock_release>
 80043f4:	4b04      	ldr	r3, [pc, #16]	@ (8004408 <__sinit+0x28>)
 80043f6:	6223      	str	r3, [r4, #32]
 80043f8:	4b04      	ldr	r3, [pc, #16]	@ (800440c <__sinit+0x2c>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d1f5      	bne.n	80043ec <__sinit+0xc>
 8004400:	f7ff ffc4 	bl	800438c <global_stdio_init.part.0>
 8004404:	e7f2      	b.n	80043ec <__sinit+0xc>
 8004406:	bf00      	nop
 8004408:	0800434d 	.word	0x0800434d
 800440c:	2000040c 	.word	0x2000040c

08004410 <_fwalk_sglue>:
 8004410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004414:	4607      	mov	r7, r0
 8004416:	4688      	mov	r8, r1
 8004418:	4614      	mov	r4, r2
 800441a:	2600      	movs	r6, #0
 800441c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004420:	f1b9 0901 	subs.w	r9, r9, #1
 8004424:	d505      	bpl.n	8004432 <_fwalk_sglue+0x22>
 8004426:	6824      	ldr	r4, [r4, #0]
 8004428:	2c00      	cmp	r4, #0
 800442a:	d1f7      	bne.n	800441c <_fwalk_sglue+0xc>
 800442c:	4630      	mov	r0, r6
 800442e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004432:	89ab      	ldrh	r3, [r5, #12]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d907      	bls.n	8004448 <_fwalk_sglue+0x38>
 8004438:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800443c:	3301      	adds	r3, #1
 800443e:	d003      	beq.n	8004448 <_fwalk_sglue+0x38>
 8004440:	4629      	mov	r1, r5
 8004442:	4638      	mov	r0, r7
 8004444:	47c0      	blx	r8
 8004446:	4306      	orrs	r6, r0
 8004448:	3568      	adds	r5, #104	@ 0x68
 800444a:	e7e9      	b.n	8004420 <_fwalk_sglue+0x10>

0800444c <siprintf>:
 800444c:	b40e      	push	{r1, r2, r3}
 800444e:	b510      	push	{r4, lr}
 8004450:	b09d      	sub	sp, #116	@ 0x74
 8004452:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004454:	9002      	str	r0, [sp, #8]
 8004456:	9006      	str	r0, [sp, #24]
 8004458:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800445c:	480a      	ldr	r0, [pc, #40]	@ (8004488 <siprintf+0x3c>)
 800445e:	9107      	str	r1, [sp, #28]
 8004460:	9104      	str	r1, [sp, #16]
 8004462:	490a      	ldr	r1, [pc, #40]	@ (800448c <siprintf+0x40>)
 8004464:	f853 2b04 	ldr.w	r2, [r3], #4
 8004468:	9105      	str	r1, [sp, #20]
 800446a:	2400      	movs	r4, #0
 800446c:	a902      	add	r1, sp, #8
 800446e:	6800      	ldr	r0, [r0, #0]
 8004470:	9301      	str	r3, [sp, #4]
 8004472:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004474:	f002 fba2 	bl	8006bbc <_svfiprintf_r>
 8004478:	9b02      	ldr	r3, [sp, #8]
 800447a:	701c      	strb	r4, [r3, #0]
 800447c:	b01d      	add	sp, #116	@ 0x74
 800447e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004482:	b003      	add	sp, #12
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	20000034 	.word	0x20000034
 800448c:	ffff0208 	.word	0xffff0208

08004490 <__sread>:
 8004490:	b510      	push	{r4, lr}
 8004492:	460c      	mov	r4, r1
 8004494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004498:	f000 f86c 	bl	8004574 <_read_r>
 800449c:	2800      	cmp	r0, #0
 800449e:	bfab      	itete	ge
 80044a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80044a2:	89a3      	ldrhlt	r3, [r4, #12]
 80044a4:	181b      	addge	r3, r3, r0
 80044a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80044aa:	bfac      	ite	ge
 80044ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80044ae:	81a3      	strhlt	r3, [r4, #12]
 80044b0:	bd10      	pop	{r4, pc}

080044b2 <__swrite>:
 80044b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044b6:	461f      	mov	r7, r3
 80044b8:	898b      	ldrh	r3, [r1, #12]
 80044ba:	05db      	lsls	r3, r3, #23
 80044bc:	4605      	mov	r5, r0
 80044be:	460c      	mov	r4, r1
 80044c0:	4616      	mov	r6, r2
 80044c2:	d505      	bpl.n	80044d0 <__swrite+0x1e>
 80044c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044c8:	2302      	movs	r3, #2
 80044ca:	2200      	movs	r2, #0
 80044cc:	f000 f840 	bl	8004550 <_lseek_r>
 80044d0:	89a3      	ldrh	r3, [r4, #12]
 80044d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044da:	81a3      	strh	r3, [r4, #12]
 80044dc:	4632      	mov	r2, r6
 80044de:	463b      	mov	r3, r7
 80044e0:	4628      	mov	r0, r5
 80044e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044e6:	f000 b857 	b.w	8004598 <_write_r>

080044ea <__sseek>:
 80044ea:	b510      	push	{r4, lr}
 80044ec:	460c      	mov	r4, r1
 80044ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044f2:	f000 f82d 	bl	8004550 <_lseek_r>
 80044f6:	1c43      	adds	r3, r0, #1
 80044f8:	89a3      	ldrh	r3, [r4, #12]
 80044fa:	bf15      	itete	ne
 80044fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80044fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004502:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004506:	81a3      	strheq	r3, [r4, #12]
 8004508:	bf18      	it	ne
 800450a:	81a3      	strhne	r3, [r4, #12]
 800450c:	bd10      	pop	{r4, pc}

0800450e <__sclose>:
 800450e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004512:	f000 b80d 	b.w	8004530 <_close_r>

08004516 <memset>:
 8004516:	4402      	add	r2, r0
 8004518:	4603      	mov	r3, r0
 800451a:	4293      	cmp	r3, r2
 800451c:	d100      	bne.n	8004520 <memset+0xa>
 800451e:	4770      	bx	lr
 8004520:	f803 1b01 	strb.w	r1, [r3], #1
 8004524:	e7f9      	b.n	800451a <memset+0x4>
	...

08004528 <_localeconv_r>:
 8004528:	4800      	ldr	r0, [pc, #0]	@ (800452c <_localeconv_r+0x4>)
 800452a:	4770      	bx	lr
 800452c:	20000174 	.word	0x20000174

08004530 <_close_r>:
 8004530:	b538      	push	{r3, r4, r5, lr}
 8004532:	4d06      	ldr	r5, [pc, #24]	@ (800454c <_close_r+0x1c>)
 8004534:	2300      	movs	r3, #0
 8004536:	4604      	mov	r4, r0
 8004538:	4608      	mov	r0, r1
 800453a:	602b      	str	r3, [r5, #0]
 800453c:	f7fc ff8d 	bl	800145a <_close>
 8004540:	1c43      	adds	r3, r0, #1
 8004542:	d102      	bne.n	800454a <_close_r+0x1a>
 8004544:	682b      	ldr	r3, [r5, #0]
 8004546:	b103      	cbz	r3, 800454a <_close_r+0x1a>
 8004548:	6023      	str	r3, [r4, #0]
 800454a:	bd38      	pop	{r3, r4, r5, pc}
 800454c:	20000410 	.word	0x20000410

08004550 <_lseek_r>:
 8004550:	b538      	push	{r3, r4, r5, lr}
 8004552:	4d07      	ldr	r5, [pc, #28]	@ (8004570 <_lseek_r+0x20>)
 8004554:	4604      	mov	r4, r0
 8004556:	4608      	mov	r0, r1
 8004558:	4611      	mov	r1, r2
 800455a:	2200      	movs	r2, #0
 800455c:	602a      	str	r2, [r5, #0]
 800455e:	461a      	mov	r2, r3
 8004560:	f7fc ff9f 	bl	80014a2 <_lseek>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d102      	bne.n	800456e <_lseek_r+0x1e>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	b103      	cbz	r3, 800456e <_lseek_r+0x1e>
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	bd38      	pop	{r3, r4, r5, pc}
 8004570:	20000410 	.word	0x20000410

08004574 <_read_r>:
 8004574:	b538      	push	{r3, r4, r5, lr}
 8004576:	4d07      	ldr	r5, [pc, #28]	@ (8004594 <_read_r+0x20>)
 8004578:	4604      	mov	r4, r0
 800457a:	4608      	mov	r0, r1
 800457c:	4611      	mov	r1, r2
 800457e:	2200      	movs	r2, #0
 8004580:	602a      	str	r2, [r5, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	f7fc ff30 	bl	80013e8 <_read>
 8004588:	1c43      	adds	r3, r0, #1
 800458a:	d102      	bne.n	8004592 <_read_r+0x1e>
 800458c:	682b      	ldr	r3, [r5, #0]
 800458e:	b103      	cbz	r3, 8004592 <_read_r+0x1e>
 8004590:	6023      	str	r3, [r4, #0]
 8004592:	bd38      	pop	{r3, r4, r5, pc}
 8004594:	20000410 	.word	0x20000410

08004598 <_write_r>:
 8004598:	b538      	push	{r3, r4, r5, lr}
 800459a:	4d07      	ldr	r5, [pc, #28]	@ (80045b8 <_write_r+0x20>)
 800459c:	4604      	mov	r4, r0
 800459e:	4608      	mov	r0, r1
 80045a0:	4611      	mov	r1, r2
 80045a2:	2200      	movs	r2, #0
 80045a4:	602a      	str	r2, [r5, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	f7fc ff3b 	bl	8001422 <_write>
 80045ac:	1c43      	adds	r3, r0, #1
 80045ae:	d102      	bne.n	80045b6 <_write_r+0x1e>
 80045b0:	682b      	ldr	r3, [r5, #0]
 80045b2:	b103      	cbz	r3, 80045b6 <_write_r+0x1e>
 80045b4:	6023      	str	r3, [r4, #0]
 80045b6:	bd38      	pop	{r3, r4, r5, pc}
 80045b8:	20000410 	.word	0x20000410

080045bc <__errno>:
 80045bc:	4b01      	ldr	r3, [pc, #4]	@ (80045c4 <__errno+0x8>)
 80045be:	6818      	ldr	r0, [r3, #0]
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	20000034 	.word	0x20000034

080045c8 <__libc_init_array>:
 80045c8:	b570      	push	{r4, r5, r6, lr}
 80045ca:	4d0d      	ldr	r5, [pc, #52]	@ (8004600 <__libc_init_array+0x38>)
 80045cc:	4c0d      	ldr	r4, [pc, #52]	@ (8004604 <__libc_init_array+0x3c>)
 80045ce:	1b64      	subs	r4, r4, r5
 80045d0:	10a4      	asrs	r4, r4, #2
 80045d2:	2600      	movs	r6, #0
 80045d4:	42a6      	cmp	r6, r4
 80045d6:	d109      	bne.n	80045ec <__libc_init_array+0x24>
 80045d8:	4d0b      	ldr	r5, [pc, #44]	@ (8004608 <__libc_init_array+0x40>)
 80045da:	4c0c      	ldr	r4, [pc, #48]	@ (800460c <__libc_init_array+0x44>)
 80045dc:	f003 fd7a 	bl	80080d4 <_init>
 80045e0:	1b64      	subs	r4, r4, r5
 80045e2:	10a4      	asrs	r4, r4, #2
 80045e4:	2600      	movs	r6, #0
 80045e6:	42a6      	cmp	r6, r4
 80045e8:	d105      	bne.n	80045f6 <__libc_init_array+0x2e>
 80045ea:	bd70      	pop	{r4, r5, r6, pc}
 80045ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80045f0:	4798      	blx	r3
 80045f2:	3601      	adds	r6, #1
 80045f4:	e7ee      	b.n	80045d4 <__libc_init_array+0xc>
 80045f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80045fa:	4798      	blx	r3
 80045fc:	3601      	adds	r6, #1
 80045fe:	e7f2      	b.n	80045e6 <__libc_init_array+0x1e>
 8004600:	08008564 	.word	0x08008564
 8004604:	08008564 	.word	0x08008564
 8004608:	08008564 	.word	0x08008564
 800460c:	08008568 	.word	0x08008568

08004610 <__retarget_lock_init_recursive>:
 8004610:	4770      	bx	lr

08004612 <__retarget_lock_acquire_recursive>:
 8004612:	4770      	bx	lr

08004614 <__retarget_lock_release_recursive>:
 8004614:	4770      	bx	lr
	...

08004618 <nanf>:
 8004618:	4800      	ldr	r0, [pc, #0]	@ (800461c <nanf+0x4>)
 800461a:	4770      	bx	lr
 800461c:	7fc00000 	.word	0x7fc00000

08004620 <quorem>:
 8004620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004624:	6903      	ldr	r3, [r0, #16]
 8004626:	690c      	ldr	r4, [r1, #16]
 8004628:	42a3      	cmp	r3, r4
 800462a:	4607      	mov	r7, r0
 800462c:	db7e      	blt.n	800472c <quorem+0x10c>
 800462e:	3c01      	subs	r4, #1
 8004630:	f101 0814 	add.w	r8, r1, #20
 8004634:	00a3      	lsls	r3, r4, #2
 8004636:	f100 0514 	add.w	r5, r0, #20
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004640:	9301      	str	r3, [sp, #4]
 8004642:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004646:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800464a:	3301      	adds	r3, #1
 800464c:	429a      	cmp	r2, r3
 800464e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004652:	fbb2 f6f3 	udiv	r6, r2, r3
 8004656:	d32e      	bcc.n	80046b6 <quorem+0x96>
 8004658:	f04f 0a00 	mov.w	sl, #0
 800465c:	46c4      	mov	ip, r8
 800465e:	46ae      	mov	lr, r5
 8004660:	46d3      	mov	fp, sl
 8004662:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004666:	b298      	uxth	r0, r3
 8004668:	fb06 a000 	mla	r0, r6, r0, sl
 800466c:	0c02      	lsrs	r2, r0, #16
 800466e:	0c1b      	lsrs	r3, r3, #16
 8004670:	fb06 2303 	mla	r3, r6, r3, r2
 8004674:	f8de 2000 	ldr.w	r2, [lr]
 8004678:	b280      	uxth	r0, r0
 800467a:	b292      	uxth	r2, r2
 800467c:	1a12      	subs	r2, r2, r0
 800467e:	445a      	add	r2, fp
 8004680:	f8de 0000 	ldr.w	r0, [lr]
 8004684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004688:	b29b      	uxth	r3, r3
 800468a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800468e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004692:	b292      	uxth	r2, r2
 8004694:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004698:	45e1      	cmp	r9, ip
 800469a:	f84e 2b04 	str.w	r2, [lr], #4
 800469e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80046a2:	d2de      	bcs.n	8004662 <quorem+0x42>
 80046a4:	9b00      	ldr	r3, [sp, #0]
 80046a6:	58eb      	ldr	r3, [r5, r3]
 80046a8:	b92b      	cbnz	r3, 80046b6 <quorem+0x96>
 80046aa:	9b01      	ldr	r3, [sp, #4]
 80046ac:	3b04      	subs	r3, #4
 80046ae:	429d      	cmp	r5, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	d32f      	bcc.n	8004714 <quorem+0xf4>
 80046b4:	613c      	str	r4, [r7, #16]
 80046b6:	4638      	mov	r0, r7
 80046b8:	f001 f9c6 	bl	8005a48 <__mcmp>
 80046bc:	2800      	cmp	r0, #0
 80046be:	db25      	blt.n	800470c <quorem+0xec>
 80046c0:	4629      	mov	r1, r5
 80046c2:	2000      	movs	r0, #0
 80046c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80046c8:	f8d1 c000 	ldr.w	ip, [r1]
 80046cc:	fa1f fe82 	uxth.w	lr, r2
 80046d0:	fa1f f38c 	uxth.w	r3, ip
 80046d4:	eba3 030e 	sub.w	r3, r3, lr
 80046d8:	4403      	add	r3, r0
 80046da:	0c12      	lsrs	r2, r2, #16
 80046dc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80046e0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046ea:	45c1      	cmp	r9, r8
 80046ec:	f841 3b04 	str.w	r3, [r1], #4
 80046f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80046f4:	d2e6      	bcs.n	80046c4 <quorem+0xa4>
 80046f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80046fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80046fe:	b922      	cbnz	r2, 800470a <quorem+0xea>
 8004700:	3b04      	subs	r3, #4
 8004702:	429d      	cmp	r5, r3
 8004704:	461a      	mov	r2, r3
 8004706:	d30b      	bcc.n	8004720 <quorem+0x100>
 8004708:	613c      	str	r4, [r7, #16]
 800470a:	3601      	adds	r6, #1
 800470c:	4630      	mov	r0, r6
 800470e:	b003      	add	sp, #12
 8004710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004714:	6812      	ldr	r2, [r2, #0]
 8004716:	3b04      	subs	r3, #4
 8004718:	2a00      	cmp	r2, #0
 800471a:	d1cb      	bne.n	80046b4 <quorem+0x94>
 800471c:	3c01      	subs	r4, #1
 800471e:	e7c6      	b.n	80046ae <quorem+0x8e>
 8004720:	6812      	ldr	r2, [r2, #0]
 8004722:	3b04      	subs	r3, #4
 8004724:	2a00      	cmp	r2, #0
 8004726:	d1ef      	bne.n	8004708 <quorem+0xe8>
 8004728:	3c01      	subs	r4, #1
 800472a:	e7ea      	b.n	8004702 <quorem+0xe2>
 800472c:	2000      	movs	r0, #0
 800472e:	e7ee      	b.n	800470e <quorem+0xee>

08004730 <_dtoa_r>:
 8004730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004734:	69c7      	ldr	r7, [r0, #28]
 8004736:	b097      	sub	sp, #92	@ 0x5c
 8004738:	4614      	mov	r4, r2
 800473a:	461d      	mov	r5, r3
 800473c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004740:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004742:	4681      	mov	r9, r0
 8004744:	b97f      	cbnz	r7, 8004766 <_dtoa_r+0x36>
 8004746:	2010      	movs	r0, #16
 8004748:	f000 fe0c 	bl	8005364 <malloc>
 800474c:	4602      	mov	r2, r0
 800474e:	f8c9 001c 	str.w	r0, [r9, #28]
 8004752:	b920      	cbnz	r0, 800475e <_dtoa_r+0x2e>
 8004754:	4baa      	ldr	r3, [pc, #680]	@ (8004a00 <_dtoa_r+0x2d0>)
 8004756:	21ef      	movs	r1, #239	@ 0xef
 8004758:	48aa      	ldr	r0, [pc, #680]	@ (8004a04 <_dtoa_r+0x2d4>)
 800475a:	f002 fc23 	bl	8006fa4 <__assert_func>
 800475e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004762:	6007      	str	r7, [r0, #0]
 8004764:	60c7      	str	r7, [r0, #12]
 8004766:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800476a:	6819      	ldr	r1, [r3, #0]
 800476c:	b159      	cbz	r1, 8004786 <_dtoa_r+0x56>
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	604a      	str	r2, [r1, #4]
 8004772:	2301      	movs	r3, #1
 8004774:	4093      	lsls	r3, r2
 8004776:	608b      	str	r3, [r1, #8]
 8004778:	4648      	mov	r0, r9
 800477a:	f000 fee9 	bl	8005550 <_Bfree>
 800477e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004782:	2200      	movs	r2, #0
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	1e2b      	subs	r3, r5, #0
 8004788:	bfb9      	ittee	lt
 800478a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800478e:	9307      	strlt	r3, [sp, #28]
 8004790:	2300      	movge	r3, #0
 8004792:	6033      	strge	r3, [r6, #0]
 8004794:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8004798:	4b9b      	ldr	r3, [pc, #620]	@ (8004a08 <_dtoa_r+0x2d8>)
 800479a:	bfbc      	itt	lt
 800479c:	2201      	movlt	r2, #1
 800479e:	6032      	strlt	r2, [r6, #0]
 80047a0:	ea33 0308 	bics.w	r3, r3, r8
 80047a4:	d112      	bne.n	80047cc <_dtoa_r+0x9c>
 80047a6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047a8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80047b2:	4323      	orrs	r3, r4
 80047b4:	f000 855b 	beq.w	800526e <_dtoa_r+0xb3e>
 80047b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047ba:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8004a0c <_dtoa_r+0x2dc>
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 855d 	beq.w	800527e <_dtoa_r+0xb4e>
 80047c4:	f10a 0303 	add.w	r3, sl, #3
 80047c8:	f000 bd57 	b.w	800527a <_dtoa_r+0xb4a>
 80047cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047d0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80047d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80047d8:	2200      	movs	r2, #0
 80047da:	2300      	movs	r3, #0
 80047dc:	f7fc f974 	bl	8000ac8 <__aeabi_dcmpeq>
 80047e0:	4607      	mov	r7, r0
 80047e2:	b158      	cbz	r0, 80047fc <_dtoa_r+0xcc>
 80047e4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047e6:	2301      	movs	r3, #1
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047ec:	b113      	cbz	r3, 80047f4 <_dtoa_r+0xc4>
 80047ee:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80047f0:	4b87      	ldr	r3, [pc, #540]	@ (8004a10 <_dtoa_r+0x2e0>)
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8004a14 <_dtoa_r+0x2e4>
 80047f8:	f000 bd41 	b.w	800527e <_dtoa_r+0xb4e>
 80047fc:	ab14      	add	r3, sp, #80	@ 0x50
 80047fe:	9301      	str	r3, [sp, #4]
 8004800:	ab15      	add	r3, sp, #84	@ 0x54
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	4648      	mov	r0, r9
 8004806:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800480a:	f001 fa35 	bl	8005c78 <__d2b>
 800480e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004812:	9003      	str	r0, [sp, #12]
 8004814:	2e00      	cmp	r6, #0
 8004816:	d077      	beq.n	8004908 <_dtoa_r+0x1d8>
 8004818:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800481a:	9712      	str	r7, [sp, #72]	@ 0x48
 800481c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004824:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004828:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800482c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004830:	4619      	mov	r1, r3
 8004832:	2200      	movs	r2, #0
 8004834:	4b78      	ldr	r3, [pc, #480]	@ (8004a18 <_dtoa_r+0x2e8>)
 8004836:	f7fb fd27 	bl	8000288 <__aeabi_dsub>
 800483a:	a36b      	add	r3, pc, #428	@ (adr r3, 80049e8 <_dtoa_r+0x2b8>)
 800483c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004840:	f7fb feda 	bl	80005f8 <__aeabi_dmul>
 8004844:	a36a      	add	r3, pc, #424	@ (adr r3, 80049f0 <_dtoa_r+0x2c0>)
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	f7fb fd1f 	bl	800028c <__adddf3>
 800484e:	4604      	mov	r4, r0
 8004850:	4630      	mov	r0, r6
 8004852:	460d      	mov	r5, r1
 8004854:	f7fb fe66 	bl	8000524 <__aeabi_i2d>
 8004858:	a367      	add	r3, pc, #412	@ (adr r3, 80049f8 <_dtoa_r+0x2c8>)
 800485a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485e:	f7fb fecb 	bl	80005f8 <__aeabi_dmul>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	4620      	mov	r0, r4
 8004868:	4629      	mov	r1, r5
 800486a:	f7fb fd0f 	bl	800028c <__adddf3>
 800486e:	4604      	mov	r4, r0
 8004870:	460d      	mov	r5, r1
 8004872:	f7fc f971 	bl	8000b58 <__aeabi_d2iz>
 8004876:	2200      	movs	r2, #0
 8004878:	4607      	mov	r7, r0
 800487a:	2300      	movs	r3, #0
 800487c:	4620      	mov	r0, r4
 800487e:	4629      	mov	r1, r5
 8004880:	f7fc f92c 	bl	8000adc <__aeabi_dcmplt>
 8004884:	b140      	cbz	r0, 8004898 <_dtoa_r+0x168>
 8004886:	4638      	mov	r0, r7
 8004888:	f7fb fe4c 	bl	8000524 <__aeabi_i2d>
 800488c:	4622      	mov	r2, r4
 800488e:	462b      	mov	r3, r5
 8004890:	f7fc f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004894:	b900      	cbnz	r0, 8004898 <_dtoa_r+0x168>
 8004896:	3f01      	subs	r7, #1
 8004898:	2f16      	cmp	r7, #22
 800489a:	d853      	bhi.n	8004944 <_dtoa_r+0x214>
 800489c:	4b5f      	ldr	r3, [pc, #380]	@ (8004a1c <_dtoa_r+0x2ec>)
 800489e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80048a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048aa:	f7fc f917 	bl	8000adc <__aeabi_dcmplt>
 80048ae:	2800      	cmp	r0, #0
 80048b0:	d04a      	beq.n	8004948 <_dtoa_r+0x218>
 80048b2:	3f01      	subs	r7, #1
 80048b4:	2300      	movs	r3, #0
 80048b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80048b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048ba:	1b9b      	subs	r3, r3, r6
 80048bc:	1e5a      	subs	r2, r3, #1
 80048be:	bf45      	ittet	mi
 80048c0:	f1c3 0301 	rsbmi	r3, r3, #1
 80048c4:	9304      	strmi	r3, [sp, #16]
 80048c6:	2300      	movpl	r3, #0
 80048c8:	2300      	movmi	r3, #0
 80048ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80048cc:	bf54      	ite	pl
 80048ce:	9304      	strpl	r3, [sp, #16]
 80048d0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80048d2:	2f00      	cmp	r7, #0
 80048d4:	db3a      	blt.n	800494c <_dtoa_r+0x21c>
 80048d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048d8:	970e      	str	r7, [sp, #56]	@ 0x38
 80048da:	443b      	add	r3, r7
 80048dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80048de:	2300      	movs	r3, #0
 80048e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80048e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048e4:	2b09      	cmp	r3, #9
 80048e6:	d864      	bhi.n	80049b2 <_dtoa_r+0x282>
 80048e8:	2b05      	cmp	r3, #5
 80048ea:	bfc4      	itt	gt
 80048ec:	3b04      	subgt	r3, #4
 80048ee:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80048f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048f2:	f1a3 0302 	sub.w	r3, r3, #2
 80048f6:	bfcc      	ite	gt
 80048f8:	2400      	movgt	r4, #0
 80048fa:	2401      	movle	r4, #1
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	d864      	bhi.n	80049ca <_dtoa_r+0x29a>
 8004900:	e8df f003 	tbb	[pc, r3]
 8004904:	2c385553 	.word	0x2c385553
 8004908:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800490c:	441e      	add	r6, r3
 800490e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004912:	2b20      	cmp	r3, #32
 8004914:	bfc1      	itttt	gt
 8004916:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800491a:	fa08 f803 	lslgt.w	r8, r8, r3
 800491e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004922:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004926:	bfd6      	itet	le
 8004928:	f1c3 0320 	rsble	r3, r3, #32
 800492c:	ea48 0003 	orrgt.w	r0, r8, r3
 8004930:	fa04 f003 	lslle.w	r0, r4, r3
 8004934:	f7fb fde6 	bl	8000504 <__aeabi_ui2d>
 8004938:	2201      	movs	r2, #1
 800493a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800493e:	3e01      	subs	r6, #1
 8004940:	9212      	str	r2, [sp, #72]	@ 0x48
 8004942:	e775      	b.n	8004830 <_dtoa_r+0x100>
 8004944:	2301      	movs	r3, #1
 8004946:	e7b6      	b.n	80048b6 <_dtoa_r+0x186>
 8004948:	900f      	str	r0, [sp, #60]	@ 0x3c
 800494a:	e7b5      	b.n	80048b8 <_dtoa_r+0x188>
 800494c:	9b04      	ldr	r3, [sp, #16]
 800494e:	1bdb      	subs	r3, r3, r7
 8004950:	9304      	str	r3, [sp, #16]
 8004952:	427b      	negs	r3, r7
 8004954:	930a      	str	r3, [sp, #40]	@ 0x28
 8004956:	2300      	movs	r3, #0
 8004958:	930e      	str	r3, [sp, #56]	@ 0x38
 800495a:	e7c2      	b.n	80048e2 <_dtoa_r+0x1b2>
 800495c:	2301      	movs	r3, #1
 800495e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004960:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004962:	eb07 0b03 	add.w	fp, r7, r3
 8004966:	f10b 0301 	add.w	r3, fp, #1
 800496a:	2b01      	cmp	r3, #1
 800496c:	9308      	str	r3, [sp, #32]
 800496e:	bfb8      	it	lt
 8004970:	2301      	movlt	r3, #1
 8004972:	e006      	b.n	8004982 <_dtoa_r+0x252>
 8004974:	2301      	movs	r3, #1
 8004976:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004978:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800497a:	2b00      	cmp	r3, #0
 800497c:	dd28      	ble.n	80049d0 <_dtoa_r+0x2a0>
 800497e:	469b      	mov	fp, r3
 8004980:	9308      	str	r3, [sp, #32]
 8004982:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004986:	2100      	movs	r1, #0
 8004988:	2204      	movs	r2, #4
 800498a:	f102 0514 	add.w	r5, r2, #20
 800498e:	429d      	cmp	r5, r3
 8004990:	d926      	bls.n	80049e0 <_dtoa_r+0x2b0>
 8004992:	6041      	str	r1, [r0, #4]
 8004994:	4648      	mov	r0, r9
 8004996:	f000 fd9b 	bl	80054d0 <_Balloc>
 800499a:	4682      	mov	sl, r0
 800499c:	2800      	cmp	r0, #0
 800499e:	d141      	bne.n	8004a24 <_dtoa_r+0x2f4>
 80049a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004a20 <_dtoa_r+0x2f0>)
 80049a2:	4602      	mov	r2, r0
 80049a4:	f240 11af 	movw	r1, #431	@ 0x1af
 80049a8:	e6d6      	b.n	8004758 <_dtoa_r+0x28>
 80049aa:	2300      	movs	r3, #0
 80049ac:	e7e3      	b.n	8004976 <_dtoa_r+0x246>
 80049ae:	2300      	movs	r3, #0
 80049b0:	e7d5      	b.n	800495e <_dtoa_r+0x22e>
 80049b2:	2401      	movs	r4, #1
 80049b4:	2300      	movs	r3, #0
 80049b6:	9320      	str	r3, [sp, #128]	@ 0x80
 80049b8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80049ba:	f04f 3bff 	mov.w	fp, #4294967295
 80049be:	2200      	movs	r2, #0
 80049c0:	f8cd b020 	str.w	fp, [sp, #32]
 80049c4:	2312      	movs	r3, #18
 80049c6:	9221      	str	r2, [sp, #132]	@ 0x84
 80049c8:	e7db      	b.n	8004982 <_dtoa_r+0x252>
 80049ca:	2301      	movs	r3, #1
 80049cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049ce:	e7f4      	b.n	80049ba <_dtoa_r+0x28a>
 80049d0:	f04f 0b01 	mov.w	fp, #1
 80049d4:	f8cd b020 	str.w	fp, [sp, #32]
 80049d8:	465b      	mov	r3, fp
 80049da:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80049de:	e7d0      	b.n	8004982 <_dtoa_r+0x252>
 80049e0:	3101      	adds	r1, #1
 80049e2:	0052      	lsls	r2, r2, #1
 80049e4:	e7d1      	b.n	800498a <_dtoa_r+0x25a>
 80049e6:	bf00      	nop
 80049e8:	636f4361 	.word	0x636f4361
 80049ec:	3fd287a7 	.word	0x3fd287a7
 80049f0:	8b60c8b3 	.word	0x8b60c8b3
 80049f4:	3fc68a28 	.word	0x3fc68a28
 80049f8:	509f79fb 	.word	0x509f79fb
 80049fc:	3fd34413 	.word	0x3fd34413
 8004a00:	08008136 	.word	0x08008136
 8004a04:	0800814d 	.word	0x0800814d
 8004a08:	7ff00000 	.word	0x7ff00000
 8004a0c:	08008132 	.word	0x08008132
 8004a10:	08008101 	.word	0x08008101
 8004a14:	08008100 	.word	0x08008100
 8004a18:	3ff80000 	.word	0x3ff80000
 8004a1c:	08008300 	.word	0x08008300
 8004a20:	080081a5 	.word	0x080081a5
 8004a24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004a28:	6018      	str	r0, [r3, #0]
 8004a2a:	9b08      	ldr	r3, [sp, #32]
 8004a2c:	2b0e      	cmp	r3, #14
 8004a2e:	f200 80a1 	bhi.w	8004b74 <_dtoa_r+0x444>
 8004a32:	2c00      	cmp	r4, #0
 8004a34:	f000 809e 	beq.w	8004b74 <_dtoa_r+0x444>
 8004a38:	2f00      	cmp	r7, #0
 8004a3a:	dd33      	ble.n	8004aa4 <_dtoa_r+0x374>
 8004a3c:	4b9c      	ldr	r3, [pc, #624]	@ (8004cb0 <_dtoa_r+0x580>)
 8004a3e:	f007 020f 	and.w	r2, r7, #15
 8004a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a46:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a4a:	05f8      	lsls	r0, r7, #23
 8004a4c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004a50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004a54:	d516      	bpl.n	8004a84 <_dtoa_r+0x354>
 8004a56:	4b97      	ldr	r3, [pc, #604]	@ (8004cb4 <_dtoa_r+0x584>)
 8004a58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a60:	f7fb fef4 	bl	800084c <__aeabi_ddiv>
 8004a64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a68:	f004 040f 	and.w	r4, r4, #15
 8004a6c:	2603      	movs	r6, #3
 8004a6e:	4d91      	ldr	r5, [pc, #580]	@ (8004cb4 <_dtoa_r+0x584>)
 8004a70:	b954      	cbnz	r4, 8004a88 <_dtoa_r+0x358>
 8004a72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004a76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a7a:	f7fb fee7 	bl	800084c <__aeabi_ddiv>
 8004a7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a82:	e028      	b.n	8004ad6 <_dtoa_r+0x3a6>
 8004a84:	2602      	movs	r6, #2
 8004a86:	e7f2      	b.n	8004a6e <_dtoa_r+0x33e>
 8004a88:	07e1      	lsls	r1, r4, #31
 8004a8a:	d508      	bpl.n	8004a9e <_dtoa_r+0x36e>
 8004a8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004a90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a94:	f7fb fdb0 	bl	80005f8 <__aeabi_dmul>
 8004a98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004a9c:	3601      	adds	r6, #1
 8004a9e:	1064      	asrs	r4, r4, #1
 8004aa0:	3508      	adds	r5, #8
 8004aa2:	e7e5      	b.n	8004a70 <_dtoa_r+0x340>
 8004aa4:	f000 80af 	beq.w	8004c06 <_dtoa_r+0x4d6>
 8004aa8:	427c      	negs	r4, r7
 8004aaa:	4b81      	ldr	r3, [pc, #516]	@ (8004cb0 <_dtoa_r+0x580>)
 8004aac:	4d81      	ldr	r5, [pc, #516]	@ (8004cb4 <_dtoa_r+0x584>)
 8004aae:	f004 020f 	and.w	r2, r4, #15
 8004ab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004abe:	f7fb fd9b 	bl	80005f8 <__aeabi_dmul>
 8004ac2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004ac6:	1124      	asrs	r4, r4, #4
 8004ac8:	2300      	movs	r3, #0
 8004aca:	2602      	movs	r6, #2
 8004acc:	2c00      	cmp	r4, #0
 8004ace:	f040 808f 	bne.w	8004bf0 <_dtoa_r+0x4c0>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1d3      	bne.n	8004a7e <_dtoa_r+0x34e>
 8004ad6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ad8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8094 	beq.w	8004c0a <_dtoa_r+0x4da>
 8004ae2:	4b75      	ldr	r3, [pc, #468]	@ (8004cb8 <_dtoa_r+0x588>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	4620      	mov	r0, r4
 8004ae8:	4629      	mov	r1, r5
 8004aea:	f7fb fff7 	bl	8000adc <__aeabi_dcmplt>
 8004aee:	2800      	cmp	r0, #0
 8004af0:	f000 808b 	beq.w	8004c0a <_dtoa_r+0x4da>
 8004af4:	9b08      	ldr	r3, [sp, #32]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8087 	beq.w	8004c0a <_dtoa_r+0x4da>
 8004afc:	f1bb 0f00 	cmp.w	fp, #0
 8004b00:	dd34      	ble.n	8004b6c <_dtoa_r+0x43c>
 8004b02:	4620      	mov	r0, r4
 8004b04:	4b6d      	ldr	r3, [pc, #436]	@ (8004cbc <_dtoa_r+0x58c>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	4629      	mov	r1, r5
 8004b0a:	f7fb fd75 	bl	80005f8 <__aeabi_dmul>
 8004b0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004b12:	f107 38ff 	add.w	r8, r7, #4294967295
 8004b16:	3601      	adds	r6, #1
 8004b18:	465c      	mov	r4, fp
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7fb fd02 	bl	8000524 <__aeabi_i2d>
 8004b20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b24:	f7fb fd68 	bl	80005f8 <__aeabi_dmul>
 8004b28:	4b65      	ldr	r3, [pc, #404]	@ (8004cc0 <_dtoa_r+0x590>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f7fb fbae 	bl	800028c <__adddf3>
 8004b30:	4605      	mov	r5, r0
 8004b32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004b36:	2c00      	cmp	r4, #0
 8004b38:	d16a      	bne.n	8004c10 <_dtoa_r+0x4e0>
 8004b3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b3e:	4b61      	ldr	r3, [pc, #388]	@ (8004cc4 <_dtoa_r+0x594>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	f7fb fba1 	bl	8000288 <__aeabi_dsub>
 8004b46:	4602      	mov	r2, r0
 8004b48:	460b      	mov	r3, r1
 8004b4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b4e:	462a      	mov	r2, r5
 8004b50:	4633      	mov	r3, r6
 8004b52:	f7fb ffe1 	bl	8000b18 <__aeabi_dcmpgt>
 8004b56:	2800      	cmp	r0, #0
 8004b58:	f040 8298 	bne.w	800508c <_dtoa_r+0x95c>
 8004b5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b60:	462a      	mov	r2, r5
 8004b62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004b66:	f7fb ffb9 	bl	8000adc <__aeabi_dcmplt>
 8004b6a:	bb38      	cbnz	r0, 8004bbc <_dtoa_r+0x48c>
 8004b6c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004b70:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004b74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f2c0 8157 	blt.w	8004e2a <_dtoa_r+0x6fa>
 8004b7c:	2f0e      	cmp	r7, #14
 8004b7e:	f300 8154 	bgt.w	8004e2a <_dtoa_r+0x6fa>
 8004b82:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb0 <_dtoa_r+0x580>)
 8004b84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b8c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004b90:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f280 80e5 	bge.w	8004d62 <_dtoa_r+0x632>
 8004b98:	9b08      	ldr	r3, [sp, #32]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f300 80e1 	bgt.w	8004d62 <_dtoa_r+0x632>
 8004ba0:	d10c      	bne.n	8004bbc <_dtoa_r+0x48c>
 8004ba2:	4b48      	ldr	r3, [pc, #288]	@ (8004cc4 <_dtoa_r+0x594>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004baa:	f7fb fd25 	bl	80005f8 <__aeabi_dmul>
 8004bae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bb2:	f7fb ffa7 	bl	8000b04 <__aeabi_dcmpge>
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	f000 8266 	beq.w	8005088 <_dtoa_r+0x958>
 8004bbc:	2400      	movs	r4, #0
 8004bbe:	4625      	mov	r5, r4
 8004bc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bc2:	4656      	mov	r6, sl
 8004bc4:	ea6f 0803 	mvn.w	r8, r3
 8004bc8:	2700      	movs	r7, #0
 8004bca:	4621      	mov	r1, r4
 8004bcc:	4648      	mov	r0, r9
 8004bce:	f000 fcbf 	bl	8005550 <_Bfree>
 8004bd2:	2d00      	cmp	r5, #0
 8004bd4:	f000 80bd 	beq.w	8004d52 <_dtoa_r+0x622>
 8004bd8:	b12f      	cbz	r7, 8004be6 <_dtoa_r+0x4b6>
 8004bda:	42af      	cmp	r7, r5
 8004bdc:	d003      	beq.n	8004be6 <_dtoa_r+0x4b6>
 8004bde:	4639      	mov	r1, r7
 8004be0:	4648      	mov	r0, r9
 8004be2:	f000 fcb5 	bl	8005550 <_Bfree>
 8004be6:	4629      	mov	r1, r5
 8004be8:	4648      	mov	r0, r9
 8004bea:	f000 fcb1 	bl	8005550 <_Bfree>
 8004bee:	e0b0      	b.n	8004d52 <_dtoa_r+0x622>
 8004bf0:	07e2      	lsls	r2, r4, #31
 8004bf2:	d505      	bpl.n	8004c00 <_dtoa_r+0x4d0>
 8004bf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004bf8:	f7fb fcfe 	bl	80005f8 <__aeabi_dmul>
 8004bfc:	3601      	adds	r6, #1
 8004bfe:	2301      	movs	r3, #1
 8004c00:	1064      	asrs	r4, r4, #1
 8004c02:	3508      	adds	r5, #8
 8004c04:	e762      	b.n	8004acc <_dtoa_r+0x39c>
 8004c06:	2602      	movs	r6, #2
 8004c08:	e765      	b.n	8004ad6 <_dtoa_r+0x3a6>
 8004c0a:	9c08      	ldr	r4, [sp, #32]
 8004c0c:	46b8      	mov	r8, r7
 8004c0e:	e784      	b.n	8004b1a <_dtoa_r+0x3ea>
 8004c10:	4b27      	ldr	r3, [pc, #156]	@ (8004cb0 <_dtoa_r+0x580>)
 8004c12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c1c:	4454      	add	r4, sl
 8004c1e:	2900      	cmp	r1, #0
 8004c20:	d054      	beq.n	8004ccc <_dtoa_r+0x59c>
 8004c22:	4929      	ldr	r1, [pc, #164]	@ (8004cc8 <_dtoa_r+0x598>)
 8004c24:	2000      	movs	r0, #0
 8004c26:	f7fb fe11 	bl	800084c <__aeabi_ddiv>
 8004c2a:	4633      	mov	r3, r6
 8004c2c:	462a      	mov	r2, r5
 8004c2e:	f7fb fb2b 	bl	8000288 <__aeabi_dsub>
 8004c32:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004c36:	4656      	mov	r6, sl
 8004c38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c3c:	f7fb ff8c 	bl	8000b58 <__aeabi_d2iz>
 8004c40:	4605      	mov	r5, r0
 8004c42:	f7fb fc6f 	bl	8000524 <__aeabi_i2d>
 8004c46:	4602      	mov	r2, r0
 8004c48:	460b      	mov	r3, r1
 8004c4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c4e:	f7fb fb1b 	bl	8000288 <__aeabi_dsub>
 8004c52:	3530      	adds	r5, #48	@ 0x30
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004c5c:	f806 5b01 	strb.w	r5, [r6], #1
 8004c60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004c64:	f7fb ff3a 	bl	8000adc <__aeabi_dcmplt>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	d172      	bne.n	8004d52 <_dtoa_r+0x622>
 8004c6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004c70:	4911      	ldr	r1, [pc, #68]	@ (8004cb8 <_dtoa_r+0x588>)
 8004c72:	2000      	movs	r0, #0
 8004c74:	f7fb fb08 	bl	8000288 <__aeabi_dsub>
 8004c78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004c7c:	f7fb ff2e 	bl	8000adc <__aeabi_dcmplt>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	f040 80b4 	bne.w	8004dee <_dtoa_r+0x6be>
 8004c86:	42a6      	cmp	r6, r4
 8004c88:	f43f af70 	beq.w	8004b6c <_dtoa_r+0x43c>
 8004c8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004c90:	4b0a      	ldr	r3, [pc, #40]	@ (8004cbc <_dtoa_r+0x58c>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	f7fb fcb0 	bl	80005f8 <__aeabi_dmul>
 8004c98:	4b08      	ldr	r3, [pc, #32]	@ (8004cbc <_dtoa_r+0x58c>)
 8004c9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ca4:	f7fb fca8 	bl	80005f8 <__aeabi_dmul>
 8004ca8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004cac:	e7c4      	b.n	8004c38 <_dtoa_r+0x508>
 8004cae:	bf00      	nop
 8004cb0:	08008300 	.word	0x08008300
 8004cb4:	080082d8 	.word	0x080082d8
 8004cb8:	3ff00000 	.word	0x3ff00000
 8004cbc:	40240000 	.word	0x40240000
 8004cc0:	401c0000 	.word	0x401c0000
 8004cc4:	40140000 	.word	0x40140000
 8004cc8:	3fe00000 	.word	0x3fe00000
 8004ccc:	4631      	mov	r1, r6
 8004cce:	4628      	mov	r0, r5
 8004cd0:	f7fb fc92 	bl	80005f8 <__aeabi_dmul>
 8004cd4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004cd8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004cda:	4656      	mov	r6, sl
 8004cdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ce0:	f7fb ff3a 	bl	8000b58 <__aeabi_d2iz>
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	f7fb fc1d 	bl	8000524 <__aeabi_i2d>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cf2:	f7fb fac9 	bl	8000288 <__aeabi_dsub>
 8004cf6:	3530      	adds	r5, #48	@ 0x30
 8004cf8:	f806 5b01 	strb.w	r5, [r6], #1
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	42a6      	cmp	r6, r4
 8004d02:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004d06:	f04f 0200 	mov.w	r2, #0
 8004d0a:	d124      	bne.n	8004d56 <_dtoa_r+0x626>
 8004d0c:	4baf      	ldr	r3, [pc, #700]	@ (8004fcc <_dtoa_r+0x89c>)
 8004d0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d12:	f7fb fabb 	bl	800028c <__adddf3>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d1e:	f7fb fefb 	bl	8000b18 <__aeabi_dcmpgt>
 8004d22:	2800      	cmp	r0, #0
 8004d24:	d163      	bne.n	8004dee <_dtoa_r+0x6be>
 8004d26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d2a:	49a8      	ldr	r1, [pc, #672]	@ (8004fcc <_dtoa_r+0x89c>)
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	f7fb faab 	bl	8000288 <__aeabi_dsub>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d3a:	f7fb fecf 	bl	8000adc <__aeabi_dcmplt>
 8004d3e:	2800      	cmp	r0, #0
 8004d40:	f43f af14 	beq.w	8004b6c <_dtoa_r+0x43c>
 8004d44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004d46:	1e73      	subs	r3, r6, #1
 8004d48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004d4e:	2b30      	cmp	r3, #48	@ 0x30
 8004d50:	d0f8      	beq.n	8004d44 <_dtoa_r+0x614>
 8004d52:	4647      	mov	r7, r8
 8004d54:	e03b      	b.n	8004dce <_dtoa_r+0x69e>
 8004d56:	4b9e      	ldr	r3, [pc, #632]	@ (8004fd0 <_dtoa_r+0x8a0>)
 8004d58:	f7fb fc4e 	bl	80005f8 <__aeabi_dmul>
 8004d5c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d60:	e7bc      	b.n	8004cdc <_dtoa_r+0x5ac>
 8004d62:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004d66:	4656      	mov	r6, sl
 8004d68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	4629      	mov	r1, r5
 8004d70:	f7fb fd6c 	bl	800084c <__aeabi_ddiv>
 8004d74:	f7fb fef0 	bl	8000b58 <__aeabi_d2iz>
 8004d78:	4680      	mov	r8, r0
 8004d7a:	f7fb fbd3 	bl	8000524 <__aeabi_i2d>
 8004d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d82:	f7fb fc39 	bl	80005f8 <__aeabi_dmul>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004d92:	f7fb fa79 	bl	8000288 <__aeabi_dsub>
 8004d96:	f806 4b01 	strb.w	r4, [r6], #1
 8004d9a:	9d08      	ldr	r5, [sp, #32]
 8004d9c:	eba6 040a 	sub.w	r4, r6, sl
 8004da0:	42a5      	cmp	r5, r4
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	d133      	bne.n	8004e10 <_dtoa_r+0x6e0>
 8004da8:	f7fb fa70 	bl	800028c <__adddf3>
 8004dac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004db0:	4604      	mov	r4, r0
 8004db2:	460d      	mov	r5, r1
 8004db4:	f7fb feb0 	bl	8000b18 <__aeabi_dcmpgt>
 8004db8:	b9c0      	cbnz	r0, 8004dec <_dtoa_r+0x6bc>
 8004dba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	f7fb fe81 	bl	8000ac8 <__aeabi_dcmpeq>
 8004dc6:	b110      	cbz	r0, 8004dce <_dtoa_r+0x69e>
 8004dc8:	f018 0f01 	tst.w	r8, #1
 8004dcc:	d10e      	bne.n	8004dec <_dtoa_r+0x6bc>
 8004dce:	9903      	ldr	r1, [sp, #12]
 8004dd0:	4648      	mov	r0, r9
 8004dd2:	f000 fbbd 	bl	8005550 <_Bfree>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	7033      	strb	r3, [r6, #0]
 8004dda:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004ddc:	3701      	adds	r7, #1
 8004dde:	601f      	str	r7, [r3, #0]
 8004de0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 824b 	beq.w	800527e <_dtoa_r+0xb4e>
 8004de8:	601e      	str	r6, [r3, #0]
 8004dea:	e248      	b.n	800527e <_dtoa_r+0xb4e>
 8004dec:	46b8      	mov	r8, r7
 8004dee:	4633      	mov	r3, r6
 8004df0:	461e      	mov	r6, r3
 8004df2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004df6:	2a39      	cmp	r2, #57	@ 0x39
 8004df8:	d106      	bne.n	8004e08 <_dtoa_r+0x6d8>
 8004dfa:	459a      	cmp	sl, r3
 8004dfc:	d1f8      	bne.n	8004df0 <_dtoa_r+0x6c0>
 8004dfe:	2230      	movs	r2, #48	@ 0x30
 8004e00:	f108 0801 	add.w	r8, r8, #1
 8004e04:	f88a 2000 	strb.w	r2, [sl]
 8004e08:	781a      	ldrb	r2, [r3, #0]
 8004e0a:	3201      	adds	r2, #1
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	e7a0      	b.n	8004d52 <_dtoa_r+0x622>
 8004e10:	4b6f      	ldr	r3, [pc, #444]	@ (8004fd0 <_dtoa_r+0x8a0>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	f7fb fbf0 	bl	80005f8 <__aeabi_dmul>
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	4604      	mov	r4, r0
 8004e1e:	460d      	mov	r5, r1
 8004e20:	f7fb fe52 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e24:	2800      	cmp	r0, #0
 8004e26:	d09f      	beq.n	8004d68 <_dtoa_r+0x638>
 8004e28:	e7d1      	b.n	8004dce <_dtoa_r+0x69e>
 8004e2a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e2c:	2a00      	cmp	r2, #0
 8004e2e:	f000 80ea 	beq.w	8005006 <_dtoa_r+0x8d6>
 8004e32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e34:	2a01      	cmp	r2, #1
 8004e36:	f300 80cd 	bgt.w	8004fd4 <_dtoa_r+0x8a4>
 8004e3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e3c:	2a00      	cmp	r2, #0
 8004e3e:	f000 80c1 	beq.w	8004fc4 <_dtoa_r+0x894>
 8004e42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004e46:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004e48:	9e04      	ldr	r6, [sp, #16]
 8004e4a:	9a04      	ldr	r2, [sp, #16]
 8004e4c:	441a      	add	r2, r3
 8004e4e:	9204      	str	r2, [sp, #16]
 8004e50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e52:	2101      	movs	r1, #1
 8004e54:	441a      	add	r2, r3
 8004e56:	4648      	mov	r0, r9
 8004e58:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e5a:	f000 fc77 	bl	800574c <__i2b>
 8004e5e:	4605      	mov	r5, r0
 8004e60:	b166      	cbz	r6, 8004e7c <_dtoa_r+0x74c>
 8004e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dd09      	ble.n	8004e7c <_dtoa_r+0x74c>
 8004e68:	42b3      	cmp	r3, r6
 8004e6a:	9a04      	ldr	r2, [sp, #16]
 8004e6c:	bfa8      	it	ge
 8004e6e:	4633      	movge	r3, r6
 8004e70:	1ad2      	subs	r2, r2, r3
 8004e72:	9204      	str	r2, [sp, #16]
 8004e74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e76:	1af6      	subs	r6, r6, r3
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e7e:	b30b      	cbz	r3, 8004ec4 <_dtoa_r+0x794>
 8004e80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f000 80c6 	beq.w	8005014 <_dtoa_r+0x8e4>
 8004e88:	2c00      	cmp	r4, #0
 8004e8a:	f000 80c0 	beq.w	800500e <_dtoa_r+0x8de>
 8004e8e:	4629      	mov	r1, r5
 8004e90:	4622      	mov	r2, r4
 8004e92:	4648      	mov	r0, r9
 8004e94:	f000 fd12 	bl	80058bc <__pow5mult>
 8004e98:	9a03      	ldr	r2, [sp, #12]
 8004e9a:	4601      	mov	r1, r0
 8004e9c:	4605      	mov	r5, r0
 8004e9e:	4648      	mov	r0, r9
 8004ea0:	f000 fc6a 	bl	8005778 <__multiply>
 8004ea4:	9903      	ldr	r1, [sp, #12]
 8004ea6:	4680      	mov	r8, r0
 8004ea8:	4648      	mov	r0, r9
 8004eaa:	f000 fb51 	bl	8005550 <_Bfree>
 8004eae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eb0:	1b1b      	subs	r3, r3, r4
 8004eb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004eb4:	f000 80b1 	beq.w	800501a <_dtoa_r+0x8ea>
 8004eb8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004eba:	4641      	mov	r1, r8
 8004ebc:	4648      	mov	r0, r9
 8004ebe:	f000 fcfd 	bl	80058bc <__pow5mult>
 8004ec2:	9003      	str	r0, [sp, #12]
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	4648      	mov	r0, r9
 8004ec8:	f000 fc40 	bl	800574c <__i2b>
 8004ecc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ece:	4604      	mov	r4, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 81d8 	beq.w	8005286 <_dtoa_r+0xb56>
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	4601      	mov	r1, r0
 8004eda:	4648      	mov	r0, r9
 8004edc:	f000 fcee 	bl	80058bc <__pow5mult>
 8004ee0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	4604      	mov	r4, r0
 8004ee6:	f300 809f 	bgt.w	8005028 <_dtoa_r+0x8f8>
 8004eea:	9b06      	ldr	r3, [sp, #24]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f040 8097 	bne.w	8005020 <_dtoa_r+0x8f0>
 8004ef2:	9b07      	ldr	r3, [sp, #28]
 8004ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f040 8093 	bne.w	8005024 <_dtoa_r+0x8f4>
 8004efe:	9b07      	ldr	r3, [sp, #28]
 8004f00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f04:	0d1b      	lsrs	r3, r3, #20
 8004f06:	051b      	lsls	r3, r3, #20
 8004f08:	b133      	cbz	r3, 8004f18 <_dtoa_r+0x7e8>
 8004f0a:	9b04      	ldr	r3, [sp, #16]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	9304      	str	r3, [sp, #16]
 8004f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f12:	3301      	adds	r3, #1
 8004f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f16:	2301      	movs	r3, #1
 8004f18:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 81b8 	beq.w	8005292 <_dtoa_r+0xb62>
 8004f22:	6923      	ldr	r3, [r4, #16]
 8004f24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f28:	6918      	ldr	r0, [r3, #16]
 8004f2a:	f000 fbc3 	bl	80056b4 <__hi0bits>
 8004f2e:	f1c0 0020 	rsb	r0, r0, #32
 8004f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f34:	4418      	add	r0, r3
 8004f36:	f010 001f 	ands.w	r0, r0, #31
 8004f3a:	f000 8082 	beq.w	8005042 <_dtoa_r+0x912>
 8004f3e:	f1c0 0320 	rsb	r3, r0, #32
 8004f42:	2b04      	cmp	r3, #4
 8004f44:	dd73      	ble.n	800502e <_dtoa_r+0x8fe>
 8004f46:	9b04      	ldr	r3, [sp, #16]
 8004f48:	f1c0 001c 	rsb	r0, r0, #28
 8004f4c:	4403      	add	r3, r0
 8004f4e:	9304      	str	r3, [sp, #16]
 8004f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f52:	4403      	add	r3, r0
 8004f54:	4406      	add	r6, r0
 8004f56:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f58:	9b04      	ldr	r3, [sp, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	dd05      	ble.n	8004f6a <_dtoa_r+0x83a>
 8004f5e:	9903      	ldr	r1, [sp, #12]
 8004f60:	461a      	mov	r2, r3
 8004f62:	4648      	mov	r0, r9
 8004f64:	f000 fd04 	bl	8005970 <__lshift>
 8004f68:	9003      	str	r0, [sp, #12]
 8004f6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	dd05      	ble.n	8004f7c <_dtoa_r+0x84c>
 8004f70:	4621      	mov	r1, r4
 8004f72:	461a      	mov	r2, r3
 8004f74:	4648      	mov	r0, r9
 8004f76:	f000 fcfb 	bl	8005970 <__lshift>
 8004f7a:	4604      	mov	r4, r0
 8004f7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d061      	beq.n	8005046 <_dtoa_r+0x916>
 8004f82:	9803      	ldr	r0, [sp, #12]
 8004f84:	4621      	mov	r1, r4
 8004f86:	f000 fd5f 	bl	8005a48 <__mcmp>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	da5b      	bge.n	8005046 <_dtoa_r+0x916>
 8004f8e:	2300      	movs	r3, #0
 8004f90:	9903      	ldr	r1, [sp, #12]
 8004f92:	220a      	movs	r2, #10
 8004f94:	4648      	mov	r0, r9
 8004f96:	f000 fafd 	bl	8005594 <__multadd>
 8004f9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004f9c:	9003      	str	r0, [sp, #12]
 8004f9e:	f107 38ff 	add.w	r8, r7, #4294967295
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 8177 	beq.w	8005296 <_dtoa_r+0xb66>
 8004fa8:	4629      	mov	r1, r5
 8004faa:	2300      	movs	r3, #0
 8004fac:	220a      	movs	r2, #10
 8004fae:	4648      	mov	r0, r9
 8004fb0:	f000 faf0 	bl	8005594 <__multadd>
 8004fb4:	f1bb 0f00 	cmp.w	fp, #0
 8004fb8:	4605      	mov	r5, r0
 8004fba:	dc6f      	bgt.n	800509c <_dtoa_r+0x96c>
 8004fbc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	dc49      	bgt.n	8005056 <_dtoa_r+0x926>
 8004fc2:	e06b      	b.n	800509c <_dtoa_r+0x96c>
 8004fc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004fc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004fca:	e73c      	b.n	8004e46 <_dtoa_r+0x716>
 8004fcc:	3fe00000 	.word	0x3fe00000
 8004fd0:	40240000 	.word	0x40240000
 8004fd4:	9b08      	ldr	r3, [sp, #32]
 8004fd6:	1e5c      	subs	r4, r3, #1
 8004fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fda:	42a3      	cmp	r3, r4
 8004fdc:	db09      	blt.n	8004ff2 <_dtoa_r+0x8c2>
 8004fde:	1b1c      	subs	r4, r3, r4
 8004fe0:	9b08      	ldr	r3, [sp, #32]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f6bf af30 	bge.w	8004e48 <_dtoa_r+0x718>
 8004fe8:	9b04      	ldr	r3, [sp, #16]
 8004fea:	9a08      	ldr	r2, [sp, #32]
 8004fec:	1a9e      	subs	r6, r3, r2
 8004fee:	2300      	movs	r3, #0
 8004ff0:	e72b      	b.n	8004e4a <_dtoa_r+0x71a>
 8004ff2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ff4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ff6:	940a      	str	r4, [sp, #40]	@ 0x28
 8004ff8:	1ae3      	subs	r3, r4, r3
 8004ffa:	441a      	add	r2, r3
 8004ffc:	9e04      	ldr	r6, [sp, #16]
 8004ffe:	9b08      	ldr	r3, [sp, #32]
 8005000:	920e      	str	r2, [sp, #56]	@ 0x38
 8005002:	2400      	movs	r4, #0
 8005004:	e721      	b.n	8004e4a <_dtoa_r+0x71a>
 8005006:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005008:	9e04      	ldr	r6, [sp, #16]
 800500a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800500c:	e728      	b.n	8004e60 <_dtoa_r+0x730>
 800500e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005012:	e751      	b.n	8004eb8 <_dtoa_r+0x788>
 8005014:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005016:	9903      	ldr	r1, [sp, #12]
 8005018:	e750      	b.n	8004ebc <_dtoa_r+0x78c>
 800501a:	f8cd 800c 	str.w	r8, [sp, #12]
 800501e:	e751      	b.n	8004ec4 <_dtoa_r+0x794>
 8005020:	2300      	movs	r3, #0
 8005022:	e779      	b.n	8004f18 <_dtoa_r+0x7e8>
 8005024:	9b06      	ldr	r3, [sp, #24]
 8005026:	e777      	b.n	8004f18 <_dtoa_r+0x7e8>
 8005028:	2300      	movs	r3, #0
 800502a:	930a      	str	r3, [sp, #40]	@ 0x28
 800502c:	e779      	b.n	8004f22 <_dtoa_r+0x7f2>
 800502e:	d093      	beq.n	8004f58 <_dtoa_r+0x828>
 8005030:	9a04      	ldr	r2, [sp, #16]
 8005032:	331c      	adds	r3, #28
 8005034:	441a      	add	r2, r3
 8005036:	9204      	str	r2, [sp, #16]
 8005038:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800503a:	441a      	add	r2, r3
 800503c:	441e      	add	r6, r3
 800503e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005040:	e78a      	b.n	8004f58 <_dtoa_r+0x828>
 8005042:	4603      	mov	r3, r0
 8005044:	e7f4      	b.n	8005030 <_dtoa_r+0x900>
 8005046:	9b08      	ldr	r3, [sp, #32]
 8005048:	2b00      	cmp	r3, #0
 800504a:	46b8      	mov	r8, r7
 800504c:	dc20      	bgt.n	8005090 <_dtoa_r+0x960>
 800504e:	469b      	mov	fp, r3
 8005050:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005052:	2b02      	cmp	r3, #2
 8005054:	dd1e      	ble.n	8005094 <_dtoa_r+0x964>
 8005056:	f1bb 0f00 	cmp.w	fp, #0
 800505a:	f47f adb1 	bne.w	8004bc0 <_dtoa_r+0x490>
 800505e:	4621      	mov	r1, r4
 8005060:	465b      	mov	r3, fp
 8005062:	2205      	movs	r2, #5
 8005064:	4648      	mov	r0, r9
 8005066:	f000 fa95 	bl	8005594 <__multadd>
 800506a:	4601      	mov	r1, r0
 800506c:	4604      	mov	r4, r0
 800506e:	9803      	ldr	r0, [sp, #12]
 8005070:	f000 fcea 	bl	8005a48 <__mcmp>
 8005074:	2800      	cmp	r0, #0
 8005076:	f77f ada3 	ble.w	8004bc0 <_dtoa_r+0x490>
 800507a:	4656      	mov	r6, sl
 800507c:	2331      	movs	r3, #49	@ 0x31
 800507e:	f806 3b01 	strb.w	r3, [r6], #1
 8005082:	f108 0801 	add.w	r8, r8, #1
 8005086:	e59f      	b.n	8004bc8 <_dtoa_r+0x498>
 8005088:	9c08      	ldr	r4, [sp, #32]
 800508a:	46b8      	mov	r8, r7
 800508c:	4625      	mov	r5, r4
 800508e:	e7f4      	b.n	800507a <_dtoa_r+0x94a>
 8005090:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005094:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 8101 	beq.w	800529e <_dtoa_r+0xb6e>
 800509c:	2e00      	cmp	r6, #0
 800509e:	dd05      	ble.n	80050ac <_dtoa_r+0x97c>
 80050a0:	4629      	mov	r1, r5
 80050a2:	4632      	mov	r2, r6
 80050a4:	4648      	mov	r0, r9
 80050a6:	f000 fc63 	bl	8005970 <__lshift>
 80050aa:	4605      	mov	r5, r0
 80050ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d05c      	beq.n	800516c <_dtoa_r+0xa3c>
 80050b2:	6869      	ldr	r1, [r5, #4]
 80050b4:	4648      	mov	r0, r9
 80050b6:	f000 fa0b 	bl	80054d0 <_Balloc>
 80050ba:	4606      	mov	r6, r0
 80050bc:	b928      	cbnz	r0, 80050ca <_dtoa_r+0x99a>
 80050be:	4b82      	ldr	r3, [pc, #520]	@ (80052c8 <_dtoa_r+0xb98>)
 80050c0:	4602      	mov	r2, r0
 80050c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80050c6:	f7ff bb47 	b.w	8004758 <_dtoa_r+0x28>
 80050ca:	692a      	ldr	r2, [r5, #16]
 80050cc:	3202      	adds	r2, #2
 80050ce:	0092      	lsls	r2, r2, #2
 80050d0:	f105 010c 	add.w	r1, r5, #12
 80050d4:	300c      	adds	r0, #12
 80050d6:	f001 ff51 	bl	8006f7c <memcpy>
 80050da:	2201      	movs	r2, #1
 80050dc:	4631      	mov	r1, r6
 80050de:	4648      	mov	r0, r9
 80050e0:	f000 fc46 	bl	8005970 <__lshift>
 80050e4:	f10a 0301 	add.w	r3, sl, #1
 80050e8:	9304      	str	r3, [sp, #16]
 80050ea:	eb0a 030b 	add.w	r3, sl, fp
 80050ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80050f0:	9b06      	ldr	r3, [sp, #24]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	462f      	mov	r7, r5
 80050f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80050fa:	4605      	mov	r5, r0
 80050fc:	9b04      	ldr	r3, [sp, #16]
 80050fe:	9803      	ldr	r0, [sp, #12]
 8005100:	4621      	mov	r1, r4
 8005102:	f103 3bff 	add.w	fp, r3, #4294967295
 8005106:	f7ff fa8b 	bl	8004620 <quorem>
 800510a:	4603      	mov	r3, r0
 800510c:	3330      	adds	r3, #48	@ 0x30
 800510e:	9006      	str	r0, [sp, #24]
 8005110:	4639      	mov	r1, r7
 8005112:	9803      	ldr	r0, [sp, #12]
 8005114:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005116:	f000 fc97 	bl	8005a48 <__mcmp>
 800511a:	462a      	mov	r2, r5
 800511c:	9008      	str	r0, [sp, #32]
 800511e:	4621      	mov	r1, r4
 8005120:	4648      	mov	r0, r9
 8005122:	f000 fcad 	bl	8005a80 <__mdiff>
 8005126:	68c2      	ldr	r2, [r0, #12]
 8005128:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800512a:	4606      	mov	r6, r0
 800512c:	bb02      	cbnz	r2, 8005170 <_dtoa_r+0xa40>
 800512e:	4601      	mov	r1, r0
 8005130:	9803      	ldr	r0, [sp, #12]
 8005132:	f000 fc89 	bl	8005a48 <__mcmp>
 8005136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005138:	4602      	mov	r2, r0
 800513a:	4631      	mov	r1, r6
 800513c:	4648      	mov	r0, r9
 800513e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005142:	f000 fa05 	bl	8005550 <_Bfree>
 8005146:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005148:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800514a:	9e04      	ldr	r6, [sp, #16]
 800514c:	ea42 0103 	orr.w	r1, r2, r3
 8005150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005152:	4319      	orrs	r1, r3
 8005154:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005156:	d10d      	bne.n	8005174 <_dtoa_r+0xa44>
 8005158:	2b39      	cmp	r3, #57	@ 0x39
 800515a:	d027      	beq.n	80051ac <_dtoa_r+0xa7c>
 800515c:	9a08      	ldr	r2, [sp, #32]
 800515e:	2a00      	cmp	r2, #0
 8005160:	dd01      	ble.n	8005166 <_dtoa_r+0xa36>
 8005162:	9b06      	ldr	r3, [sp, #24]
 8005164:	3331      	adds	r3, #49	@ 0x31
 8005166:	f88b 3000 	strb.w	r3, [fp]
 800516a:	e52e      	b.n	8004bca <_dtoa_r+0x49a>
 800516c:	4628      	mov	r0, r5
 800516e:	e7b9      	b.n	80050e4 <_dtoa_r+0x9b4>
 8005170:	2201      	movs	r2, #1
 8005172:	e7e2      	b.n	800513a <_dtoa_r+0xa0a>
 8005174:	9908      	ldr	r1, [sp, #32]
 8005176:	2900      	cmp	r1, #0
 8005178:	db04      	blt.n	8005184 <_dtoa_r+0xa54>
 800517a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800517c:	4301      	orrs	r1, r0
 800517e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005180:	4301      	orrs	r1, r0
 8005182:	d120      	bne.n	80051c6 <_dtoa_r+0xa96>
 8005184:	2a00      	cmp	r2, #0
 8005186:	ddee      	ble.n	8005166 <_dtoa_r+0xa36>
 8005188:	9903      	ldr	r1, [sp, #12]
 800518a:	9304      	str	r3, [sp, #16]
 800518c:	2201      	movs	r2, #1
 800518e:	4648      	mov	r0, r9
 8005190:	f000 fbee 	bl	8005970 <__lshift>
 8005194:	4621      	mov	r1, r4
 8005196:	9003      	str	r0, [sp, #12]
 8005198:	f000 fc56 	bl	8005a48 <__mcmp>
 800519c:	2800      	cmp	r0, #0
 800519e:	9b04      	ldr	r3, [sp, #16]
 80051a0:	dc02      	bgt.n	80051a8 <_dtoa_r+0xa78>
 80051a2:	d1e0      	bne.n	8005166 <_dtoa_r+0xa36>
 80051a4:	07da      	lsls	r2, r3, #31
 80051a6:	d5de      	bpl.n	8005166 <_dtoa_r+0xa36>
 80051a8:	2b39      	cmp	r3, #57	@ 0x39
 80051aa:	d1da      	bne.n	8005162 <_dtoa_r+0xa32>
 80051ac:	2339      	movs	r3, #57	@ 0x39
 80051ae:	f88b 3000 	strb.w	r3, [fp]
 80051b2:	4633      	mov	r3, r6
 80051b4:	461e      	mov	r6, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80051bc:	2a39      	cmp	r2, #57	@ 0x39
 80051be:	d04e      	beq.n	800525e <_dtoa_r+0xb2e>
 80051c0:	3201      	adds	r2, #1
 80051c2:	701a      	strb	r2, [r3, #0]
 80051c4:	e501      	b.n	8004bca <_dtoa_r+0x49a>
 80051c6:	2a00      	cmp	r2, #0
 80051c8:	dd03      	ble.n	80051d2 <_dtoa_r+0xaa2>
 80051ca:	2b39      	cmp	r3, #57	@ 0x39
 80051cc:	d0ee      	beq.n	80051ac <_dtoa_r+0xa7c>
 80051ce:	3301      	adds	r3, #1
 80051d0:	e7c9      	b.n	8005166 <_dtoa_r+0xa36>
 80051d2:	9a04      	ldr	r2, [sp, #16]
 80051d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80051da:	428a      	cmp	r2, r1
 80051dc:	d028      	beq.n	8005230 <_dtoa_r+0xb00>
 80051de:	9903      	ldr	r1, [sp, #12]
 80051e0:	2300      	movs	r3, #0
 80051e2:	220a      	movs	r2, #10
 80051e4:	4648      	mov	r0, r9
 80051e6:	f000 f9d5 	bl	8005594 <__multadd>
 80051ea:	42af      	cmp	r7, r5
 80051ec:	9003      	str	r0, [sp, #12]
 80051ee:	f04f 0300 	mov.w	r3, #0
 80051f2:	f04f 020a 	mov.w	r2, #10
 80051f6:	4639      	mov	r1, r7
 80051f8:	4648      	mov	r0, r9
 80051fa:	d107      	bne.n	800520c <_dtoa_r+0xadc>
 80051fc:	f000 f9ca 	bl	8005594 <__multadd>
 8005200:	4607      	mov	r7, r0
 8005202:	4605      	mov	r5, r0
 8005204:	9b04      	ldr	r3, [sp, #16]
 8005206:	3301      	adds	r3, #1
 8005208:	9304      	str	r3, [sp, #16]
 800520a:	e777      	b.n	80050fc <_dtoa_r+0x9cc>
 800520c:	f000 f9c2 	bl	8005594 <__multadd>
 8005210:	4629      	mov	r1, r5
 8005212:	4607      	mov	r7, r0
 8005214:	2300      	movs	r3, #0
 8005216:	220a      	movs	r2, #10
 8005218:	4648      	mov	r0, r9
 800521a:	f000 f9bb 	bl	8005594 <__multadd>
 800521e:	4605      	mov	r5, r0
 8005220:	e7f0      	b.n	8005204 <_dtoa_r+0xad4>
 8005222:	f1bb 0f00 	cmp.w	fp, #0
 8005226:	bfcc      	ite	gt
 8005228:	465e      	movgt	r6, fp
 800522a:	2601      	movle	r6, #1
 800522c:	4456      	add	r6, sl
 800522e:	2700      	movs	r7, #0
 8005230:	9903      	ldr	r1, [sp, #12]
 8005232:	9304      	str	r3, [sp, #16]
 8005234:	2201      	movs	r2, #1
 8005236:	4648      	mov	r0, r9
 8005238:	f000 fb9a 	bl	8005970 <__lshift>
 800523c:	4621      	mov	r1, r4
 800523e:	9003      	str	r0, [sp, #12]
 8005240:	f000 fc02 	bl	8005a48 <__mcmp>
 8005244:	2800      	cmp	r0, #0
 8005246:	dcb4      	bgt.n	80051b2 <_dtoa_r+0xa82>
 8005248:	d102      	bne.n	8005250 <_dtoa_r+0xb20>
 800524a:	9b04      	ldr	r3, [sp, #16]
 800524c:	07db      	lsls	r3, r3, #31
 800524e:	d4b0      	bmi.n	80051b2 <_dtoa_r+0xa82>
 8005250:	4633      	mov	r3, r6
 8005252:	461e      	mov	r6, r3
 8005254:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005258:	2a30      	cmp	r2, #48	@ 0x30
 800525a:	d0fa      	beq.n	8005252 <_dtoa_r+0xb22>
 800525c:	e4b5      	b.n	8004bca <_dtoa_r+0x49a>
 800525e:	459a      	cmp	sl, r3
 8005260:	d1a8      	bne.n	80051b4 <_dtoa_r+0xa84>
 8005262:	2331      	movs	r3, #49	@ 0x31
 8005264:	f108 0801 	add.w	r8, r8, #1
 8005268:	f88a 3000 	strb.w	r3, [sl]
 800526c:	e4ad      	b.n	8004bca <_dtoa_r+0x49a>
 800526e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005270:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80052cc <_dtoa_r+0xb9c>
 8005274:	b11b      	cbz	r3, 800527e <_dtoa_r+0xb4e>
 8005276:	f10a 0308 	add.w	r3, sl, #8
 800527a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800527c:	6013      	str	r3, [r2, #0]
 800527e:	4650      	mov	r0, sl
 8005280:	b017      	add	sp, #92	@ 0x5c
 8005282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005286:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005288:	2b01      	cmp	r3, #1
 800528a:	f77f ae2e 	ble.w	8004eea <_dtoa_r+0x7ba>
 800528e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005290:	930a      	str	r3, [sp, #40]	@ 0x28
 8005292:	2001      	movs	r0, #1
 8005294:	e64d      	b.n	8004f32 <_dtoa_r+0x802>
 8005296:	f1bb 0f00 	cmp.w	fp, #0
 800529a:	f77f aed9 	ble.w	8005050 <_dtoa_r+0x920>
 800529e:	4656      	mov	r6, sl
 80052a0:	9803      	ldr	r0, [sp, #12]
 80052a2:	4621      	mov	r1, r4
 80052a4:	f7ff f9bc 	bl	8004620 <quorem>
 80052a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80052ac:	f806 3b01 	strb.w	r3, [r6], #1
 80052b0:	eba6 020a 	sub.w	r2, r6, sl
 80052b4:	4593      	cmp	fp, r2
 80052b6:	ddb4      	ble.n	8005222 <_dtoa_r+0xaf2>
 80052b8:	9903      	ldr	r1, [sp, #12]
 80052ba:	2300      	movs	r3, #0
 80052bc:	220a      	movs	r2, #10
 80052be:	4648      	mov	r0, r9
 80052c0:	f000 f968 	bl	8005594 <__multadd>
 80052c4:	9003      	str	r0, [sp, #12]
 80052c6:	e7eb      	b.n	80052a0 <_dtoa_r+0xb70>
 80052c8:	080081a5 	.word	0x080081a5
 80052cc:	08008129 	.word	0x08008129

080052d0 <_free_r>:
 80052d0:	b538      	push	{r3, r4, r5, lr}
 80052d2:	4605      	mov	r5, r0
 80052d4:	2900      	cmp	r1, #0
 80052d6:	d041      	beq.n	800535c <_free_r+0x8c>
 80052d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052dc:	1f0c      	subs	r4, r1, #4
 80052de:	2b00      	cmp	r3, #0
 80052e0:	bfb8      	it	lt
 80052e2:	18e4      	addlt	r4, r4, r3
 80052e4:	f000 f8e8 	bl	80054b8 <__malloc_lock>
 80052e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005360 <_free_r+0x90>)
 80052ea:	6813      	ldr	r3, [r2, #0]
 80052ec:	b933      	cbnz	r3, 80052fc <_free_r+0x2c>
 80052ee:	6063      	str	r3, [r4, #4]
 80052f0:	6014      	str	r4, [r2, #0]
 80052f2:	4628      	mov	r0, r5
 80052f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052f8:	f000 b8e4 	b.w	80054c4 <__malloc_unlock>
 80052fc:	42a3      	cmp	r3, r4
 80052fe:	d908      	bls.n	8005312 <_free_r+0x42>
 8005300:	6820      	ldr	r0, [r4, #0]
 8005302:	1821      	adds	r1, r4, r0
 8005304:	428b      	cmp	r3, r1
 8005306:	bf01      	itttt	eq
 8005308:	6819      	ldreq	r1, [r3, #0]
 800530a:	685b      	ldreq	r3, [r3, #4]
 800530c:	1809      	addeq	r1, r1, r0
 800530e:	6021      	streq	r1, [r4, #0]
 8005310:	e7ed      	b.n	80052ee <_free_r+0x1e>
 8005312:	461a      	mov	r2, r3
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	b10b      	cbz	r3, 800531c <_free_r+0x4c>
 8005318:	42a3      	cmp	r3, r4
 800531a:	d9fa      	bls.n	8005312 <_free_r+0x42>
 800531c:	6811      	ldr	r1, [r2, #0]
 800531e:	1850      	adds	r0, r2, r1
 8005320:	42a0      	cmp	r0, r4
 8005322:	d10b      	bne.n	800533c <_free_r+0x6c>
 8005324:	6820      	ldr	r0, [r4, #0]
 8005326:	4401      	add	r1, r0
 8005328:	1850      	adds	r0, r2, r1
 800532a:	4283      	cmp	r3, r0
 800532c:	6011      	str	r1, [r2, #0]
 800532e:	d1e0      	bne.n	80052f2 <_free_r+0x22>
 8005330:	6818      	ldr	r0, [r3, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	6053      	str	r3, [r2, #4]
 8005336:	4408      	add	r0, r1
 8005338:	6010      	str	r0, [r2, #0]
 800533a:	e7da      	b.n	80052f2 <_free_r+0x22>
 800533c:	d902      	bls.n	8005344 <_free_r+0x74>
 800533e:	230c      	movs	r3, #12
 8005340:	602b      	str	r3, [r5, #0]
 8005342:	e7d6      	b.n	80052f2 <_free_r+0x22>
 8005344:	6820      	ldr	r0, [r4, #0]
 8005346:	1821      	adds	r1, r4, r0
 8005348:	428b      	cmp	r3, r1
 800534a:	bf04      	itt	eq
 800534c:	6819      	ldreq	r1, [r3, #0]
 800534e:	685b      	ldreq	r3, [r3, #4]
 8005350:	6063      	str	r3, [r4, #4]
 8005352:	bf04      	itt	eq
 8005354:	1809      	addeq	r1, r1, r0
 8005356:	6021      	streq	r1, [r4, #0]
 8005358:	6054      	str	r4, [r2, #4]
 800535a:	e7ca      	b.n	80052f2 <_free_r+0x22>
 800535c:	bd38      	pop	{r3, r4, r5, pc}
 800535e:	bf00      	nop
 8005360:	2000041c 	.word	0x2000041c

08005364 <malloc>:
 8005364:	4b02      	ldr	r3, [pc, #8]	@ (8005370 <malloc+0xc>)
 8005366:	4601      	mov	r1, r0
 8005368:	6818      	ldr	r0, [r3, #0]
 800536a:	f000 b825 	b.w	80053b8 <_malloc_r>
 800536e:	bf00      	nop
 8005370:	20000034 	.word	0x20000034

08005374 <sbrk_aligned>:
 8005374:	b570      	push	{r4, r5, r6, lr}
 8005376:	4e0f      	ldr	r6, [pc, #60]	@ (80053b4 <sbrk_aligned+0x40>)
 8005378:	460c      	mov	r4, r1
 800537a:	6831      	ldr	r1, [r6, #0]
 800537c:	4605      	mov	r5, r0
 800537e:	b911      	cbnz	r1, 8005386 <sbrk_aligned+0x12>
 8005380:	f001 fdec 	bl	8006f5c <_sbrk_r>
 8005384:	6030      	str	r0, [r6, #0]
 8005386:	4621      	mov	r1, r4
 8005388:	4628      	mov	r0, r5
 800538a:	f001 fde7 	bl	8006f5c <_sbrk_r>
 800538e:	1c43      	adds	r3, r0, #1
 8005390:	d103      	bne.n	800539a <sbrk_aligned+0x26>
 8005392:	f04f 34ff 	mov.w	r4, #4294967295
 8005396:	4620      	mov	r0, r4
 8005398:	bd70      	pop	{r4, r5, r6, pc}
 800539a:	1cc4      	adds	r4, r0, #3
 800539c:	f024 0403 	bic.w	r4, r4, #3
 80053a0:	42a0      	cmp	r0, r4
 80053a2:	d0f8      	beq.n	8005396 <sbrk_aligned+0x22>
 80053a4:	1a21      	subs	r1, r4, r0
 80053a6:	4628      	mov	r0, r5
 80053a8:	f001 fdd8 	bl	8006f5c <_sbrk_r>
 80053ac:	3001      	adds	r0, #1
 80053ae:	d1f2      	bne.n	8005396 <sbrk_aligned+0x22>
 80053b0:	e7ef      	b.n	8005392 <sbrk_aligned+0x1e>
 80053b2:	bf00      	nop
 80053b4:	20000418 	.word	0x20000418

080053b8 <_malloc_r>:
 80053b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053bc:	1ccd      	adds	r5, r1, #3
 80053be:	f025 0503 	bic.w	r5, r5, #3
 80053c2:	3508      	adds	r5, #8
 80053c4:	2d0c      	cmp	r5, #12
 80053c6:	bf38      	it	cc
 80053c8:	250c      	movcc	r5, #12
 80053ca:	2d00      	cmp	r5, #0
 80053cc:	4606      	mov	r6, r0
 80053ce:	db01      	blt.n	80053d4 <_malloc_r+0x1c>
 80053d0:	42a9      	cmp	r1, r5
 80053d2:	d904      	bls.n	80053de <_malloc_r+0x26>
 80053d4:	230c      	movs	r3, #12
 80053d6:	6033      	str	r3, [r6, #0]
 80053d8:	2000      	movs	r0, #0
 80053da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054b4 <_malloc_r+0xfc>
 80053e2:	f000 f869 	bl	80054b8 <__malloc_lock>
 80053e6:	f8d8 3000 	ldr.w	r3, [r8]
 80053ea:	461c      	mov	r4, r3
 80053ec:	bb44      	cbnz	r4, 8005440 <_malloc_r+0x88>
 80053ee:	4629      	mov	r1, r5
 80053f0:	4630      	mov	r0, r6
 80053f2:	f7ff ffbf 	bl	8005374 <sbrk_aligned>
 80053f6:	1c43      	adds	r3, r0, #1
 80053f8:	4604      	mov	r4, r0
 80053fa:	d158      	bne.n	80054ae <_malloc_r+0xf6>
 80053fc:	f8d8 4000 	ldr.w	r4, [r8]
 8005400:	4627      	mov	r7, r4
 8005402:	2f00      	cmp	r7, #0
 8005404:	d143      	bne.n	800548e <_malloc_r+0xd6>
 8005406:	2c00      	cmp	r4, #0
 8005408:	d04b      	beq.n	80054a2 <_malloc_r+0xea>
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	4639      	mov	r1, r7
 800540e:	4630      	mov	r0, r6
 8005410:	eb04 0903 	add.w	r9, r4, r3
 8005414:	f001 fda2 	bl	8006f5c <_sbrk_r>
 8005418:	4581      	cmp	r9, r0
 800541a:	d142      	bne.n	80054a2 <_malloc_r+0xea>
 800541c:	6821      	ldr	r1, [r4, #0]
 800541e:	1a6d      	subs	r5, r5, r1
 8005420:	4629      	mov	r1, r5
 8005422:	4630      	mov	r0, r6
 8005424:	f7ff ffa6 	bl	8005374 <sbrk_aligned>
 8005428:	3001      	adds	r0, #1
 800542a:	d03a      	beq.n	80054a2 <_malloc_r+0xea>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	442b      	add	r3, r5
 8005430:	6023      	str	r3, [r4, #0]
 8005432:	f8d8 3000 	ldr.w	r3, [r8]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	bb62      	cbnz	r2, 8005494 <_malloc_r+0xdc>
 800543a:	f8c8 7000 	str.w	r7, [r8]
 800543e:	e00f      	b.n	8005460 <_malloc_r+0xa8>
 8005440:	6822      	ldr	r2, [r4, #0]
 8005442:	1b52      	subs	r2, r2, r5
 8005444:	d420      	bmi.n	8005488 <_malloc_r+0xd0>
 8005446:	2a0b      	cmp	r2, #11
 8005448:	d917      	bls.n	800547a <_malloc_r+0xc2>
 800544a:	1961      	adds	r1, r4, r5
 800544c:	42a3      	cmp	r3, r4
 800544e:	6025      	str	r5, [r4, #0]
 8005450:	bf18      	it	ne
 8005452:	6059      	strne	r1, [r3, #4]
 8005454:	6863      	ldr	r3, [r4, #4]
 8005456:	bf08      	it	eq
 8005458:	f8c8 1000 	streq.w	r1, [r8]
 800545c:	5162      	str	r2, [r4, r5]
 800545e:	604b      	str	r3, [r1, #4]
 8005460:	4630      	mov	r0, r6
 8005462:	f000 f82f 	bl	80054c4 <__malloc_unlock>
 8005466:	f104 000b 	add.w	r0, r4, #11
 800546a:	1d23      	adds	r3, r4, #4
 800546c:	f020 0007 	bic.w	r0, r0, #7
 8005470:	1ac2      	subs	r2, r0, r3
 8005472:	bf1c      	itt	ne
 8005474:	1a1b      	subne	r3, r3, r0
 8005476:	50a3      	strne	r3, [r4, r2]
 8005478:	e7af      	b.n	80053da <_malloc_r+0x22>
 800547a:	6862      	ldr	r2, [r4, #4]
 800547c:	42a3      	cmp	r3, r4
 800547e:	bf0c      	ite	eq
 8005480:	f8c8 2000 	streq.w	r2, [r8]
 8005484:	605a      	strne	r2, [r3, #4]
 8005486:	e7eb      	b.n	8005460 <_malloc_r+0xa8>
 8005488:	4623      	mov	r3, r4
 800548a:	6864      	ldr	r4, [r4, #4]
 800548c:	e7ae      	b.n	80053ec <_malloc_r+0x34>
 800548e:	463c      	mov	r4, r7
 8005490:	687f      	ldr	r7, [r7, #4]
 8005492:	e7b6      	b.n	8005402 <_malloc_r+0x4a>
 8005494:	461a      	mov	r2, r3
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	42a3      	cmp	r3, r4
 800549a:	d1fb      	bne.n	8005494 <_malloc_r+0xdc>
 800549c:	2300      	movs	r3, #0
 800549e:	6053      	str	r3, [r2, #4]
 80054a0:	e7de      	b.n	8005460 <_malloc_r+0xa8>
 80054a2:	230c      	movs	r3, #12
 80054a4:	6033      	str	r3, [r6, #0]
 80054a6:	4630      	mov	r0, r6
 80054a8:	f000 f80c 	bl	80054c4 <__malloc_unlock>
 80054ac:	e794      	b.n	80053d8 <_malloc_r+0x20>
 80054ae:	6005      	str	r5, [r0, #0]
 80054b0:	e7d6      	b.n	8005460 <_malloc_r+0xa8>
 80054b2:	bf00      	nop
 80054b4:	2000041c 	.word	0x2000041c

080054b8 <__malloc_lock>:
 80054b8:	4801      	ldr	r0, [pc, #4]	@ (80054c0 <__malloc_lock+0x8>)
 80054ba:	f7ff b8aa 	b.w	8004612 <__retarget_lock_acquire_recursive>
 80054be:	bf00      	nop
 80054c0:	20000414 	.word	0x20000414

080054c4 <__malloc_unlock>:
 80054c4:	4801      	ldr	r0, [pc, #4]	@ (80054cc <__malloc_unlock+0x8>)
 80054c6:	f7ff b8a5 	b.w	8004614 <__retarget_lock_release_recursive>
 80054ca:	bf00      	nop
 80054cc:	20000414 	.word	0x20000414

080054d0 <_Balloc>:
 80054d0:	b570      	push	{r4, r5, r6, lr}
 80054d2:	69c6      	ldr	r6, [r0, #28]
 80054d4:	4604      	mov	r4, r0
 80054d6:	460d      	mov	r5, r1
 80054d8:	b976      	cbnz	r6, 80054f8 <_Balloc+0x28>
 80054da:	2010      	movs	r0, #16
 80054dc:	f7ff ff42 	bl	8005364 <malloc>
 80054e0:	4602      	mov	r2, r0
 80054e2:	61e0      	str	r0, [r4, #28]
 80054e4:	b920      	cbnz	r0, 80054f0 <_Balloc+0x20>
 80054e6:	4b18      	ldr	r3, [pc, #96]	@ (8005548 <_Balloc+0x78>)
 80054e8:	4818      	ldr	r0, [pc, #96]	@ (800554c <_Balloc+0x7c>)
 80054ea:	216b      	movs	r1, #107	@ 0x6b
 80054ec:	f001 fd5a 	bl	8006fa4 <__assert_func>
 80054f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054f4:	6006      	str	r6, [r0, #0]
 80054f6:	60c6      	str	r6, [r0, #12]
 80054f8:	69e6      	ldr	r6, [r4, #28]
 80054fa:	68f3      	ldr	r3, [r6, #12]
 80054fc:	b183      	cbz	r3, 8005520 <_Balloc+0x50>
 80054fe:	69e3      	ldr	r3, [r4, #28]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005506:	b9b8      	cbnz	r0, 8005538 <_Balloc+0x68>
 8005508:	2101      	movs	r1, #1
 800550a:	fa01 f605 	lsl.w	r6, r1, r5
 800550e:	1d72      	adds	r2, r6, #5
 8005510:	0092      	lsls	r2, r2, #2
 8005512:	4620      	mov	r0, r4
 8005514:	f001 fd64 	bl	8006fe0 <_calloc_r>
 8005518:	b160      	cbz	r0, 8005534 <_Balloc+0x64>
 800551a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800551e:	e00e      	b.n	800553e <_Balloc+0x6e>
 8005520:	2221      	movs	r2, #33	@ 0x21
 8005522:	2104      	movs	r1, #4
 8005524:	4620      	mov	r0, r4
 8005526:	f001 fd5b 	bl	8006fe0 <_calloc_r>
 800552a:	69e3      	ldr	r3, [r4, #28]
 800552c:	60f0      	str	r0, [r6, #12]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e4      	bne.n	80054fe <_Balloc+0x2e>
 8005534:	2000      	movs	r0, #0
 8005536:	bd70      	pop	{r4, r5, r6, pc}
 8005538:	6802      	ldr	r2, [r0, #0]
 800553a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800553e:	2300      	movs	r3, #0
 8005540:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005544:	e7f7      	b.n	8005536 <_Balloc+0x66>
 8005546:	bf00      	nop
 8005548:	08008136 	.word	0x08008136
 800554c:	080081b6 	.word	0x080081b6

08005550 <_Bfree>:
 8005550:	b570      	push	{r4, r5, r6, lr}
 8005552:	69c6      	ldr	r6, [r0, #28]
 8005554:	4605      	mov	r5, r0
 8005556:	460c      	mov	r4, r1
 8005558:	b976      	cbnz	r6, 8005578 <_Bfree+0x28>
 800555a:	2010      	movs	r0, #16
 800555c:	f7ff ff02 	bl	8005364 <malloc>
 8005560:	4602      	mov	r2, r0
 8005562:	61e8      	str	r0, [r5, #28]
 8005564:	b920      	cbnz	r0, 8005570 <_Bfree+0x20>
 8005566:	4b09      	ldr	r3, [pc, #36]	@ (800558c <_Bfree+0x3c>)
 8005568:	4809      	ldr	r0, [pc, #36]	@ (8005590 <_Bfree+0x40>)
 800556a:	218f      	movs	r1, #143	@ 0x8f
 800556c:	f001 fd1a 	bl	8006fa4 <__assert_func>
 8005570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005574:	6006      	str	r6, [r0, #0]
 8005576:	60c6      	str	r6, [r0, #12]
 8005578:	b13c      	cbz	r4, 800558a <_Bfree+0x3a>
 800557a:	69eb      	ldr	r3, [r5, #28]
 800557c:	6862      	ldr	r2, [r4, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005584:	6021      	str	r1, [r4, #0]
 8005586:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800558a:	bd70      	pop	{r4, r5, r6, pc}
 800558c:	08008136 	.word	0x08008136
 8005590:	080081b6 	.word	0x080081b6

08005594 <__multadd>:
 8005594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005598:	690d      	ldr	r5, [r1, #16]
 800559a:	4607      	mov	r7, r0
 800559c:	460c      	mov	r4, r1
 800559e:	461e      	mov	r6, r3
 80055a0:	f101 0c14 	add.w	ip, r1, #20
 80055a4:	2000      	movs	r0, #0
 80055a6:	f8dc 3000 	ldr.w	r3, [ip]
 80055aa:	b299      	uxth	r1, r3
 80055ac:	fb02 6101 	mla	r1, r2, r1, r6
 80055b0:	0c1e      	lsrs	r6, r3, #16
 80055b2:	0c0b      	lsrs	r3, r1, #16
 80055b4:	fb02 3306 	mla	r3, r2, r6, r3
 80055b8:	b289      	uxth	r1, r1
 80055ba:	3001      	adds	r0, #1
 80055bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055c0:	4285      	cmp	r5, r0
 80055c2:	f84c 1b04 	str.w	r1, [ip], #4
 80055c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055ca:	dcec      	bgt.n	80055a6 <__multadd+0x12>
 80055cc:	b30e      	cbz	r6, 8005612 <__multadd+0x7e>
 80055ce:	68a3      	ldr	r3, [r4, #8]
 80055d0:	42ab      	cmp	r3, r5
 80055d2:	dc19      	bgt.n	8005608 <__multadd+0x74>
 80055d4:	6861      	ldr	r1, [r4, #4]
 80055d6:	4638      	mov	r0, r7
 80055d8:	3101      	adds	r1, #1
 80055da:	f7ff ff79 	bl	80054d0 <_Balloc>
 80055de:	4680      	mov	r8, r0
 80055e0:	b928      	cbnz	r0, 80055ee <__multadd+0x5a>
 80055e2:	4602      	mov	r2, r0
 80055e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005618 <__multadd+0x84>)
 80055e6:	480d      	ldr	r0, [pc, #52]	@ (800561c <__multadd+0x88>)
 80055e8:	21ba      	movs	r1, #186	@ 0xba
 80055ea:	f001 fcdb 	bl	8006fa4 <__assert_func>
 80055ee:	6922      	ldr	r2, [r4, #16]
 80055f0:	3202      	adds	r2, #2
 80055f2:	f104 010c 	add.w	r1, r4, #12
 80055f6:	0092      	lsls	r2, r2, #2
 80055f8:	300c      	adds	r0, #12
 80055fa:	f001 fcbf 	bl	8006f7c <memcpy>
 80055fe:	4621      	mov	r1, r4
 8005600:	4638      	mov	r0, r7
 8005602:	f7ff ffa5 	bl	8005550 <_Bfree>
 8005606:	4644      	mov	r4, r8
 8005608:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800560c:	3501      	adds	r5, #1
 800560e:	615e      	str	r6, [r3, #20]
 8005610:	6125      	str	r5, [r4, #16]
 8005612:	4620      	mov	r0, r4
 8005614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005618:	080081a5 	.word	0x080081a5
 800561c:	080081b6 	.word	0x080081b6

08005620 <__s2b>:
 8005620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005624:	460c      	mov	r4, r1
 8005626:	4615      	mov	r5, r2
 8005628:	461f      	mov	r7, r3
 800562a:	2209      	movs	r2, #9
 800562c:	3308      	adds	r3, #8
 800562e:	4606      	mov	r6, r0
 8005630:	fb93 f3f2 	sdiv	r3, r3, r2
 8005634:	2100      	movs	r1, #0
 8005636:	2201      	movs	r2, #1
 8005638:	429a      	cmp	r2, r3
 800563a:	db09      	blt.n	8005650 <__s2b+0x30>
 800563c:	4630      	mov	r0, r6
 800563e:	f7ff ff47 	bl	80054d0 <_Balloc>
 8005642:	b940      	cbnz	r0, 8005656 <__s2b+0x36>
 8005644:	4602      	mov	r2, r0
 8005646:	4b19      	ldr	r3, [pc, #100]	@ (80056ac <__s2b+0x8c>)
 8005648:	4819      	ldr	r0, [pc, #100]	@ (80056b0 <__s2b+0x90>)
 800564a:	21d3      	movs	r1, #211	@ 0xd3
 800564c:	f001 fcaa 	bl	8006fa4 <__assert_func>
 8005650:	0052      	lsls	r2, r2, #1
 8005652:	3101      	adds	r1, #1
 8005654:	e7f0      	b.n	8005638 <__s2b+0x18>
 8005656:	9b08      	ldr	r3, [sp, #32]
 8005658:	6143      	str	r3, [r0, #20]
 800565a:	2d09      	cmp	r5, #9
 800565c:	f04f 0301 	mov.w	r3, #1
 8005660:	6103      	str	r3, [r0, #16]
 8005662:	dd16      	ble.n	8005692 <__s2b+0x72>
 8005664:	f104 0909 	add.w	r9, r4, #9
 8005668:	46c8      	mov	r8, r9
 800566a:	442c      	add	r4, r5
 800566c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005670:	4601      	mov	r1, r0
 8005672:	3b30      	subs	r3, #48	@ 0x30
 8005674:	220a      	movs	r2, #10
 8005676:	4630      	mov	r0, r6
 8005678:	f7ff ff8c 	bl	8005594 <__multadd>
 800567c:	45a0      	cmp	r8, r4
 800567e:	d1f5      	bne.n	800566c <__s2b+0x4c>
 8005680:	f1a5 0408 	sub.w	r4, r5, #8
 8005684:	444c      	add	r4, r9
 8005686:	1b2d      	subs	r5, r5, r4
 8005688:	1963      	adds	r3, r4, r5
 800568a:	42bb      	cmp	r3, r7
 800568c:	db04      	blt.n	8005698 <__s2b+0x78>
 800568e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005692:	340a      	adds	r4, #10
 8005694:	2509      	movs	r5, #9
 8005696:	e7f6      	b.n	8005686 <__s2b+0x66>
 8005698:	f814 3b01 	ldrb.w	r3, [r4], #1
 800569c:	4601      	mov	r1, r0
 800569e:	3b30      	subs	r3, #48	@ 0x30
 80056a0:	220a      	movs	r2, #10
 80056a2:	4630      	mov	r0, r6
 80056a4:	f7ff ff76 	bl	8005594 <__multadd>
 80056a8:	e7ee      	b.n	8005688 <__s2b+0x68>
 80056aa:	bf00      	nop
 80056ac:	080081a5 	.word	0x080081a5
 80056b0:	080081b6 	.word	0x080081b6

080056b4 <__hi0bits>:
 80056b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80056b8:	4603      	mov	r3, r0
 80056ba:	bf36      	itet	cc
 80056bc:	0403      	lslcc	r3, r0, #16
 80056be:	2000      	movcs	r0, #0
 80056c0:	2010      	movcc	r0, #16
 80056c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056c6:	bf3c      	itt	cc
 80056c8:	021b      	lslcc	r3, r3, #8
 80056ca:	3008      	addcc	r0, #8
 80056cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056d0:	bf3c      	itt	cc
 80056d2:	011b      	lslcc	r3, r3, #4
 80056d4:	3004      	addcc	r0, #4
 80056d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056da:	bf3c      	itt	cc
 80056dc:	009b      	lslcc	r3, r3, #2
 80056de:	3002      	addcc	r0, #2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	db05      	blt.n	80056f0 <__hi0bits+0x3c>
 80056e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80056e8:	f100 0001 	add.w	r0, r0, #1
 80056ec:	bf08      	it	eq
 80056ee:	2020      	moveq	r0, #32
 80056f0:	4770      	bx	lr

080056f2 <__lo0bits>:
 80056f2:	6803      	ldr	r3, [r0, #0]
 80056f4:	4602      	mov	r2, r0
 80056f6:	f013 0007 	ands.w	r0, r3, #7
 80056fa:	d00b      	beq.n	8005714 <__lo0bits+0x22>
 80056fc:	07d9      	lsls	r1, r3, #31
 80056fe:	d421      	bmi.n	8005744 <__lo0bits+0x52>
 8005700:	0798      	lsls	r0, r3, #30
 8005702:	bf49      	itett	mi
 8005704:	085b      	lsrmi	r3, r3, #1
 8005706:	089b      	lsrpl	r3, r3, #2
 8005708:	2001      	movmi	r0, #1
 800570a:	6013      	strmi	r3, [r2, #0]
 800570c:	bf5c      	itt	pl
 800570e:	6013      	strpl	r3, [r2, #0]
 8005710:	2002      	movpl	r0, #2
 8005712:	4770      	bx	lr
 8005714:	b299      	uxth	r1, r3
 8005716:	b909      	cbnz	r1, 800571c <__lo0bits+0x2a>
 8005718:	0c1b      	lsrs	r3, r3, #16
 800571a:	2010      	movs	r0, #16
 800571c:	b2d9      	uxtb	r1, r3
 800571e:	b909      	cbnz	r1, 8005724 <__lo0bits+0x32>
 8005720:	3008      	adds	r0, #8
 8005722:	0a1b      	lsrs	r3, r3, #8
 8005724:	0719      	lsls	r1, r3, #28
 8005726:	bf04      	itt	eq
 8005728:	091b      	lsreq	r3, r3, #4
 800572a:	3004      	addeq	r0, #4
 800572c:	0799      	lsls	r1, r3, #30
 800572e:	bf04      	itt	eq
 8005730:	089b      	lsreq	r3, r3, #2
 8005732:	3002      	addeq	r0, #2
 8005734:	07d9      	lsls	r1, r3, #31
 8005736:	d403      	bmi.n	8005740 <__lo0bits+0x4e>
 8005738:	085b      	lsrs	r3, r3, #1
 800573a:	f100 0001 	add.w	r0, r0, #1
 800573e:	d003      	beq.n	8005748 <__lo0bits+0x56>
 8005740:	6013      	str	r3, [r2, #0]
 8005742:	4770      	bx	lr
 8005744:	2000      	movs	r0, #0
 8005746:	4770      	bx	lr
 8005748:	2020      	movs	r0, #32
 800574a:	4770      	bx	lr

0800574c <__i2b>:
 800574c:	b510      	push	{r4, lr}
 800574e:	460c      	mov	r4, r1
 8005750:	2101      	movs	r1, #1
 8005752:	f7ff febd 	bl	80054d0 <_Balloc>
 8005756:	4602      	mov	r2, r0
 8005758:	b928      	cbnz	r0, 8005766 <__i2b+0x1a>
 800575a:	4b05      	ldr	r3, [pc, #20]	@ (8005770 <__i2b+0x24>)
 800575c:	4805      	ldr	r0, [pc, #20]	@ (8005774 <__i2b+0x28>)
 800575e:	f240 1145 	movw	r1, #325	@ 0x145
 8005762:	f001 fc1f 	bl	8006fa4 <__assert_func>
 8005766:	2301      	movs	r3, #1
 8005768:	6144      	str	r4, [r0, #20]
 800576a:	6103      	str	r3, [r0, #16]
 800576c:	bd10      	pop	{r4, pc}
 800576e:	bf00      	nop
 8005770:	080081a5 	.word	0x080081a5
 8005774:	080081b6 	.word	0x080081b6

08005778 <__multiply>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	4617      	mov	r7, r2
 800577e:	690a      	ldr	r2, [r1, #16]
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	429a      	cmp	r2, r3
 8005784:	bfa8      	it	ge
 8005786:	463b      	movge	r3, r7
 8005788:	4689      	mov	r9, r1
 800578a:	bfa4      	itt	ge
 800578c:	460f      	movge	r7, r1
 800578e:	4699      	movge	r9, r3
 8005790:	693d      	ldr	r5, [r7, #16]
 8005792:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	6879      	ldr	r1, [r7, #4]
 800579a:	eb05 060a 	add.w	r6, r5, sl
 800579e:	42b3      	cmp	r3, r6
 80057a0:	b085      	sub	sp, #20
 80057a2:	bfb8      	it	lt
 80057a4:	3101      	addlt	r1, #1
 80057a6:	f7ff fe93 	bl	80054d0 <_Balloc>
 80057aa:	b930      	cbnz	r0, 80057ba <__multiply+0x42>
 80057ac:	4602      	mov	r2, r0
 80057ae:	4b41      	ldr	r3, [pc, #260]	@ (80058b4 <__multiply+0x13c>)
 80057b0:	4841      	ldr	r0, [pc, #260]	@ (80058b8 <__multiply+0x140>)
 80057b2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80057b6:	f001 fbf5 	bl	8006fa4 <__assert_func>
 80057ba:	f100 0414 	add.w	r4, r0, #20
 80057be:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80057c2:	4623      	mov	r3, r4
 80057c4:	2200      	movs	r2, #0
 80057c6:	4573      	cmp	r3, lr
 80057c8:	d320      	bcc.n	800580c <__multiply+0x94>
 80057ca:	f107 0814 	add.w	r8, r7, #20
 80057ce:	f109 0114 	add.w	r1, r9, #20
 80057d2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80057d6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80057da:	9302      	str	r3, [sp, #8]
 80057dc:	1beb      	subs	r3, r5, r7
 80057de:	3b15      	subs	r3, #21
 80057e0:	f023 0303 	bic.w	r3, r3, #3
 80057e4:	3304      	adds	r3, #4
 80057e6:	3715      	adds	r7, #21
 80057e8:	42bd      	cmp	r5, r7
 80057ea:	bf38      	it	cc
 80057ec:	2304      	movcc	r3, #4
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	9b02      	ldr	r3, [sp, #8]
 80057f2:	9103      	str	r1, [sp, #12]
 80057f4:	428b      	cmp	r3, r1
 80057f6:	d80c      	bhi.n	8005812 <__multiply+0x9a>
 80057f8:	2e00      	cmp	r6, #0
 80057fa:	dd03      	ble.n	8005804 <__multiply+0x8c>
 80057fc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005800:	2b00      	cmp	r3, #0
 8005802:	d055      	beq.n	80058b0 <__multiply+0x138>
 8005804:	6106      	str	r6, [r0, #16]
 8005806:	b005      	add	sp, #20
 8005808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800580c:	f843 2b04 	str.w	r2, [r3], #4
 8005810:	e7d9      	b.n	80057c6 <__multiply+0x4e>
 8005812:	f8b1 a000 	ldrh.w	sl, [r1]
 8005816:	f1ba 0f00 	cmp.w	sl, #0
 800581a:	d01f      	beq.n	800585c <__multiply+0xe4>
 800581c:	46c4      	mov	ip, r8
 800581e:	46a1      	mov	r9, r4
 8005820:	2700      	movs	r7, #0
 8005822:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005826:	f8d9 3000 	ldr.w	r3, [r9]
 800582a:	fa1f fb82 	uxth.w	fp, r2
 800582e:	b29b      	uxth	r3, r3
 8005830:	fb0a 330b 	mla	r3, sl, fp, r3
 8005834:	443b      	add	r3, r7
 8005836:	f8d9 7000 	ldr.w	r7, [r9]
 800583a:	0c12      	lsrs	r2, r2, #16
 800583c:	0c3f      	lsrs	r7, r7, #16
 800583e:	fb0a 7202 	mla	r2, sl, r2, r7
 8005842:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005846:	b29b      	uxth	r3, r3
 8005848:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800584c:	4565      	cmp	r5, ip
 800584e:	f849 3b04 	str.w	r3, [r9], #4
 8005852:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005856:	d8e4      	bhi.n	8005822 <__multiply+0xaa>
 8005858:	9b01      	ldr	r3, [sp, #4]
 800585a:	50e7      	str	r7, [r4, r3]
 800585c:	9b03      	ldr	r3, [sp, #12]
 800585e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005862:	3104      	adds	r1, #4
 8005864:	f1b9 0f00 	cmp.w	r9, #0
 8005868:	d020      	beq.n	80058ac <__multiply+0x134>
 800586a:	6823      	ldr	r3, [r4, #0]
 800586c:	4647      	mov	r7, r8
 800586e:	46a4      	mov	ip, r4
 8005870:	f04f 0a00 	mov.w	sl, #0
 8005874:	f8b7 b000 	ldrh.w	fp, [r7]
 8005878:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800587c:	fb09 220b 	mla	r2, r9, fp, r2
 8005880:	4452      	add	r2, sl
 8005882:	b29b      	uxth	r3, r3
 8005884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005888:	f84c 3b04 	str.w	r3, [ip], #4
 800588c:	f857 3b04 	ldr.w	r3, [r7], #4
 8005890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005894:	f8bc 3000 	ldrh.w	r3, [ip]
 8005898:	fb09 330a 	mla	r3, r9, sl, r3
 800589c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80058a0:	42bd      	cmp	r5, r7
 80058a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058a6:	d8e5      	bhi.n	8005874 <__multiply+0xfc>
 80058a8:	9a01      	ldr	r2, [sp, #4]
 80058aa:	50a3      	str	r3, [r4, r2]
 80058ac:	3404      	adds	r4, #4
 80058ae:	e79f      	b.n	80057f0 <__multiply+0x78>
 80058b0:	3e01      	subs	r6, #1
 80058b2:	e7a1      	b.n	80057f8 <__multiply+0x80>
 80058b4:	080081a5 	.word	0x080081a5
 80058b8:	080081b6 	.word	0x080081b6

080058bc <__pow5mult>:
 80058bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058c0:	4615      	mov	r5, r2
 80058c2:	f012 0203 	ands.w	r2, r2, #3
 80058c6:	4607      	mov	r7, r0
 80058c8:	460e      	mov	r6, r1
 80058ca:	d007      	beq.n	80058dc <__pow5mult+0x20>
 80058cc:	4c25      	ldr	r4, [pc, #148]	@ (8005964 <__pow5mult+0xa8>)
 80058ce:	3a01      	subs	r2, #1
 80058d0:	2300      	movs	r3, #0
 80058d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058d6:	f7ff fe5d 	bl	8005594 <__multadd>
 80058da:	4606      	mov	r6, r0
 80058dc:	10ad      	asrs	r5, r5, #2
 80058de:	d03d      	beq.n	800595c <__pow5mult+0xa0>
 80058e0:	69fc      	ldr	r4, [r7, #28]
 80058e2:	b97c      	cbnz	r4, 8005904 <__pow5mult+0x48>
 80058e4:	2010      	movs	r0, #16
 80058e6:	f7ff fd3d 	bl	8005364 <malloc>
 80058ea:	4602      	mov	r2, r0
 80058ec:	61f8      	str	r0, [r7, #28]
 80058ee:	b928      	cbnz	r0, 80058fc <__pow5mult+0x40>
 80058f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005968 <__pow5mult+0xac>)
 80058f2:	481e      	ldr	r0, [pc, #120]	@ (800596c <__pow5mult+0xb0>)
 80058f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80058f8:	f001 fb54 	bl	8006fa4 <__assert_func>
 80058fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005900:	6004      	str	r4, [r0, #0]
 8005902:	60c4      	str	r4, [r0, #12]
 8005904:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005908:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800590c:	b94c      	cbnz	r4, 8005922 <__pow5mult+0x66>
 800590e:	f240 2171 	movw	r1, #625	@ 0x271
 8005912:	4638      	mov	r0, r7
 8005914:	f7ff ff1a 	bl	800574c <__i2b>
 8005918:	2300      	movs	r3, #0
 800591a:	f8c8 0008 	str.w	r0, [r8, #8]
 800591e:	4604      	mov	r4, r0
 8005920:	6003      	str	r3, [r0, #0]
 8005922:	f04f 0900 	mov.w	r9, #0
 8005926:	07eb      	lsls	r3, r5, #31
 8005928:	d50a      	bpl.n	8005940 <__pow5mult+0x84>
 800592a:	4631      	mov	r1, r6
 800592c:	4622      	mov	r2, r4
 800592e:	4638      	mov	r0, r7
 8005930:	f7ff ff22 	bl	8005778 <__multiply>
 8005934:	4631      	mov	r1, r6
 8005936:	4680      	mov	r8, r0
 8005938:	4638      	mov	r0, r7
 800593a:	f7ff fe09 	bl	8005550 <_Bfree>
 800593e:	4646      	mov	r6, r8
 8005940:	106d      	asrs	r5, r5, #1
 8005942:	d00b      	beq.n	800595c <__pow5mult+0xa0>
 8005944:	6820      	ldr	r0, [r4, #0]
 8005946:	b938      	cbnz	r0, 8005958 <__pow5mult+0x9c>
 8005948:	4622      	mov	r2, r4
 800594a:	4621      	mov	r1, r4
 800594c:	4638      	mov	r0, r7
 800594e:	f7ff ff13 	bl	8005778 <__multiply>
 8005952:	6020      	str	r0, [r4, #0]
 8005954:	f8c0 9000 	str.w	r9, [r0]
 8005958:	4604      	mov	r4, r0
 800595a:	e7e4      	b.n	8005926 <__pow5mult+0x6a>
 800595c:	4630      	mov	r0, r6
 800595e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005962:	bf00      	nop
 8005964:	080082c8 	.word	0x080082c8
 8005968:	08008136 	.word	0x08008136
 800596c:	080081b6 	.word	0x080081b6

08005970 <__lshift>:
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	460c      	mov	r4, r1
 8005976:	6849      	ldr	r1, [r1, #4]
 8005978:	6923      	ldr	r3, [r4, #16]
 800597a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800597e:	68a3      	ldr	r3, [r4, #8]
 8005980:	4607      	mov	r7, r0
 8005982:	4691      	mov	r9, r2
 8005984:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005988:	f108 0601 	add.w	r6, r8, #1
 800598c:	42b3      	cmp	r3, r6
 800598e:	db0b      	blt.n	80059a8 <__lshift+0x38>
 8005990:	4638      	mov	r0, r7
 8005992:	f7ff fd9d 	bl	80054d0 <_Balloc>
 8005996:	4605      	mov	r5, r0
 8005998:	b948      	cbnz	r0, 80059ae <__lshift+0x3e>
 800599a:	4602      	mov	r2, r0
 800599c:	4b28      	ldr	r3, [pc, #160]	@ (8005a40 <__lshift+0xd0>)
 800599e:	4829      	ldr	r0, [pc, #164]	@ (8005a44 <__lshift+0xd4>)
 80059a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80059a4:	f001 fafe 	bl	8006fa4 <__assert_func>
 80059a8:	3101      	adds	r1, #1
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	e7ee      	b.n	800598c <__lshift+0x1c>
 80059ae:	2300      	movs	r3, #0
 80059b0:	f100 0114 	add.w	r1, r0, #20
 80059b4:	f100 0210 	add.w	r2, r0, #16
 80059b8:	4618      	mov	r0, r3
 80059ba:	4553      	cmp	r3, sl
 80059bc:	db33      	blt.n	8005a26 <__lshift+0xb6>
 80059be:	6920      	ldr	r0, [r4, #16]
 80059c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059c4:	f104 0314 	add.w	r3, r4, #20
 80059c8:	f019 091f 	ands.w	r9, r9, #31
 80059cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059d4:	d02b      	beq.n	8005a2e <__lshift+0xbe>
 80059d6:	f1c9 0e20 	rsb	lr, r9, #32
 80059da:	468a      	mov	sl, r1
 80059dc:	2200      	movs	r2, #0
 80059de:	6818      	ldr	r0, [r3, #0]
 80059e0:	fa00 f009 	lsl.w	r0, r0, r9
 80059e4:	4310      	orrs	r0, r2
 80059e6:	f84a 0b04 	str.w	r0, [sl], #4
 80059ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ee:	459c      	cmp	ip, r3
 80059f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80059f4:	d8f3      	bhi.n	80059de <__lshift+0x6e>
 80059f6:	ebac 0304 	sub.w	r3, ip, r4
 80059fa:	3b15      	subs	r3, #21
 80059fc:	f023 0303 	bic.w	r3, r3, #3
 8005a00:	3304      	adds	r3, #4
 8005a02:	f104 0015 	add.w	r0, r4, #21
 8005a06:	4560      	cmp	r0, ip
 8005a08:	bf88      	it	hi
 8005a0a:	2304      	movhi	r3, #4
 8005a0c:	50ca      	str	r2, [r1, r3]
 8005a0e:	b10a      	cbz	r2, 8005a14 <__lshift+0xa4>
 8005a10:	f108 0602 	add.w	r6, r8, #2
 8005a14:	3e01      	subs	r6, #1
 8005a16:	4638      	mov	r0, r7
 8005a18:	612e      	str	r6, [r5, #16]
 8005a1a:	4621      	mov	r1, r4
 8005a1c:	f7ff fd98 	bl	8005550 <_Bfree>
 8005a20:	4628      	mov	r0, r5
 8005a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a26:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	e7c5      	b.n	80059ba <__lshift+0x4a>
 8005a2e:	3904      	subs	r1, #4
 8005a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a34:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a38:	459c      	cmp	ip, r3
 8005a3a:	d8f9      	bhi.n	8005a30 <__lshift+0xc0>
 8005a3c:	e7ea      	b.n	8005a14 <__lshift+0xa4>
 8005a3e:	bf00      	nop
 8005a40:	080081a5 	.word	0x080081a5
 8005a44:	080081b6 	.word	0x080081b6

08005a48 <__mcmp>:
 8005a48:	690a      	ldr	r2, [r1, #16]
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	6900      	ldr	r0, [r0, #16]
 8005a4e:	1a80      	subs	r0, r0, r2
 8005a50:	b530      	push	{r4, r5, lr}
 8005a52:	d10e      	bne.n	8005a72 <__mcmp+0x2a>
 8005a54:	3314      	adds	r3, #20
 8005a56:	3114      	adds	r1, #20
 8005a58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a68:	4295      	cmp	r5, r2
 8005a6a:	d003      	beq.n	8005a74 <__mcmp+0x2c>
 8005a6c:	d205      	bcs.n	8005a7a <__mcmp+0x32>
 8005a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a72:	bd30      	pop	{r4, r5, pc}
 8005a74:	42a3      	cmp	r3, r4
 8005a76:	d3f3      	bcc.n	8005a60 <__mcmp+0x18>
 8005a78:	e7fb      	b.n	8005a72 <__mcmp+0x2a>
 8005a7a:	2001      	movs	r0, #1
 8005a7c:	e7f9      	b.n	8005a72 <__mcmp+0x2a>
	...

08005a80 <__mdiff>:
 8005a80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a84:	4689      	mov	r9, r1
 8005a86:	4606      	mov	r6, r0
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4648      	mov	r0, r9
 8005a8c:	4614      	mov	r4, r2
 8005a8e:	f7ff ffdb 	bl	8005a48 <__mcmp>
 8005a92:	1e05      	subs	r5, r0, #0
 8005a94:	d112      	bne.n	8005abc <__mdiff+0x3c>
 8005a96:	4629      	mov	r1, r5
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f7ff fd19 	bl	80054d0 <_Balloc>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	b928      	cbnz	r0, 8005aae <__mdiff+0x2e>
 8005aa2:	4b3e      	ldr	r3, [pc, #248]	@ (8005b9c <__mdiff+0x11c>)
 8005aa4:	f240 2137 	movw	r1, #567	@ 0x237
 8005aa8:	483d      	ldr	r0, [pc, #244]	@ (8005ba0 <__mdiff+0x120>)
 8005aaa:	f001 fa7b 	bl	8006fa4 <__assert_func>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	b003      	add	sp, #12
 8005ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005abc:	bfbc      	itt	lt
 8005abe:	464b      	movlt	r3, r9
 8005ac0:	46a1      	movlt	r9, r4
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005ac8:	bfba      	itte	lt
 8005aca:	461c      	movlt	r4, r3
 8005acc:	2501      	movlt	r5, #1
 8005ace:	2500      	movge	r5, #0
 8005ad0:	f7ff fcfe 	bl	80054d0 <_Balloc>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	b918      	cbnz	r0, 8005ae0 <__mdiff+0x60>
 8005ad8:	4b30      	ldr	r3, [pc, #192]	@ (8005b9c <__mdiff+0x11c>)
 8005ada:	f240 2145 	movw	r1, #581	@ 0x245
 8005ade:	e7e3      	b.n	8005aa8 <__mdiff+0x28>
 8005ae0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005ae4:	6926      	ldr	r6, [r4, #16]
 8005ae6:	60c5      	str	r5, [r0, #12]
 8005ae8:	f109 0310 	add.w	r3, r9, #16
 8005aec:	f109 0514 	add.w	r5, r9, #20
 8005af0:	f104 0e14 	add.w	lr, r4, #20
 8005af4:	f100 0b14 	add.w	fp, r0, #20
 8005af8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005afc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005b00:	9301      	str	r3, [sp, #4]
 8005b02:	46d9      	mov	r9, fp
 8005b04:	f04f 0c00 	mov.w	ip, #0
 8005b08:	9b01      	ldr	r3, [sp, #4]
 8005b0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005b0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005b12:	9301      	str	r3, [sp, #4]
 8005b14:	b281      	uxth	r1, r0
 8005b16:	fa1f f38a 	uxth.w	r3, sl
 8005b1a:	1a5b      	subs	r3, r3, r1
 8005b1c:	0c00      	lsrs	r0, r0, #16
 8005b1e:	4463      	add	r3, ip
 8005b20:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005b24:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005b2e:	4576      	cmp	r6, lr
 8005b30:	f849 3b04 	str.w	r3, [r9], #4
 8005b34:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b38:	d8e6      	bhi.n	8005b08 <__mdiff+0x88>
 8005b3a:	1b33      	subs	r3, r6, r4
 8005b3c:	3b15      	subs	r3, #21
 8005b3e:	f023 0303 	bic.w	r3, r3, #3
 8005b42:	3415      	adds	r4, #21
 8005b44:	3304      	adds	r3, #4
 8005b46:	42a6      	cmp	r6, r4
 8005b48:	bf38      	it	cc
 8005b4a:	2304      	movcc	r3, #4
 8005b4c:	441d      	add	r5, r3
 8005b4e:	445b      	add	r3, fp
 8005b50:	461e      	mov	r6, r3
 8005b52:	462c      	mov	r4, r5
 8005b54:	4544      	cmp	r4, r8
 8005b56:	d30e      	bcc.n	8005b76 <__mdiff+0xf6>
 8005b58:	f108 0103 	add.w	r1, r8, #3
 8005b5c:	1b49      	subs	r1, r1, r5
 8005b5e:	f021 0103 	bic.w	r1, r1, #3
 8005b62:	3d03      	subs	r5, #3
 8005b64:	45a8      	cmp	r8, r5
 8005b66:	bf38      	it	cc
 8005b68:	2100      	movcc	r1, #0
 8005b6a:	440b      	add	r3, r1
 8005b6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005b70:	b191      	cbz	r1, 8005b98 <__mdiff+0x118>
 8005b72:	6117      	str	r7, [r2, #16]
 8005b74:	e79e      	b.n	8005ab4 <__mdiff+0x34>
 8005b76:	f854 1b04 	ldr.w	r1, [r4], #4
 8005b7a:	46e6      	mov	lr, ip
 8005b7c:	0c08      	lsrs	r0, r1, #16
 8005b7e:	fa1c fc81 	uxtah	ip, ip, r1
 8005b82:	4471      	add	r1, lr
 8005b84:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005b88:	b289      	uxth	r1, r1
 8005b8a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005b8e:	f846 1b04 	str.w	r1, [r6], #4
 8005b92:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b96:	e7dd      	b.n	8005b54 <__mdiff+0xd4>
 8005b98:	3f01      	subs	r7, #1
 8005b9a:	e7e7      	b.n	8005b6c <__mdiff+0xec>
 8005b9c:	080081a5 	.word	0x080081a5
 8005ba0:	080081b6 	.word	0x080081b6

08005ba4 <__ulp>:
 8005ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8005be0 <__ulp+0x3c>)
 8005ba6:	400b      	ands	r3, r1
 8005ba8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	dc08      	bgt.n	8005bc2 <__ulp+0x1e>
 8005bb0:	425b      	negs	r3, r3
 8005bb2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005bb6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005bba:	da04      	bge.n	8005bc6 <__ulp+0x22>
 8005bbc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005bc0:	4113      	asrs	r3, r2
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	e008      	b.n	8005bd8 <__ulp+0x34>
 8005bc6:	f1a2 0314 	sub.w	r3, r2, #20
 8005bca:	2b1e      	cmp	r3, #30
 8005bcc:	bfda      	itte	le
 8005bce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005bd2:	40da      	lsrle	r2, r3
 8005bd4:	2201      	movgt	r2, #1
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	4619      	mov	r1, r3
 8005bda:	4610      	mov	r0, r2
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	7ff00000 	.word	0x7ff00000

08005be4 <__b2d>:
 8005be4:	6902      	ldr	r2, [r0, #16]
 8005be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005be8:	f100 0614 	add.w	r6, r0, #20
 8005bec:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005bf0:	4f20      	ldr	r7, [pc, #128]	@ (8005c74 <__b2d+0x90>)
 8005bf2:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f7ff fd5c 	bl	80056b4 <__hi0bits>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b0a      	cmp	r3, #10
 8005c00:	f1c0 0020 	rsb	r0, r0, #32
 8005c04:	f1a2 0504 	sub.w	r5, r2, #4
 8005c08:	6008      	str	r0, [r1, #0]
 8005c0a:	dc13      	bgt.n	8005c34 <__b2d+0x50>
 8005c0c:	42ae      	cmp	r6, r5
 8005c0e:	bf38      	it	cc
 8005c10:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c14:	f1c3 0c0b 	rsb	ip, r3, #11
 8005c18:	bf28      	it	cs
 8005c1a:	2200      	movcs	r2, #0
 8005c1c:	3315      	adds	r3, #21
 8005c1e:	fa24 fe0c 	lsr.w	lr, r4, ip
 8005c22:	fa04 f303 	lsl.w	r3, r4, r3
 8005c26:	fa22 f20c 	lsr.w	r2, r2, ip
 8005c2a:	ea4e 0107 	orr.w	r1, lr, r7
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	4610      	mov	r0, r2
 8005c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c34:	42ae      	cmp	r6, r5
 8005c36:	bf36      	itet	cc
 8005c38:	f1a2 0508 	subcc.w	r5, r2, #8
 8005c3c:	2200      	movcs	r2, #0
 8005c3e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c42:	3b0b      	subs	r3, #11
 8005c44:	d012      	beq.n	8005c6c <__b2d+0x88>
 8005c46:	f1c3 0720 	rsb	r7, r3, #32
 8005c4a:	fa22 f107 	lsr.w	r1, r2, r7
 8005c4e:	409c      	lsls	r4, r3
 8005c50:	430c      	orrs	r4, r1
 8005c52:	42b5      	cmp	r5, r6
 8005c54:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8005c58:	bf8c      	ite	hi
 8005c5a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005c5e:	2400      	movls	r4, #0
 8005c60:	409a      	lsls	r2, r3
 8005c62:	40fc      	lsrs	r4, r7
 8005c64:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005c68:	4322      	orrs	r2, r4
 8005c6a:	e7e1      	b.n	8005c30 <__b2d+0x4c>
 8005c6c:	ea44 0107 	orr.w	r1, r4, r7
 8005c70:	e7de      	b.n	8005c30 <__b2d+0x4c>
 8005c72:	bf00      	nop
 8005c74:	3ff00000 	.word	0x3ff00000

08005c78 <__d2b>:
 8005c78:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	9e08      	ldr	r6, [sp, #32]
 8005c80:	4690      	mov	r8, r2
 8005c82:	4699      	mov	r9, r3
 8005c84:	f7ff fc24 	bl	80054d0 <_Balloc>
 8005c88:	4604      	mov	r4, r0
 8005c8a:	b930      	cbnz	r0, 8005c9a <__d2b+0x22>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	4b24      	ldr	r3, [pc, #144]	@ (8005d20 <__d2b+0xa8>)
 8005c90:	4824      	ldr	r0, [pc, #144]	@ (8005d24 <__d2b+0xac>)
 8005c92:	f240 310f 	movw	r1, #783	@ 0x30f
 8005c96:	f001 f985 	bl	8006fa4 <__assert_func>
 8005c9a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005c9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ca2:	b10d      	cbz	r5, 8005ca8 <__d2b+0x30>
 8005ca4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	f1b8 0300 	subs.w	r3, r8, #0
 8005cae:	d024      	beq.n	8005cfa <__d2b+0x82>
 8005cb0:	4668      	mov	r0, sp
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	f7ff fd1d 	bl	80056f2 <__lo0bits>
 8005cb8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005cbc:	b1d8      	cbz	r0, 8005cf6 <__d2b+0x7e>
 8005cbe:	f1c0 0320 	rsb	r3, r0, #32
 8005cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc6:	430b      	orrs	r3, r1
 8005cc8:	40c2      	lsrs	r2, r0
 8005cca:	6163      	str	r3, [r4, #20]
 8005ccc:	9201      	str	r2, [sp, #4]
 8005cce:	9b01      	ldr	r3, [sp, #4]
 8005cd0:	61a3      	str	r3, [r4, #24]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	bf0c      	ite	eq
 8005cd6:	2201      	moveq	r2, #1
 8005cd8:	2202      	movne	r2, #2
 8005cda:	6122      	str	r2, [r4, #16]
 8005cdc:	b1ad      	cbz	r5, 8005d0a <__d2b+0x92>
 8005cde:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ce2:	4405      	add	r5, r0
 8005ce4:	6035      	str	r5, [r6, #0]
 8005ce6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cec:	6018      	str	r0, [r3, #0]
 8005cee:	4620      	mov	r0, r4
 8005cf0:	b002      	add	sp, #8
 8005cf2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005cf6:	6161      	str	r1, [r4, #20]
 8005cf8:	e7e9      	b.n	8005cce <__d2b+0x56>
 8005cfa:	a801      	add	r0, sp, #4
 8005cfc:	f7ff fcf9 	bl	80056f2 <__lo0bits>
 8005d00:	9b01      	ldr	r3, [sp, #4]
 8005d02:	6163      	str	r3, [r4, #20]
 8005d04:	3020      	adds	r0, #32
 8005d06:	2201      	movs	r2, #1
 8005d08:	e7e7      	b.n	8005cda <__d2b+0x62>
 8005d0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005d0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005d12:	6030      	str	r0, [r6, #0]
 8005d14:	6918      	ldr	r0, [r3, #16]
 8005d16:	f7ff fccd 	bl	80056b4 <__hi0bits>
 8005d1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005d1e:	e7e4      	b.n	8005cea <__d2b+0x72>
 8005d20:	080081a5 	.word	0x080081a5
 8005d24:	080081b6 	.word	0x080081b6

08005d28 <__ratio>:
 8005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2c:	b085      	sub	sp, #20
 8005d2e:	e9cd 1000 	strd	r1, r0, [sp]
 8005d32:	a902      	add	r1, sp, #8
 8005d34:	f7ff ff56 	bl	8005be4 <__b2d>
 8005d38:	468b      	mov	fp, r1
 8005d3a:	4606      	mov	r6, r0
 8005d3c:	460f      	mov	r7, r1
 8005d3e:	9800      	ldr	r0, [sp, #0]
 8005d40:	a903      	add	r1, sp, #12
 8005d42:	f7ff ff4f 	bl	8005be4 <__b2d>
 8005d46:	9b01      	ldr	r3, [sp, #4]
 8005d48:	4689      	mov	r9, r1
 8005d4a:	460d      	mov	r5, r1
 8005d4c:	6919      	ldr	r1, [r3, #16]
 8005d4e:	9b00      	ldr	r3, [sp, #0]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	1ac9      	subs	r1, r1, r3
 8005d54:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005d58:	1a9b      	subs	r3, r3, r2
 8005d5a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	bfcd      	iteet	gt
 8005d62:	463a      	movgt	r2, r7
 8005d64:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005d68:	462a      	movle	r2, r5
 8005d6a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8005d6e:	bfd8      	it	le
 8005d70:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005d74:	4604      	mov	r4, r0
 8005d76:	4622      	mov	r2, r4
 8005d78:	464b      	mov	r3, r9
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	f7fa fd65 	bl	800084c <__aeabi_ddiv>
 8005d82:	b005      	add	sp, #20
 8005d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d88 <__copybits>:
 8005d88:	3901      	subs	r1, #1
 8005d8a:	b570      	push	{r4, r5, r6, lr}
 8005d8c:	1149      	asrs	r1, r1, #5
 8005d8e:	6914      	ldr	r4, [r2, #16]
 8005d90:	3101      	adds	r1, #1
 8005d92:	f102 0314 	add.w	r3, r2, #20
 8005d96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005d9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005d9e:	1f05      	subs	r5, r0, #4
 8005da0:	42a3      	cmp	r3, r4
 8005da2:	d30c      	bcc.n	8005dbe <__copybits+0x36>
 8005da4:	1aa3      	subs	r3, r4, r2
 8005da6:	3b11      	subs	r3, #17
 8005da8:	f023 0303 	bic.w	r3, r3, #3
 8005dac:	3211      	adds	r2, #17
 8005dae:	42a2      	cmp	r2, r4
 8005db0:	bf88      	it	hi
 8005db2:	2300      	movhi	r3, #0
 8005db4:	4418      	add	r0, r3
 8005db6:	2300      	movs	r3, #0
 8005db8:	4288      	cmp	r0, r1
 8005dba:	d305      	bcc.n	8005dc8 <__copybits+0x40>
 8005dbc:	bd70      	pop	{r4, r5, r6, pc}
 8005dbe:	f853 6b04 	ldr.w	r6, [r3], #4
 8005dc2:	f845 6f04 	str.w	r6, [r5, #4]!
 8005dc6:	e7eb      	b.n	8005da0 <__copybits+0x18>
 8005dc8:	f840 3b04 	str.w	r3, [r0], #4
 8005dcc:	e7f4      	b.n	8005db8 <__copybits+0x30>

08005dce <__any_on>:
 8005dce:	f100 0214 	add.w	r2, r0, #20
 8005dd2:	6900      	ldr	r0, [r0, #16]
 8005dd4:	114b      	asrs	r3, r1, #5
 8005dd6:	4298      	cmp	r0, r3
 8005dd8:	b510      	push	{r4, lr}
 8005dda:	db11      	blt.n	8005e00 <__any_on+0x32>
 8005ddc:	dd0a      	ble.n	8005df4 <__any_on+0x26>
 8005dde:	f011 011f 	ands.w	r1, r1, #31
 8005de2:	d007      	beq.n	8005df4 <__any_on+0x26>
 8005de4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005de8:	fa24 f001 	lsr.w	r0, r4, r1
 8005dec:	fa00 f101 	lsl.w	r1, r0, r1
 8005df0:	428c      	cmp	r4, r1
 8005df2:	d10b      	bne.n	8005e0c <__any_on+0x3e>
 8005df4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d803      	bhi.n	8005e04 <__any_on+0x36>
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	bd10      	pop	{r4, pc}
 8005e00:	4603      	mov	r3, r0
 8005e02:	e7f7      	b.n	8005df4 <__any_on+0x26>
 8005e04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	d0f5      	beq.n	8005df8 <__any_on+0x2a>
 8005e0c:	2001      	movs	r0, #1
 8005e0e:	e7f6      	b.n	8005dfe <__any_on+0x30>

08005e10 <sulp>:
 8005e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e14:	460f      	mov	r7, r1
 8005e16:	4690      	mov	r8, r2
 8005e18:	f7ff fec4 	bl	8005ba4 <__ulp>
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	460d      	mov	r5, r1
 8005e20:	f1b8 0f00 	cmp.w	r8, #0
 8005e24:	d011      	beq.n	8005e4a <sulp+0x3a>
 8005e26:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005e2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	dd0b      	ble.n	8005e4a <sulp+0x3a>
 8005e32:	051b      	lsls	r3, r3, #20
 8005e34:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005e38:	2400      	movs	r4, #0
 8005e3a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005e3e:	4622      	mov	r2, r4
 8005e40:	462b      	mov	r3, r5
 8005e42:	f7fa fbd9 	bl	80005f8 <__aeabi_dmul>
 8005e46:	4604      	mov	r4, r0
 8005e48:	460d      	mov	r5, r1
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	4629      	mov	r1, r5
 8005e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e52:	0000      	movs	r0, r0
 8005e54:	0000      	movs	r0, r0
	...

08005e58 <_strtod_l>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	b09f      	sub	sp, #124	@ 0x7c
 8005e5e:	460c      	mov	r4, r1
 8005e60:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005e62:	2200      	movs	r2, #0
 8005e64:	921a      	str	r2, [sp, #104]	@ 0x68
 8005e66:	9005      	str	r0, [sp, #20]
 8005e68:	f04f 0a00 	mov.w	sl, #0
 8005e6c:	f04f 0b00 	mov.w	fp, #0
 8005e70:	460a      	mov	r2, r1
 8005e72:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e74:	7811      	ldrb	r1, [r2, #0]
 8005e76:	292b      	cmp	r1, #43	@ 0x2b
 8005e78:	d048      	beq.n	8005f0c <_strtod_l+0xb4>
 8005e7a:	d836      	bhi.n	8005eea <_strtod_l+0x92>
 8005e7c:	290d      	cmp	r1, #13
 8005e7e:	d830      	bhi.n	8005ee2 <_strtod_l+0x8a>
 8005e80:	2908      	cmp	r1, #8
 8005e82:	d830      	bhi.n	8005ee6 <_strtod_l+0x8e>
 8005e84:	2900      	cmp	r1, #0
 8005e86:	d039      	beq.n	8005efc <_strtod_l+0xa4>
 8005e88:	2200      	movs	r2, #0
 8005e8a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005e8e:	782a      	ldrb	r2, [r5, #0]
 8005e90:	2a30      	cmp	r2, #48	@ 0x30
 8005e92:	f040 80b0 	bne.w	8005ff6 <_strtod_l+0x19e>
 8005e96:	786a      	ldrb	r2, [r5, #1]
 8005e98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005e9c:	2a58      	cmp	r2, #88	@ 0x58
 8005e9e:	d16c      	bne.n	8005f7a <_strtod_l+0x122>
 8005ea0:	9302      	str	r3, [sp, #8]
 8005ea2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ea4:	9301      	str	r3, [sp, #4]
 8005ea6:	ab1a      	add	r3, sp, #104	@ 0x68
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	4a8e      	ldr	r2, [pc, #568]	@ (80060e4 <_strtod_l+0x28c>)
 8005eac:	9805      	ldr	r0, [sp, #20]
 8005eae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005eb0:	a919      	add	r1, sp, #100	@ 0x64
 8005eb2:	f001 f911 	bl	80070d8 <__gethex>
 8005eb6:	f010 060f 	ands.w	r6, r0, #15
 8005eba:	4604      	mov	r4, r0
 8005ebc:	d005      	beq.n	8005eca <_strtod_l+0x72>
 8005ebe:	2e06      	cmp	r6, #6
 8005ec0:	d126      	bne.n	8005f10 <_strtod_l+0xb8>
 8005ec2:	3501      	adds	r5, #1
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ec8:	930e      	str	r3, [sp, #56]	@ 0x38
 8005eca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f040 857e 	bne.w	80069ce <_strtod_l+0xb76>
 8005ed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ed4:	b1bb      	cbz	r3, 8005f06 <_strtod_l+0xae>
 8005ed6:	4650      	mov	r0, sl
 8005ed8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8005edc:	b01f      	add	sp, #124	@ 0x7c
 8005ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee2:	2920      	cmp	r1, #32
 8005ee4:	d1d0      	bne.n	8005e88 <_strtod_l+0x30>
 8005ee6:	3201      	adds	r2, #1
 8005ee8:	e7c3      	b.n	8005e72 <_strtod_l+0x1a>
 8005eea:	292d      	cmp	r1, #45	@ 0x2d
 8005eec:	d1cc      	bne.n	8005e88 <_strtod_l+0x30>
 8005eee:	2101      	movs	r1, #1
 8005ef0:	910e      	str	r1, [sp, #56]	@ 0x38
 8005ef2:	1c51      	adds	r1, r2, #1
 8005ef4:	9119      	str	r1, [sp, #100]	@ 0x64
 8005ef6:	7852      	ldrb	r2, [r2, #1]
 8005ef8:	2a00      	cmp	r2, #0
 8005efa:	d1c7      	bne.n	8005e8c <_strtod_l+0x34>
 8005efc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005efe:	9419      	str	r4, [sp, #100]	@ 0x64
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f040 8562 	bne.w	80069ca <_strtod_l+0xb72>
 8005f06:	4650      	mov	r0, sl
 8005f08:	4659      	mov	r1, fp
 8005f0a:	e7e7      	b.n	8005edc <_strtod_l+0x84>
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	e7ef      	b.n	8005ef0 <_strtod_l+0x98>
 8005f10:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005f12:	b13a      	cbz	r2, 8005f24 <_strtod_l+0xcc>
 8005f14:	2135      	movs	r1, #53	@ 0x35
 8005f16:	a81c      	add	r0, sp, #112	@ 0x70
 8005f18:	f7ff ff36 	bl	8005d88 <__copybits>
 8005f1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005f1e:	9805      	ldr	r0, [sp, #20]
 8005f20:	f7ff fb16 	bl	8005550 <_Bfree>
 8005f24:	3e01      	subs	r6, #1
 8005f26:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005f28:	2e04      	cmp	r6, #4
 8005f2a:	d806      	bhi.n	8005f3a <_strtod_l+0xe2>
 8005f2c:	e8df f006 	tbb	[pc, r6]
 8005f30:	201d0314 	.word	0x201d0314
 8005f34:	14          	.byte	0x14
 8005f35:	00          	.byte	0x00
 8005f36:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005f3a:	05e1      	lsls	r1, r4, #23
 8005f3c:	bf48      	it	mi
 8005f3e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005f42:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f46:	0d1b      	lsrs	r3, r3, #20
 8005f48:	051b      	lsls	r3, r3, #20
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1bd      	bne.n	8005eca <_strtod_l+0x72>
 8005f4e:	f7fe fb35 	bl	80045bc <__errno>
 8005f52:	2322      	movs	r3, #34	@ 0x22
 8005f54:	6003      	str	r3, [r0, #0]
 8005f56:	e7b8      	b.n	8005eca <_strtod_l+0x72>
 8005f58:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005f5c:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005f60:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005f64:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f68:	e7e7      	b.n	8005f3a <_strtod_l+0xe2>
 8005f6a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80060e8 <_strtod_l+0x290>
 8005f6e:	e7e4      	b.n	8005f3a <_strtod_l+0xe2>
 8005f70:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005f74:	f04f 3aff 	mov.w	sl, #4294967295
 8005f78:	e7df      	b.n	8005f3a <_strtod_l+0xe2>
 8005f7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005f80:	785b      	ldrb	r3, [r3, #1]
 8005f82:	2b30      	cmp	r3, #48	@ 0x30
 8005f84:	d0f9      	beq.n	8005f7a <_strtod_l+0x122>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d09f      	beq.n	8005eca <_strtod_l+0x72>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	2700      	movs	r7, #0
 8005f8e:	9308      	str	r3, [sp, #32]
 8005f90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f92:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f94:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005f96:	46b9      	mov	r9, r7
 8005f98:	220a      	movs	r2, #10
 8005f9a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005f9c:	7805      	ldrb	r5, [r0, #0]
 8005f9e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005fa2:	b2d9      	uxtb	r1, r3
 8005fa4:	2909      	cmp	r1, #9
 8005fa6:	d928      	bls.n	8005ffa <_strtod_l+0x1a2>
 8005fa8:	4950      	ldr	r1, [pc, #320]	@ (80060ec <_strtod_l+0x294>)
 8005faa:	2201      	movs	r2, #1
 8005fac:	f000 ffc4 	bl	8006f38 <strncmp>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d032      	beq.n	800601a <_strtod_l+0x1c2>
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	462a      	mov	r2, r5
 8005fb8:	900a      	str	r0, [sp, #40]	@ 0x28
 8005fba:	464d      	mov	r5, r9
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2a65      	cmp	r2, #101	@ 0x65
 8005fc0:	d001      	beq.n	8005fc6 <_strtod_l+0x16e>
 8005fc2:	2a45      	cmp	r2, #69	@ 0x45
 8005fc4:	d114      	bne.n	8005ff0 <_strtod_l+0x198>
 8005fc6:	b91d      	cbnz	r5, 8005fd0 <_strtod_l+0x178>
 8005fc8:	9a08      	ldr	r2, [sp, #32]
 8005fca:	4302      	orrs	r2, r0
 8005fcc:	d096      	beq.n	8005efc <_strtod_l+0xa4>
 8005fce:	2500      	movs	r5, #0
 8005fd0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005fd2:	1c62      	adds	r2, r4, #1
 8005fd4:	9219      	str	r2, [sp, #100]	@ 0x64
 8005fd6:	7862      	ldrb	r2, [r4, #1]
 8005fd8:	2a2b      	cmp	r2, #43	@ 0x2b
 8005fda:	d07a      	beq.n	80060d2 <_strtod_l+0x27a>
 8005fdc:	2a2d      	cmp	r2, #45	@ 0x2d
 8005fde:	d07e      	beq.n	80060de <_strtod_l+0x286>
 8005fe0:	f04f 0c00 	mov.w	ip, #0
 8005fe4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005fe8:	2909      	cmp	r1, #9
 8005fea:	f240 8085 	bls.w	80060f8 <_strtod_l+0x2a0>
 8005fee:	9419      	str	r4, [sp, #100]	@ 0x64
 8005ff0:	f04f 0800 	mov.w	r8, #0
 8005ff4:	e0a5      	b.n	8006142 <_strtod_l+0x2ea>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	e7c8      	b.n	8005f8c <_strtod_l+0x134>
 8005ffa:	f1b9 0f08 	cmp.w	r9, #8
 8005ffe:	bfd8      	it	le
 8006000:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006002:	f100 0001 	add.w	r0, r0, #1
 8006006:	bfda      	itte	le
 8006008:	fb02 3301 	mlale	r3, r2, r1, r3
 800600c:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800600e:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006012:	f109 0901 	add.w	r9, r9, #1
 8006016:	9019      	str	r0, [sp, #100]	@ 0x64
 8006018:	e7bf      	b.n	8005f9a <_strtod_l+0x142>
 800601a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800601c:	1c5a      	adds	r2, r3, #1
 800601e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006020:	785a      	ldrb	r2, [r3, #1]
 8006022:	f1b9 0f00 	cmp.w	r9, #0
 8006026:	d03b      	beq.n	80060a0 <_strtod_l+0x248>
 8006028:	900a      	str	r0, [sp, #40]	@ 0x28
 800602a:	464d      	mov	r5, r9
 800602c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006030:	2b09      	cmp	r3, #9
 8006032:	d912      	bls.n	800605a <_strtod_l+0x202>
 8006034:	2301      	movs	r3, #1
 8006036:	e7c2      	b.n	8005fbe <_strtod_l+0x166>
 8006038:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	9219      	str	r2, [sp, #100]	@ 0x64
 800603e:	785a      	ldrb	r2, [r3, #1]
 8006040:	3001      	adds	r0, #1
 8006042:	2a30      	cmp	r2, #48	@ 0x30
 8006044:	d0f8      	beq.n	8006038 <_strtod_l+0x1e0>
 8006046:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800604a:	2b08      	cmp	r3, #8
 800604c:	f200 84c4 	bhi.w	80069d8 <_strtod_l+0xb80>
 8006050:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006052:	900a      	str	r0, [sp, #40]	@ 0x28
 8006054:	2000      	movs	r0, #0
 8006056:	930c      	str	r3, [sp, #48]	@ 0x30
 8006058:	4605      	mov	r5, r0
 800605a:	3a30      	subs	r2, #48	@ 0x30
 800605c:	f100 0301 	add.w	r3, r0, #1
 8006060:	d018      	beq.n	8006094 <_strtod_l+0x23c>
 8006062:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006064:	4419      	add	r1, r3
 8006066:	910a      	str	r1, [sp, #40]	@ 0x28
 8006068:	462e      	mov	r6, r5
 800606a:	f04f 0e0a 	mov.w	lr, #10
 800606e:	1c71      	adds	r1, r6, #1
 8006070:	eba1 0c05 	sub.w	ip, r1, r5
 8006074:	4563      	cmp	r3, ip
 8006076:	dc15      	bgt.n	80060a4 <_strtod_l+0x24c>
 8006078:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800607c:	182b      	adds	r3, r5, r0
 800607e:	2b08      	cmp	r3, #8
 8006080:	f105 0501 	add.w	r5, r5, #1
 8006084:	4405      	add	r5, r0
 8006086:	dc1a      	bgt.n	80060be <_strtod_l+0x266>
 8006088:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800608a:	230a      	movs	r3, #10
 800608c:	fb03 2301 	mla	r3, r3, r1, r2
 8006090:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006092:	2300      	movs	r3, #0
 8006094:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006096:	1c51      	adds	r1, r2, #1
 8006098:	9119      	str	r1, [sp, #100]	@ 0x64
 800609a:	7852      	ldrb	r2, [r2, #1]
 800609c:	4618      	mov	r0, r3
 800609e:	e7c5      	b.n	800602c <_strtod_l+0x1d4>
 80060a0:	4648      	mov	r0, r9
 80060a2:	e7ce      	b.n	8006042 <_strtod_l+0x1ea>
 80060a4:	2e08      	cmp	r6, #8
 80060a6:	dc05      	bgt.n	80060b4 <_strtod_l+0x25c>
 80060a8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80060aa:	fb0e f606 	mul.w	r6, lr, r6
 80060ae:	960b      	str	r6, [sp, #44]	@ 0x2c
 80060b0:	460e      	mov	r6, r1
 80060b2:	e7dc      	b.n	800606e <_strtod_l+0x216>
 80060b4:	2910      	cmp	r1, #16
 80060b6:	bfd8      	it	le
 80060b8:	fb0e f707 	mulle.w	r7, lr, r7
 80060bc:	e7f8      	b.n	80060b0 <_strtod_l+0x258>
 80060be:	2b0f      	cmp	r3, #15
 80060c0:	bfdc      	itt	le
 80060c2:	230a      	movle	r3, #10
 80060c4:	fb03 2707 	mlale	r7, r3, r7, r2
 80060c8:	e7e3      	b.n	8006092 <_strtod_l+0x23a>
 80060ca:	2300      	movs	r3, #0
 80060cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80060ce:	2301      	movs	r3, #1
 80060d0:	e77a      	b.n	8005fc8 <_strtod_l+0x170>
 80060d2:	f04f 0c00 	mov.w	ip, #0
 80060d6:	1ca2      	adds	r2, r4, #2
 80060d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80060da:	78a2      	ldrb	r2, [r4, #2]
 80060dc:	e782      	b.n	8005fe4 <_strtod_l+0x18c>
 80060de:	f04f 0c01 	mov.w	ip, #1
 80060e2:	e7f8      	b.n	80060d6 <_strtod_l+0x27e>
 80060e4:	080083dc 	.word	0x080083dc
 80060e8:	7ff00000 	.word	0x7ff00000
 80060ec:	0800820f 	.word	0x0800820f
 80060f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060f2:	1c51      	adds	r1, r2, #1
 80060f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80060f6:	7852      	ldrb	r2, [r2, #1]
 80060f8:	2a30      	cmp	r2, #48	@ 0x30
 80060fa:	d0f9      	beq.n	80060f0 <_strtod_l+0x298>
 80060fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006100:	2908      	cmp	r1, #8
 8006102:	f63f af75 	bhi.w	8005ff0 <_strtod_l+0x198>
 8006106:	3a30      	subs	r2, #48	@ 0x30
 8006108:	9209      	str	r2, [sp, #36]	@ 0x24
 800610a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800610c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800610e:	f04f 080a 	mov.w	r8, #10
 8006112:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006114:	1c56      	adds	r6, r2, #1
 8006116:	9619      	str	r6, [sp, #100]	@ 0x64
 8006118:	7852      	ldrb	r2, [r2, #1]
 800611a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800611e:	f1be 0f09 	cmp.w	lr, #9
 8006122:	d939      	bls.n	8006198 <_strtod_l+0x340>
 8006124:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006126:	1a76      	subs	r6, r6, r1
 8006128:	2e08      	cmp	r6, #8
 800612a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800612e:	dc03      	bgt.n	8006138 <_strtod_l+0x2e0>
 8006130:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006132:	4588      	cmp	r8, r1
 8006134:	bfa8      	it	ge
 8006136:	4688      	movge	r8, r1
 8006138:	f1bc 0f00 	cmp.w	ip, #0
 800613c:	d001      	beq.n	8006142 <_strtod_l+0x2ea>
 800613e:	f1c8 0800 	rsb	r8, r8, #0
 8006142:	2d00      	cmp	r5, #0
 8006144:	d14e      	bne.n	80061e4 <_strtod_l+0x38c>
 8006146:	9908      	ldr	r1, [sp, #32]
 8006148:	4308      	orrs	r0, r1
 800614a:	f47f aebe 	bne.w	8005eca <_strtod_l+0x72>
 800614e:	2b00      	cmp	r3, #0
 8006150:	f47f aed4 	bne.w	8005efc <_strtod_l+0xa4>
 8006154:	2a69      	cmp	r2, #105	@ 0x69
 8006156:	d028      	beq.n	80061aa <_strtod_l+0x352>
 8006158:	dc25      	bgt.n	80061a6 <_strtod_l+0x34e>
 800615a:	2a49      	cmp	r2, #73	@ 0x49
 800615c:	d025      	beq.n	80061aa <_strtod_l+0x352>
 800615e:	2a4e      	cmp	r2, #78	@ 0x4e
 8006160:	f47f aecc 	bne.w	8005efc <_strtod_l+0xa4>
 8006164:	4999      	ldr	r1, [pc, #612]	@ (80063cc <_strtod_l+0x574>)
 8006166:	a819      	add	r0, sp, #100	@ 0x64
 8006168:	f001 f9d8 	bl	800751c <__match>
 800616c:	2800      	cmp	r0, #0
 800616e:	f43f aec5 	beq.w	8005efc <_strtod_l+0xa4>
 8006172:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	2b28      	cmp	r3, #40	@ 0x28
 8006178:	d12e      	bne.n	80061d8 <_strtod_l+0x380>
 800617a:	4995      	ldr	r1, [pc, #596]	@ (80063d0 <_strtod_l+0x578>)
 800617c:	aa1c      	add	r2, sp, #112	@ 0x70
 800617e:	a819      	add	r0, sp, #100	@ 0x64
 8006180:	f001 f9e0 	bl	8007544 <__hexnan>
 8006184:	2805      	cmp	r0, #5
 8006186:	d127      	bne.n	80061d8 <_strtod_l+0x380>
 8006188:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800618a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800618e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006192:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006196:	e698      	b.n	8005eca <_strtod_l+0x72>
 8006198:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800619a:	fb08 2101 	mla	r1, r8, r1, r2
 800619e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80061a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80061a4:	e7b5      	b.n	8006112 <_strtod_l+0x2ba>
 80061a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80061a8:	e7da      	b.n	8006160 <_strtod_l+0x308>
 80061aa:	498a      	ldr	r1, [pc, #552]	@ (80063d4 <_strtod_l+0x57c>)
 80061ac:	a819      	add	r0, sp, #100	@ 0x64
 80061ae:	f001 f9b5 	bl	800751c <__match>
 80061b2:	2800      	cmp	r0, #0
 80061b4:	f43f aea2 	beq.w	8005efc <_strtod_l+0xa4>
 80061b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061ba:	4987      	ldr	r1, [pc, #540]	@ (80063d8 <_strtod_l+0x580>)
 80061bc:	3b01      	subs	r3, #1
 80061be:	a819      	add	r0, sp, #100	@ 0x64
 80061c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80061c2:	f001 f9ab 	bl	800751c <__match>
 80061c6:	b910      	cbnz	r0, 80061ce <_strtod_l+0x376>
 80061c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061ca:	3301      	adds	r3, #1
 80061cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80061ce:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80063dc <_strtod_l+0x584>
 80061d2:	f04f 0a00 	mov.w	sl, #0
 80061d6:	e678      	b.n	8005eca <_strtod_l+0x72>
 80061d8:	4881      	ldr	r0, [pc, #516]	@ (80063e0 <_strtod_l+0x588>)
 80061da:	f000 fedd 	bl	8006f98 <nan>
 80061de:	4682      	mov	sl, r0
 80061e0:	468b      	mov	fp, r1
 80061e2:	e672      	b.n	8005eca <_strtod_l+0x72>
 80061e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061e6:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80061e8:	eba8 0303 	sub.w	r3, r8, r3
 80061ec:	f1b9 0f00 	cmp.w	r9, #0
 80061f0:	bf08      	it	eq
 80061f2:	46a9      	moveq	r9, r5
 80061f4:	2d10      	cmp	r5, #16
 80061f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f8:	462c      	mov	r4, r5
 80061fa:	bfa8      	it	ge
 80061fc:	2410      	movge	r4, #16
 80061fe:	f7fa f981 	bl	8000504 <__aeabi_ui2d>
 8006202:	2d09      	cmp	r5, #9
 8006204:	4682      	mov	sl, r0
 8006206:	468b      	mov	fp, r1
 8006208:	dc11      	bgt.n	800622e <_strtod_l+0x3d6>
 800620a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800620c:	2b00      	cmp	r3, #0
 800620e:	f43f ae5c 	beq.w	8005eca <_strtod_l+0x72>
 8006212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006214:	dd76      	ble.n	8006304 <_strtod_l+0x4ac>
 8006216:	2b16      	cmp	r3, #22
 8006218:	dc5d      	bgt.n	80062d6 <_strtod_l+0x47e>
 800621a:	4972      	ldr	r1, [pc, #456]	@ (80063e4 <_strtod_l+0x58c>)
 800621c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006224:	4652      	mov	r2, sl
 8006226:	465b      	mov	r3, fp
 8006228:	f7fa f9e6 	bl	80005f8 <__aeabi_dmul>
 800622c:	e7d7      	b.n	80061de <_strtod_l+0x386>
 800622e:	4b6d      	ldr	r3, [pc, #436]	@ (80063e4 <_strtod_l+0x58c>)
 8006230:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006234:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006238:	f7fa f9de 	bl	80005f8 <__aeabi_dmul>
 800623c:	4682      	mov	sl, r0
 800623e:	4638      	mov	r0, r7
 8006240:	468b      	mov	fp, r1
 8006242:	f7fa f95f 	bl	8000504 <__aeabi_ui2d>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	4650      	mov	r0, sl
 800624c:	4659      	mov	r1, fp
 800624e:	f7fa f81d 	bl	800028c <__adddf3>
 8006252:	2d0f      	cmp	r5, #15
 8006254:	4682      	mov	sl, r0
 8006256:	468b      	mov	fp, r1
 8006258:	ddd7      	ble.n	800620a <_strtod_l+0x3b2>
 800625a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800625c:	1b2c      	subs	r4, r5, r4
 800625e:	441c      	add	r4, r3
 8006260:	2c00      	cmp	r4, #0
 8006262:	f340 8093 	ble.w	800638c <_strtod_l+0x534>
 8006266:	f014 030f 	ands.w	r3, r4, #15
 800626a:	d00a      	beq.n	8006282 <_strtod_l+0x42a>
 800626c:	495d      	ldr	r1, [pc, #372]	@ (80063e4 <_strtod_l+0x58c>)
 800626e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006272:	4652      	mov	r2, sl
 8006274:	465b      	mov	r3, fp
 8006276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800627a:	f7fa f9bd 	bl	80005f8 <__aeabi_dmul>
 800627e:	4682      	mov	sl, r0
 8006280:	468b      	mov	fp, r1
 8006282:	f034 040f 	bics.w	r4, r4, #15
 8006286:	d073      	beq.n	8006370 <_strtod_l+0x518>
 8006288:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800628c:	dd49      	ble.n	8006322 <_strtod_l+0x4ca>
 800628e:	2400      	movs	r4, #0
 8006290:	46a0      	mov	r8, r4
 8006292:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006294:	46a1      	mov	r9, r4
 8006296:	9a05      	ldr	r2, [sp, #20]
 8006298:	f8df b140 	ldr.w	fp, [pc, #320]	@ 80063dc <_strtod_l+0x584>
 800629c:	2322      	movs	r3, #34	@ 0x22
 800629e:	6013      	str	r3, [r2, #0]
 80062a0:	f04f 0a00 	mov.w	sl, #0
 80062a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f43f ae0f 	beq.w	8005eca <_strtod_l+0x72>
 80062ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062ae:	9805      	ldr	r0, [sp, #20]
 80062b0:	f7ff f94e 	bl	8005550 <_Bfree>
 80062b4:	9805      	ldr	r0, [sp, #20]
 80062b6:	4649      	mov	r1, r9
 80062b8:	f7ff f94a 	bl	8005550 <_Bfree>
 80062bc:	9805      	ldr	r0, [sp, #20]
 80062be:	4641      	mov	r1, r8
 80062c0:	f7ff f946 	bl	8005550 <_Bfree>
 80062c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062c6:	9805      	ldr	r0, [sp, #20]
 80062c8:	f7ff f942 	bl	8005550 <_Bfree>
 80062cc:	9805      	ldr	r0, [sp, #20]
 80062ce:	4621      	mov	r1, r4
 80062d0:	f7ff f93e 	bl	8005550 <_Bfree>
 80062d4:	e5f9      	b.n	8005eca <_strtod_l+0x72>
 80062d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80062dc:	4293      	cmp	r3, r2
 80062de:	dbbc      	blt.n	800625a <_strtod_l+0x402>
 80062e0:	4c40      	ldr	r4, [pc, #256]	@ (80063e4 <_strtod_l+0x58c>)
 80062e2:	f1c5 050f 	rsb	r5, r5, #15
 80062e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80062ea:	4652      	mov	r2, sl
 80062ec:	465b      	mov	r3, fp
 80062ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062f2:	f7fa f981 	bl	80005f8 <__aeabi_dmul>
 80062f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062f8:	1b5d      	subs	r5, r3, r5
 80062fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80062fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006302:	e791      	b.n	8006228 <_strtod_l+0x3d0>
 8006304:	3316      	adds	r3, #22
 8006306:	dba8      	blt.n	800625a <_strtod_l+0x402>
 8006308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800630a:	eba3 0808 	sub.w	r8, r3, r8
 800630e:	4b35      	ldr	r3, [pc, #212]	@ (80063e4 <_strtod_l+0x58c>)
 8006310:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006314:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006318:	4650      	mov	r0, sl
 800631a:	4659      	mov	r1, fp
 800631c:	f7fa fa96 	bl	800084c <__aeabi_ddiv>
 8006320:	e75d      	b.n	80061de <_strtod_l+0x386>
 8006322:	2300      	movs	r3, #0
 8006324:	4f30      	ldr	r7, [pc, #192]	@ (80063e8 <_strtod_l+0x590>)
 8006326:	1124      	asrs	r4, r4, #4
 8006328:	4650      	mov	r0, sl
 800632a:	4659      	mov	r1, fp
 800632c:	461e      	mov	r6, r3
 800632e:	2c01      	cmp	r4, #1
 8006330:	dc21      	bgt.n	8006376 <_strtod_l+0x51e>
 8006332:	b10b      	cbz	r3, 8006338 <_strtod_l+0x4e0>
 8006334:	4682      	mov	sl, r0
 8006336:	468b      	mov	fp, r1
 8006338:	492b      	ldr	r1, [pc, #172]	@ (80063e8 <_strtod_l+0x590>)
 800633a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800633e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006342:	4652      	mov	r2, sl
 8006344:	465b      	mov	r3, fp
 8006346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800634a:	f7fa f955 	bl	80005f8 <__aeabi_dmul>
 800634e:	4b23      	ldr	r3, [pc, #140]	@ (80063dc <_strtod_l+0x584>)
 8006350:	460a      	mov	r2, r1
 8006352:	400b      	ands	r3, r1
 8006354:	4925      	ldr	r1, [pc, #148]	@ (80063ec <_strtod_l+0x594>)
 8006356:	428b      	cmp	r3, r1
 8006358:	4682      	mov	sl, r0
 800635a:	d898      	bhi.n	800628e <_strtod_l+0x436>
 800635c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006360:	428b      	cmp	r3, r1
 8006362:	bf86      	itte	hi
 8006364:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80063f0 <_strtod_l+0x598>
 8006368:	f04f 3aff 	movhi.w	sl, #4294967295
 800636c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006370:	2300      	movs	r3, #0
 8006372:	9308      	str	r3, [sp, #32]
 8006374:	e076      	b.n	8006464 <_strtod_l+0x60c>
 8006376:	07e2      	lsls	r2, r4, #31
 8006378:	d504      	bpl.n	8006384 <_strtod_l+0x52c>
 800637a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800637e:	f7fa f93b 	bl	80005f8 <__aeabi_dmul>
 8006382:	2301      	movs	r3, #1
 8006384:	3601      	adds	r6, #1
 8006386:	1064      	asrs	r4, r4, #1
 8006388:	3708      	adds	r7, #8
 800638a:	e7d0      	b.n	800632e <_strtod_l+0x4d6>
 800638c:	d0f0      	beq.n	8006370 <_strtod_l+0x518>
 800638e:	4264      	negs	r4, r4
 8006390:	f014 020f 	ands.w	r2, r4, #15
 8006394:	d00a      	beq.n	80063ac <_strtod_l+0x554>
 8006396:	4b13      	ldr	r3, [pc, #76]	@ (80063e4 <_strtod_l+0x58c>)
 8006398:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800639c:	4650      	mov	r0, sl
 800639e:	4659      	mov	r1, fp
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f7fa fa52 	bl	800084c <__aeabi_ddiv>
 80063a8:	4682      	mov	sl, r0
 80063aa:	468b      	mov	fp, r1
 80063ac:	1124      	asrs	r4, r4, #4
 80063ae:	d0df      	beq.n	8006370 <_strtod_l+0x518>
 80063b0:	2c1f      	cmp	r4, #31
 80063b2:	dd1f      	ble.n	80063f4 <_strtod_l+0x59c>
 80063b4:	2400      	movs	r4, #0
 80063b6:	46a0      	mov	r8, r4
 80063b8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80063ba:	46a1      	mov	r9, r4
 80063bc:	9a05      	ldr	r2, [sp, #20]
 80063be:	2322      	movs	r3, #34	@ 0x22
 80063c0:	f04f 0a00 	mov.w	sl, #0
 80063c4:	f04f 0b00 	mov.w	fp, #0
 80063c8:	6013      	str	r3, [r2, #0]
 80063ca:	e76b      	b.n	80062a4 <_strtod_l+0x44c>
 80063cc:	080080fd 	.word	0x080080fd
 80063d0:	080083c8 	.word	0x080083c8
 80063d4:	080080f5 	.word	0x080080f5
 80063d8:	0800812c 	.word	0x0800812c
 80063dc:	7ff00000 	.word	0x7ff00000
 80063e0:	08008265 	.word	0x08008265
 80063e4:	08008300 	.word	0x08008300
 80063e8:	080082d8 	.word	0x080082d8
 80063ec:	7ca00000 	.word	0x7ca00000
 80063f0:	7fefffff 	.word	0x7fefffff
 80063f4:	f014 0310 	ands.w	r3, r4, #16
 80063f8:	bf18      	it	ne
 80063fa:	236a      	movne	r3, #106	@ 0x6a
 80063fc:	4e78      	ldr	r6, [pc, #480]	@ (80065e0 <_strtod_l+0x788>)
 80063fe:	9308      	str	r3, [sp, #32]
 8006400:	4650      	mov	r0, sl
 8006402:	4659      	mov	r1, fp
 8006404:	2300      	movs	r3, #0
 8006406:	07e7      	lsls	r7, r4, #31
 8006408:	d504      	bpl.n	8006414 <_strtod_l+0x5bc>
 800640a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800640e:	f7fa f8f3 	bl	80005f8 <__aeabi_dmul>
 8006412:	2301      	movs	r3, #1
 8006414:	1064      	asrs	r4, r4, #1
 8006416:	f106 0608 	add.w	r6, r6, #8
 800641a:	d1f4      	bne.n	8006406 <_strtod_l+0x5ae>
 800641c:	b10b      	cbz	r3, 8006422 <_strtod_l+0x5ca>
 800641e:	4682      	mov	sl, r0
 8006420:	468b      	mov	fp, r1
 8006422:	9b08      	ldr	r3, [sp, #32]
 8006424:	b1b3      	cbz	r3, 8006454 <_strtod_l+0x5fc>
 8006426:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800642a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800642e:	2b00      	cmp	r3, #0
 8006430:	4659      	mov	r1, fp
 8006432:	dd0f      	ble.n	8006454 <_strtod_l+0x5fc>
 8006434:	2b1f      	cmp	r3, #31
 8006436:	dd58      	ble.n	80064ea <_strtod_l+0x692>
 8006438:	2b34      	cmp	r3, #52	@ 0x34
 800643a:	bfde      	ittt	le
 800643c:	f04f 33ff 	movle.w	r3, #4294967295
 8006440:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006444:	4093      	lslle	r3, r2
 8006446:	f04f 0a00 	mov.w	sl, #0
 800644a:	bfcc      	ite	gt
 800644c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006450:	ea03 0b01 	andle.w	fp, r3, r1
 8006454:	2200      	movs	r2, #0
 8006456:	2300      	movs	r3, #0
 8006458:	4650      	mov	r0, sl
 800645a:	4659      	mov	r1, fp
 800645c:	f7fa fb34 	bl	8000ac8 <__aeabi_dcmpeq>
 8006460:	2800      	cmp	r0, #0
 8006462:	d1a7      	bne.n	80063b4 <_strtod_l+0x55c>
 8006464:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800646a:	9805      	ldr	r0, [sp, #20]
 800646c:	462b      	mov	r3, r5
 800646e:	464a      	mov	r2, r9
 8006470:	f7ff f8d6 	bl	8005620 <__s2b>
 8006474:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006476:	2800      	cmp	r0, #0
 8006478:	f43f af09 	beq.w	800628e <_strtod_l+0x436>
 800647c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800647e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006480:	2a00      	cmp	r2, #0
 8006482:	eba3 0308 	sub.w	r3, r3, r8
 8006486:	bfa8      	it	ge
 8006488:	2300      	movge	r3, #0
 800648a:	9312      	str	r3, [sp, #72]	@ 0x48
 800648c:	2400      	movs	r4, #0
 800648e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006492:	9316      	str	r3, [sp, #88]	@ 0x58
 8006494:	46a0      	mov	r8, r4
 8006496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006498:	9805      	ldr	r0, [sp, #20]
 800649a:	6859      	ldr	r1, [r3, #4]
 800649c:	f7ff f818 	bl	80054d0 <_Balloc>
 80064a0:	4681      	mov	r9, r0
 80064a2:	2800      	cmp	r0, #0
 80064a4:	f43f aef7 	beq.w	8006296 <_strtod_l+0x43e>
 80064a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064aa:	691a      	ldr	r2, [r3, #16]
 80064ac:	3202      	adds	r2, #2
 80064ae:	f103 010c 	add.w	r1, r3, #12
 80064b2:	0092      	lsls	r2, r2, #2
 80064b4:	300c      	adds	r0, #12
 80064b6:	f000 fd61 	bl	8006f7c <memcpy>
 80064ba:	ab1c      	add	r3, sp, #112	@ 0x70
 80064bc:	9301      	str	r3, [sp, #4]
 80064be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	9805      	ldr	r0, [sp, #20]
 80064c4:	4652      	mov	r2, sl
 80064c6:	465b      	mov	r3, fp
 80064c8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80064cc:	f7ff fbd4 	bl	8005c78 <__d2b>
 80064d0:	901a      	str	r0, [sp, #104]	@ 0x68
 80064d2:	2800      	cmp	r0, #0
 80064d4:	f43f aedf 	beq.w	8006296 <_strtod_l+0x43e>
 80064d8:	9805      	ldr	r0, [sp, #20]
 80064da:	2101      	movs	r1, #1
 80064dc:	f7ff f936 	bl	800574c <__i2b>
 80064e0:	4680      	mov	r8, r0
 80064e2:	b948      	cbnz	r0, 80064f8 <_strtod_l+0x6a0>
 80064e4:	f04f 0800 	mov.w	r8, #0
 80064e8:	e6d5      	b.n	8006296 <_strtod_l+0x43e>
 80064ea:	f04f 32ff 	mov.w	r2, #4294967295
 80064ee:	fa02 f303 	lsl.w	r3, r2, r3
 80064f2:	ea03 0a0a 	and.w	sl, r3, sl
 80064f6:	e7ad      	b.n	8006454 <_strtod_l+0x5fc>
 80064f8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80064fa:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80064fc:	2d00      	cmp	r5, #0
 80064fe:	bfab      	itete	ge
 8006500:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006502:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006504:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006506:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006508:	bfac      	ite	ge
 800650a:	18ef      	addge	r7, r5, r3
 800650c:	1b5e      	sublt	r6, r3, r5
 800650e:	9b08      	ldr	r3, [sp, #32]
 8006510:	1aed      	subs	r5, r5, r3
 8006512:	4415      	add	r5, r2
 8006514:	4b33      	ldr	r3, [pc, #204]	@ (80065e4 <_strtod_l+0x78c>)
 8006516:	3d01      	subs	r5, #1
 8006518:	429d      	cmp	r5, r3
 800651a:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800651e:	da50      	bge.n	80065c2 <_strtod_l+0x76a>
 8006520:	1b5b      	subs	r3, r3, r5
 8006522:	2b1f      	cmp	r3, #31
 8006524:	eba2 0203 	sub.w	r2, r2, r3
 8006528:	f04f 0101 	mov.w	r1, #1
 800652c:	dc3d      	bgt.n	80065aa <_strtod_l+0x752>
 800652e:	fa01 f303 	lsl.w	r3, r1, r3
 8006532:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006534:	2300      	movs	r3, #0
 8006536:	9310      	str	r3, [sp, #64]	@ 0x40
 8006538:	18bd      	adds	r5, r7, r2
 800653a:	9b08      	ldr	r3, [sp, #32]
 800653c:	42af      	cmp	r7, r5
 800653e:	4416      	add	r6, r2
 8006540:	441e      	add	r6, r3
 8006542:	463b      	mov	r3, r7
 8006544:	bfa8      	it	ge
 8006546:	462b      	movge	r3, r5
 8006548:	42b3      	cmp	r3, r6
 800654a:	bfa8      	it	ge
 800654c:	4633      	movge	r3, r6
 800654e:	2b00      	cmp	r3, #0
 8006550:	bfc2      	ittt	gt
 8006552:	1aed      	subgt	r5, r5, r3
 8006554:	1af6      	subgt	r6, r6, r3
 8006556:	1aff      	subgt	r7, r7, r3
 8006558:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800655a:	2b00      	cmp	r3, #0
 800655c:	dd16      	ble.n	800658c <_strtod_l+0x734>
 800655e:	4641      	mov	r1, r8
 8006560:	9805      	ldr	r0, [sp, #20]
 8006562:	461a      	mov	r2, r3
 8006564:	f7ff f9aa 	bl	80058bc <__pow5mult>
 8006568:	4680      	mov	r8, r0
 800656a:	2800      	cmp	r0, #0
 800656c:	d0ba      	beq.n	80064e4 <_strtod_l+0x68c>
 800656e:	4601      	mov	r1, r0
 8006570:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006572:	9805      	ldr	r0, [sp, #20]
 8006574:	f7ff f900 	bl	8005778 <__multiply>
 8006578:	900a      	str	r0, [sp, #40]	@ 0x28
 800657a:	2800      	cmp	r0, #0
 800657c:	f43f ae8b 	beq.w	8006296 <_strtod_l+0x43e>
 8006580:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006582:	9805      	ldr	r0, [sp, #20]
 8006584:	f7fe ffe4 	bl	8005550 <_Bfree>
 8006588:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800658a:	931a      	str	r3, [sp, #104]	@ 0x68
 800658c:	2d00      	cmp	r5, #0
 800658e:	dc1d      	bgt.n	80065cc <_strtod_l+0x774>
 8006590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006592:	2b00      	cmp	r3, #0
 8006594:	dd28      	ble.n	80065e8 <_strtod_l+0x790>
 8006596:	4649      	mov	r1, r9
 8006598:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800659a:	9805      	ldr	r0, [sp, #20]
 800659c:	f7ff f98e 	bl	80058bc <__pow5mult>
 80065a0:	4681      	mov	r9, r0
 80065a2:	bb08      	cbnz	r0, 80065e8 <_strtod_l+0x790>
 80065a4:	f04f 0900 	mov.w	r9, #0
 80065a8:	e675      	b.n	8006296 <_strtod_l+0x43e>
 80065aa:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80065ae:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80065b2:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80065b6:	35e2      	adds	r5, #226	@ 0xe2
 80065b8:	fa01 f305 	lsl.w	r3, r1, r5
 80065bc:	9310      	str	r3, [sp, #64]	@ 0x40
 80065be:	9113      	str	r1, [sp, #76]	@ 0x4c
 80065c0:	e7ba      	b.n	8006538 <_strtod_l+0x6e0>
 80065c2:	2300      	movs	r3, #0
 80065c4:	9310      	str	r3, [sp, #64]	@ 0x40
 80065c6:	2301      	movs	r3, #1
 80065c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065ca:	e7b5      	b.n	8006538 <_strtod_l+0x6e0>
 80065cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065ce:	9805      	ldr	r0, [sp, #20]
 80065d0:	462a      	mov	r2, r5
 80065d2:	f7ff f9cd 	bl	8005970 <__lshift>
 80065d6:	901a      	str	r0, [sp, #104]	@ 0x68
 80065d8:	2800      	cmp	r0, #0
 80065da:	d1d9      	bne.n	8006590 <_strtod_l+0x738>
 80065dc:	e65b      	b.n	8006296 <_strtod_l+0x43e>
 80065de:	bf00      	nop
 80065e0:	080083f0 	.word	0x080083f0
 80065e4:	fffffc02 	.word	0xfffffc02
 80065e8:	2e00      	cmp	r6, #0
 80065ea:	dd07      	ble.n	80065fc <_strtod_l+0x7a4>
 80065ec:	4649      	mov	r1, r9
 80065ee:	9805      	ldr	r0, [sp, #20]
 80065f0:	4632      	mov	r2, r6
 80065f2:	f7ff f9bd 	bl	8005970 <__lshift>
 80065f6:	4681      	mov	r9, r0
 80065f8:	2800      	cmp	r0, #0
 80065fa:	d0d3      	beq.n	80065a4 <_strtod_l+0x74c>
 80065fc:	2f00      	cmp	r7, #0
 80065fe:	dd08      	ble.n	8006612 <_strtod_l+0x7ba>
 8006600:	4641      	mov	r1, r8
 8006602:	9805      	ldr	r0, [sp, #20]
 8006604:	463a      	mov	r2, r7
 8006606:	f7ff f9b3 	bl	8005970 <__lshift>
 800660a:	4680      	mov	r8, r0
 800660c:	2800      	cmp	r0, #0
 800660e:	f43f ae42 	beq.w	8006296 <_strtod_l+0x43e>
 8006612:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006614:	9805      	ldr	r0, [sp, #20]
 8006616:	464a      	mov	r2, r9
 8006618:	f7ff fa32 	bl	8005a80 <__mdiff>
 800661c:	4604      	mov	r4, r0
 800661e:	2800      	cmp	r0, #0
 8006620:	f43f ae39 	beq.w	8006296 <_strtod_l+0x43e>
 8006624:	68c3      	ldr	r3, [r0, #12]
 8006626:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006628:	2300      	movs	r3, #0
 800662a:	60c3      	str	r3, [r0, #12]
 800662c:	4641      	mov	r1, r8
 800662e:	f7ff fa0b 	bl	8005a48 <__mcmp>
 8006632:	2800      	cmp	r0, #0
 8006634:	da3d      	bge.n	80066b2 <_strtod_l+0x85a>
 8006636:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006638:	ea53 030a 	orrs.w	r3, r3, sl
 800663c:	d163      	bne.n	8006706 <_strtod_l+0x8ae>
 800663e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006642:	2b00      	cmp	r3, #0
 8006644:	d15f      	bne.n	8006706 <_strtod_l+0x8ae>
 8006646:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800664a:	0d1b      	lsrs	r3, r3, #20
 800664c:	051b      	lsls	r3, r3, #20
 800664e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006652:	d958      	bls.n	8006706 <_strtod_l+0x8ae>
 8006654:	6963      	ldr	r3, [r4, #20]
 8006656:	b913      	cbnz	r3, 800665e <_strtod_l+0x806>
 8006658:	6923      	ldr	r3, [r4, #16]
 800665a:	2b01      	cmp	r3, #1
 800665c:	dd53      	ble.n	8006706 <_strtod_l+0x8ae>
 800665e:	4621      	mov	r1, r4
 8006660:	2201      	movs	r2, #1
 8006662:	9805      	ldr	r0, [sp, #20]
 8006664:	f7ff f984 	bl	8005970 <__lshift>
 8006668:	4641      	mov	r1, r8
 800666a:	4604      	mov	r4, r0
 800666c:	f7ff f9ec 	bl	8005a48 <__mcmp>
 8006670:	2800      	cmp	r0, #0
 8006672:	dd48      	ble.n	8006706 <_strtod_l+0x8ae>
 8006674:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006678:	9a08      	ldr	r2, [sp, #32]
 800667a:	0d1b      	lsrs	r3, r3, #20
 800667c:	051b      	lsls	r3, r3, #20
 800667e:	2a00      	cmp	r2, #0
 8006680:	d062      	beq.n	8006748 <_strtod_l+0x8f0>
 8006682:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006686:	d85f      	bhi.n	8006748 <_strtod_l+0x8f0>
 8006688:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800668c:	f67f ae96 	bls.w	80063bc <_strtod_l+0x564>
 8006690:	4ba3      	ldr	r3, [pc, #652]	@ (8006920 <_strtod_l+0xac8>)
 8006692:	4650      	mov	r0, sl
 8006694:	4659      	mov	r1, fp
 8006696:	2200      	movs	r2, #0
 8006698:	f7f9 ffae 	bl	80005f8 <__aeabi_dmul>
 800669c:	4ba1      	ldr	r3, [pc, #644]	@ (8006924 <_strtod_l+0xacc>)
 800669e:	400b      	ands	r3, r1
 80066a0:	4682      	mov	sl, r0
 80066a2:	468b      	mov	fp, r1
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f47f ae01 	bne.w	80062ac <_strtod_l+0x454>
 80066aa:	9a05      	ldr	r2, [sp, #20]
 80066ac:	2322      	movs	r3, #34	@ 0x22
 80066ae:	6013      	str	r3, [r2, #0]
 80066b0:	e5fc      	b.n	80062ac <_strtod_l+0x454>
 80066b2:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80066b6:	d165      	bne.n	8006784 <_strtod_l+0x92c>
 80066b8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066be:	b35a      	cbz	r2, 8006718 <_strtod_l+0x8c0>
 80066c0:	4a99      	ldr	r2, [pc, #612]	@ (8006928 <_strtod_l+0xad0>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d12b      	bne.n	800671e <_strtod_l+0x8c6>
 80066c6:	9b08      	ldr	r3, [sp, #32]
 80066c8:	4651      	mov	r1, sl
 80066ca:	b303      	cbz	r3, 800670e <_strtod_l+0x8b6>
 80066cc:	4b95      	ldr	r3, [pc, #596]	@ (8006924 <_strtod_l+0xacc>)
 80066ce:	465a      	mov	r2, fp
 80066d0:	4013      	ands	r3, r2
 80066d2:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80066d6:	f04f 32ff 	mov.w	r2, #4294967295
 80066da:	d81b      	bhi.n	8006714 <_strtod_l+0x8bc>
 80066dc:	0d1b      	lsrs	r3, r3, #20
 80066de:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80066e2:	fa02 f303 	lsl.w	r3, r2, r3
 80066e6:	4299      	cmp	r1, r3
 80066e8:	d119      	bne.n	800671e <_strtod_l+0x8c6>
 80066ea:	4b90      	ldr	r3, [pc, #576]	@ (800692c <_strtod_l+0xad4>)
 80066ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d102      	bne.n	80066f8 <_strtod_l+0x8a0>
 80066f2:	3101      	adds	r1, #1
 80066f4:	f43f adcf 	beq.w	8006296 <_strtod_l+0x43e>
 80066f8:	4b8a      	ldr	r3, [pc, #552]	@ (8006924 <_strtod_l+0xacc>)
 80066fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066fc:	401a      	ands	r2, r3
 80066fe:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006702:	f04f 0a00 	mov.w	sl, #0
 8006706:	9b08      	ldr	r3, [sp, #32]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1c1      	bne.n	8006690 <_strtod_l+0x838>
 800670c:	e5ce      	b.n	80062ac <_strtod_l+0x454>
 800670e:	f04f 33ff 	mov.w	r3, #4294967295
 8006712:	e7e8      	b.n	80066e6 <_strtod_l+0x88e>
 8006714:	4613      	mov	r3, r2
 8006716:	e7e6      	b.n	80066e6 <_strtod_l+0x88e>
 8006718:	ea53 030a 	orrs.w	r3, r3, sl
 800671c:	d0aa      	beq.n	8006674 <_strtod_l+0x81c>
 800671e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006720:	b1db      	cbz	r3, 800675a <_strtod_l+0x902>
 8006722:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006724:	4213      	tst	r3, r2
 8006726:	d0ee      	beq.n	8006706 <_strtod_l+0x8ae>
 8006728:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800672a:	9a08      	ldr	r2, [sp, #32]
 800672c:	4650      	mov	r0, sl
 800672e:	4659      	mov	r1, fp
 8006730:	b1bb      	cbz	r3, 8006762 <_strtod_l+0x90a>
 8006732:	f7ff fb6d 	bl	8005e10 <sulp>
 8006736:	4602      	mov	r2, r0
 8006738:	460b      	mov	r3, r1
 800673a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800673e:	f7f9 fda5 	bl	800028c <__adddf3>
 8006742:	4682      	mov	sl, r0
 8006744:	468b      	mov	fp, r1
 8006746:	e7de      	b.n	8006706 <_strtod_l+0x8ae>
 8006748:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800674c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006750:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006754:	f04f 3aff 	mov.w	sl, #4294967295
 8006758:	e7d5      	b.n	8006706 <_strtod_l+0x8ae>
 800675a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800675c:	ea13 0f0a 	tst.w	r3, sl
 8006760:	e7e1      	b.n	8006726 <_strtod_l+0x8ce>
 8006762:	f7ff fb55 	bl	8005e10 <sulp>
 8006766:	4602      	mov	r2, r0
 8006768:	460b      	mov	r3, r1
 800676a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800676e:	f7f9 fd8b 	bl	8000288 <__aeabi_dsub>
 8006772:	2200      	movs	r2, #0
 8006774:	2300      	movs	r3, #0
 8006776:	4682      	mov	sl, r0
 8006778:	468b      	mov	fp, r1
 800677a:	f7fa f9a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800677e:	2800      	cmp	r0, #0
 8006780:	d0c1      	beq.n	8006706 <_strtod_l+0x8ae>
 8006782:	e61b      	b.n	80063bc <_strtod_l+0x564>
 8006784:	4641      	mov	r1, r8
 8006786:	4620      	mov	r0, r4
 8006788:	f7ff face 	bl	8005d28 <__ratio>
 800678c:	2200      	movs	r2, #0
 800678e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006792:	4606      	mov	r6, r0
 8006794:	460f      	mov	r7, r1
 8006796:	f7fa f9ab 	bl	8000af0 <__aeabi_dcmple>
 800679a:	2800      	cmp	r0, #0
 800679c:	d06d      	beq.n	800687a <_strtod_l+0xa22>
 800679e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d178      	bne.n	8006896 <_strtod_l+0xa3e>
 80067a4:	f1ba 0f00 	cmp.w	sl, #0
 80067a8:	d156      	bne.n	8006858 <_strtod_l+0xa00>
 80067aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d158      	bne.n	8006866 <_strtod_l+0xa0e>
 80067b4:	4b5e      	ldr	r3, [pc, #376]	@ (8006930 <_strtod_l+0xad8>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	4630      	mov	r0, r6
 80067ba:	4639      	mov	r1, r7
 80067bc:	f7fa f98e 	bl	8000adc <__aeabi_dcmplt>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d157      	bne.n	8006874 <_strtod_l+0xa1c>
 80067c4:	4630      	mov	r0, r6
 80067c6:	4639      	mov	r1, r7
 80067c8:	4b5a      	ldr	r3, [pc, #360]	@ (8006934 <_strtod_l+0xadc>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	f7f9 ff14 	bl	80005f8 <__aeabi_dmul>
 80067d0:	4606      	mov	r6, r0
 80067d2:	460f      	mov	r7, r1
 80067d4:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80067d8:	9606      	str	r6, [sp, #24]
 80067da:	9307      	str	r3, [sp, #28]
 80067dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067e0:	4d50      	ldr	r5, [pc, #320]	@ (8006924 <_strtod_l+0xacc>)
 80067e2:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80067e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067e8:	401d      	ands	r5, r3
 80067ea:	4b53      	ldr	r3, [pc, #332]	@ (8006938 <_strtod_l+0xae0>)
 80067ec:	429d      	cmp	r5, r3
 80067ee:	f040 80a9 	bne.w	8006944 <_strtod_l+0xaec>
 80067f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067f4:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80067f8:	4650      	mov	r0, sl
 80067fa:	4659      	mov	r1, fp
 80067fc:	f7ff f9d2 	bl	8005ba4 <__ulp>
 8006800:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006804:	f7f9 fef8 	bl	80005f8 <__aeabi_dmul>
 8006808:	4652      	mov	r2, sl
 800680a:	465b      	mov	r3, fp
 800680c:	f7f9 fd3e 	bl	800028c <__adddf3>
 8006810:	460b      	mov	r3, r1
 8006812:	4944      	ldr	r1, [pc, #272]	@ (8006924 <_strtod_l+0xacc>)
 8006814:	4a49      	ldr	r2, [pc, #292]	@ (800693c <_strtod_l+0xae4>)
 8006816:	4019      	ands	r1, r3
 8006818:	4291      	cmp	r1, r2
 800681a:	4682      	mov	sl, r0
 800681c:	d942      	bls.n	80068a4 <_strtod_l+0xa4c>
 800681e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006820:	4b42      	ldr	r3, [pc, #264]	@ (800692c <_strtod_l+0xad4>)
 8006822:	429a      	cmp	r2, r3
 8006824:	d103      	bne.n	800682e <_strtod_l+0x9d6>
 8006826:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006828:	3301      	adds	r3, #1
 800682a:	f43f ad34 	beq.w	8006296 <_strtod_l+0x43e>
 800682e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800692c <_strtod_l+0xad4>
 8006832:	f04f 3aff 	mov.w	sl, #4294967295
 8006836:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006838:	9805      	ldr	r0, [sp, #20]
 800683a:	f7fe fe89 	bl	8005550 <_Bfree>
 800683e:	9805      	ldr	r0, [sp, #20]
 8006840:	4649      	mov	r1, r9
 8006842:	f7fe fe85 	bl	8005550 <_Bfree>
 8006846:	9805      	ldr	r0, [sp, #20]
 8006848:	4641      	mov	r1, r8
 800684a:	f7fe fe81 	bl	8005550 <_Bfree>
 800684e:	9805      	ldr	r0, [sp, #20]
 8006850:	4621      	mov	r1, r4
 8006852:	f7fe fe7d 	bl	8005550 <_Bfree>
 8006856:	e61e      	b.n	8006496 <_strtod_l+0x63e>
 8006858:	f1ba 0f01 	cmp.w	sl, #1
 800685c:	d103      	bne.n	8006866 <_strtod_l+0xa0e>
 800685e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006860:	2b00      	cmp	r3, #0
 8006862:	f43f adab 	beq.w	80063bc <_strtod_l+0x564>
 8006866:	4b36      	ldr	r3, [pc, #216]	@ (8006940 <_strtod_l+0xae8>)
 8006868:	4f31      	ldr	r7, [pc, #196]	@ (8006930 <_strtod_l+0xad8>)
 800686a:	2200      	movs	r2, #0
 800686c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006870:	2600      	movs	r6, #0
 8006872:	e7b3      	b.n	80067dc <_strtod_l+0x984>
 8006874:	4f2f      	ldr	r7, [pc, #188]	@ (8006934 <_strtod_l+0xadc>)
 8006876:	2600      	movs	r6, #0
 8006878:	e7ac      	b.n	80067d4 <_strtod_l+0x97c>
 800687a:	4b2e      	ldr	r3, [pc, #184]	@ (8006934 <_strtod_l+0xadc>)
 800687c:	4630      	mov	r0, r6
 800687e:	4639      	mov	r1, r7
 8006880:	2200      	movs	r2, #0
 8006882:	f7f9 feb9 	bl	80005f8 <__aeabi_dmul>
 8006886:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006888:	4606      	mov	r6, r0
 800688a:	460f      	mov	r7, r1
 800688c:	2b00      	cmp	r3, #0
 800688e:	d0a1      	beq.n	80067d4 <_strtod_l+0x97c>
 8006890:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006894:	e7a2      	b.n	80067dc <_strtod_l+0x984>
 8006896:	4b26      	ldr	r3, [pc, #152]	@ (8006930 <_strtod_l+0xad8>)
 8006898:	2200      	movs	r2, #0
 800689a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800689e:	4616      	mov	r6, r2
 80068a0:	461f      	mov	r7, r3
 80068a2:	e79b      	b.n	80067dc <_strtod_l+0x984>
 80068a4:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80068a8:	9b08      	ldr	r3, [sp, #32]
 80068aa:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1c1      	bne.n	8006836 <_strtod_l+0x9de>
 80068b2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80068b6:	0d1b      	lsrs	r3, r3, #20
 80068b8:	051b      	lsls	r3, r3, #20
 80068ba:	429d      	cmp	r5, r3
 80068bc:	d1bb      	bne.n	8006836 <_strtod_l+0x9de>
 80068be:	4630      	mov	r0, r6
 80068c0:	4639      	mov	r1, r7
 80068c2:	f7fa fccb 	bl	800125c <__aeabi_d2lz>
 80068c6:	f7f9 fe69 	bl	800059c <__aeabi_l2d>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	4630      	mov	r0, r6
 80068d0:	4639      	mov	r1, r7
 80068d2:	f7f9 fcd9 	bl	8000288 <__aeabi_dsub>
 80068d6:	460b      	mov	r3, r1
 80068d8:	4602      	mov	r2, r0
 80068da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80068de:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80068e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068e4:	ea46 060a 	orr.w	r6, r6, sl
 80068e8:	431e      	orrs	r6, r3
 80068ea:	d068      	beq.n	80069be <_strtod_l+0xb66>
 80068ec:	a308      	add	r3, pc, #32	@ (adr r3, 8006910 <_strtod_l+0xab8>)
 80068ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f2:	f7fa f8f3 	bl	8000adc <__aeabi_dcmplt>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	f47f acd8 	bne.w	80062ac <_strtod_l+0x454>
 80068fc:	a306      	add	r3, pc, #24	@ (adr r3, 8006918 <_strtod_l+0xac0>)
 80068fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006902:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006906:	f7fa f907 	bl	8000b18 <__aeabi_dcmpgt>
 800690a:	2800      	cmp	r0, #0
 800690c:	d093      	beq.n	8006836 <_strtod_l+0x9de>
 800690e:	e4cd      	b.n	80062ac <_strtod_l+0x454>
 8006910:	94a03595 	.word	0x94a03595
 8006914:	3fdfffff 	.word	0x3fdfffff
 8006918:	35afe535 	.word	0x35afe535
 800691c:	3fe00000 	.word	0x3fe00000
 8006920:	39500000 	.word	0x39500000
 8006924:	7ff00000 	.word	0x7ff00000
 8006928:	000fffff 	.word	0x000fffff
 800692c:	7fefffff 	.word	0x7fefffff
 8006930:	3ff00000 	.word	0x3ff00000
 8006934:	3fe00000 	.word	0x3fe00000
 8006938:	7fe00000 	.word	0x7fe00000
 800693c:	7c9fffff 	.word	0x7c9fffff
 8006940:	bff00000 	.word	0xbff00000
 8006944:	9b08      	ldr	r3, [sp, #32]
 8006946:	b323      	cbz	r3, 8006992 <_strtod_l+0xb3a>
 8006948:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800694c:	d821      	bhi.n	8006992 <_strtod_l+0xb3a>
 800694e:	a328      	add	r3, pc, #160	@ (adr r3, 80069f0 <_strtod_l+0xb98>)
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	4630      	mov	r0, r6
 8006956:	4639      	mov	r1, r7
 8006958:	f7fa f8ca 	bl	8000af0 <__aeabi_dcmple>
 800695c:	b1a0      	cbz	r0, 8006988 <_strtod_l+0xb30>
 800695e:	4639      	mov	r1, r7
 8006960:	4630      	mov	r0, r6
 8006962:	f7fa f921 	bl	8000ba8 <__aeabi_d2uiz>
 8006966:	2801      	cmp	r0, #1
 8006968:	bf38      	it	cc
 800696a:	2001      	movcc	r0, #1
 800696c:	f7f9 fdca 	bl	8000504 <__aeabi_ui2d>
 8006970:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006972:	4606      	mov	r6, r0
 8006974:	460f      	mov	r7, r1
 8006976:	b9fb      	cbnz	r3, 80069b8 <_strtod_l+0xb60>
 8006978:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800697c:	9014      	str	r0, [sp, #80]	@ 0x50
 800697e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006980:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006984:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006988:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800698a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800698e:	1b5b      	subs	r3, r3, r5
 8006990:	9311      	str	r3, [sp, #68]	@ 0x44
 8006992:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006996:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800699a:	f7ff f903 	bl	8005ba4 <__ulp>
 800699e:	4602      	mov	r2, r0
 80069a0:	460b      	mov	r3, r1
 80069a2:	4650      	mov	r0, sl
 80069a4:	4659      	mov	r1, fp
 80069a6:	f7f9 fe27 	bl	80005f8 <__aeabi_dmul>
 80069aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80069ae:	f7f9 fc6d 	bl	800028c <__adddf3>
 80069b2:	4682      	mov	sl, r0
 80069b4:	468b      	mov	fp, r1
 80069b6:	e777      	b.n	80068a8 <_strtod_l+0xa50>
 80069b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80069bc:	e7e0      	b.n	8006980 <_strtod_l+0xb28>
 80069be:	a30e      	add	r3, pc, #56	@ (adr r3, 80069f8 <_strtod_l+0xba0>)
 80069c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c4:	f7fa f88a 	bl	8000adc <__aeabi_dcmplt>
 80069c8:	e79f      	b.n	800690a <_strtod_l+0xab2>
 80069ca:	2300      	movs	r3, #0
 80069cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80069ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80069d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	f7ff ba7d 	b.w	8005ed2 <_strtod_l+0x7a>
 80069d8:	2a65      	cmp	r2, #101	@ 0x65
 80069da:	f43f ab76 	beq.w	80060ca <_strtod_l+0x272>
 80069de:	2a45      	cmp	r2, #69	@ 0x45
 80069e0:	f43f ab73 	beq.w	80060ca <_strtod_l+0x272>
 80069e4:	2301      	movs	r3, #1
 80069e6:	f7ff bbae 	b.w	8006146 <_strtod_l+0x2ee>
 80069ea:	bf00      	nop
 80069ec:	f3af 8000 	nop.w
 80069f0:	ffc00000 	.word	0xffc00000
 80069f4:	41dfffff 	.word	0x41dfffff
 80069f8:	94a03595 	.word	0x94a03595
 80069fc:	3fcfffff 	.word	0x3fcfffff

08006a00 <_strtod_r>:
 8006a00:	4b01      	ldr	r3, [pc, #4]	@ (8006a08 <_strtod_r+0x8>)
 8006a02:	f7ff ba29 	b.w	8005e58 <_strtod_l>
 8006a06:	bf00      	nop
 8006a08:	20000084 	.word	0x20000084

08006a0c <_strtol_l.isra.0>:
 8006a0c:	2b24      	cmp	r3, #36	@ 0x24
 8006a0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a12:	4686      	mov	lr, r0
 8006a14:	4690      	mov	r8, r2
 8006a16:	d801      	bhi.n	8006a1c <_strtol_l.isra.0+0x10>
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d106      	bne.n	8006a2a <_strtol_l.isra.0+0x1e>
 8006a1c:	f7fd fdce 	bl	80045bc <__errno>
 8006a20:	2316      	movs	r3, #22
 8006a22:	6003      	str	r3, [r0, #0]
 8006a24:	2000      	movs	r0, #0
 8006a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a2a:	4834      	ldr	r0, [pc, #208]	@ (8006afc <_strtol_l.isra.0+0xf0>)
 8006a2c:	460d      	mov	r5, r1
 8006a2e:	462a      	mov	r2, r5
 8006a30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a34:	5d06      	ldrb	r6, [r0, r4]
 8006a36:	f016 0608 	ands.w	r6, r6, #8
 8006a3a:	d1f8      	bne.n	8006a2e <_strtol_l.isra.0+0x22>
 8006a3c:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a3e:	d110      	bne.n	8006a62 <_strtol_l.isra.0+0x56>
 8006a40:	782c      	ldrb	r4, [r5, #0]
 8006a42:	2601      	movs	r6, #1
 8006a44:	1c95      	adds	r5, r2, #2
 8006a46:	f033 0210 	bics.w	r2, r3, #16
 8006a4a:	d115      	bne.n	8006a78 <_strtol_l.isra.0+0x6c>
 8006a4c:	2c30      	cmp	r4, #48	@ 0x30
 8006a4e:	d10d      	bne.n	8006a6c <_strtol_l.isra.0+0x60>
 8006a50:	782a      	ldrb	r2, [r5, #0]
 8006a52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a56:	2a58      	cmp	r2, #88	@ 0x58
 8006a58:	d108      	bne.n	8006a6c <_strtol_l.isra.0+0x60>
 8006a5a:	786c      	ldrb	r4, [r5, #1]
 8006a5c:	3502      	adds	r5, #2
 8006a5e:	2310      	movs	r3, #16
 8006a60:	e00a      	b.n	8006a78 <_strtol_l.isra.0+0x6c>
 8006a62:	2c2b      	cmp	r4, #43	@ 0x2b
 8006a64:	bf04      	itt	eq
 8006a66:	782c      	ldrbeq	r4, [r5, #0]
 8006a68:	1c95      	addeq	r5, r2, #2
 8006a6a:	e7ec      	b.n	8006a46 <_strtol_l.isra.0+0x3a>
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1f6      	bne.n	8006a5e <_strtol_l.isra.0+0x52>
 8006a70:	2c30      	cmp	r4, #48	@ 0x30
 8006a72:	bf14      	ite	ne
 8006a74:	230a      	movne	r3, #10
 8006a76:	2308      	moveq	r3, #8
 8006a78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a80:	2200      	movs	r2, #0
 8006a82:	fbbc f9f3 	udiv	r9, ip, r3
 8006a86:	4610      	mov	r0, r2
 8006a88:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a90:	2f09      	cmp	r7, #9
 8006a92:	d80f      	bhi.n	8006ab4 <_strtol_l.isra.0+0xa8>
 8006a94:	463c      	mov	r4, r7
 8006a96:	42a3      	cmp	r3, r4
 8006a98:	dd1b      	ble.n	8006ad2 <_strtol_l.isra.0+0xc6>
 8006a9a:	1c57      	adds	r7, r2, #1
 8006a9c:	d007      	beq.n	8006aae <_strtol_l.isra.0+0xa2>
 8006a9e:	4581      	cmp	r9, r0
 8006aa0:	d314      	bcc.n	8006acc <_strtol_l.isra.0+0xc0>
 8006aa2:	d101      	bne.n	8006aa8 <_strtol_l.isra.0+0x9c>
 8006aa4:	45a2      	cmp	sl, r4
 8006aa6:	db11      	blt.n	8006acc <_strtol_l.isra.0+0xc0>
 8006aa8:	fb00 4003 	mla	r0, r0, r3, r4
 8006aac:	2201      	movs	r2, #1
 8006aae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ab2:	e7eb      	b.n	8006a8c <_strtol_l.isra.0+0x80>
 8006ab4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ab8:	2f19      	cmp	r7, #25
 8006aba:	d801      	bhi.n	8006ac0 <_strtol_l.isra.0+0xb4>
 8006abc:	3c37      	subs	r4, #55	@ 0x37
 8006abe:	e7ea      	b.n	8006a96 <_strtol_l.isra.0+0x8a>
 8006ac0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ac4:	2f19      	cmp	r7, #25
 8006ac6:	d804      	bhi.n	8006ad2 <_strtol_l.isra.0+0xc6>
 8006ac8:	3c57      	subs	r4, #87	@ 0x57
 8006aca:	e7e4      	b.n	8006a96 <_strtol_l.isra.0+0x8a>
 8006acc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ad0:	e7ed      	b.n	8006aae <_strtol_l.isra.0+0xa2>
 8006ad2:	1c53      	adds	r3, r2, #1
 8006ad4:	d108      	bne.n	8006ae8 <_strtol_l.isra.0+0xdc>
 8006ad6:	2322      	movs	r3, #34	@ 0x22
 8006ad8:	f8ce 3000 	str.w	r3, [lr]
 8006adc:	4660      	mov	r0, ip
 8006ade:	f1b8 0f00 	cmp.w	r8, #0
 8006ae2:	d0a0      	beq.n	8006a26 <_strtol_l.isra.0+0x1a>
 8006ae4:	1e69      	subs	r1, r5, #1
 8006ae6:	e006      	b.n	8006af6 <_strtol_l.isra.0+0xea>
 8006ae8:	b106      	cbz	r6, 8006aec <_strtol_l.isra.0+0xe0>
 8006aea:	4240      	negs	r0, r0
 8006aec:	f1b8 0f00 	cmp.w	r8, #0
 8006af0:	d099      	beq.n	8006a26 <_strtol_l.isra.0+0x1a>
 8006af2:	2a00      	cmp	r2, #0
 8006af4:	d1f6      	bne.n	8006ae4 <_strtol_l.isra.0+0xd8>
 8006af6:	f8c8 1000 	str.w	r1, [r8]
 8006afa:	e794      	b.n	8006a26 <_strtol_l.isra.0+0x1a>
 8006afc:	08008419 	.word	0x08008419

08006b00 <_strtol_r>:
 8006b00:	f7ff bf84 	b.w	8006a0c <_strtol_l.isra.0>

08006b04 <__ssputs_r>:
 8006b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b08:	688e      	ldr	r6, [r1, #8]
 8006b0a:	461f      	mov	r7, r3
 8006b0c:	42be      	cmp	r6, r7
 8006b0e:	680b      	ldr	r3, [r1, #0]
 8006b10:	4682      	mov	sl, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	4690      	mov	r8, r2
 8006b16:	d82d      	bhi.n	8006b74 <__ssputs_r+0x70>
 8006b18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b20:	d026      	beq.n	8006b70 <__ssputs_r+0x6c>
 8006b22:	6965      	ldr	r5, [r4, #20]
 8006b24:	6909      	ldr	r1, [r1, #16]
 8006b26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b2a:	eba3 0901 	sub.w	r9, r3, r1
 8006b2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b32:	1c7b      	adds	r3, r7, #1
 8006b34:	444b      	add	r3, r9
 8006b36:	106d      	asrs	r5, r5, #1
 8006b38:	429d      	cmp	r5, r3
 8006b3a:	bf38      	it	cc
 8006b3c:	461d      	movcc	r5, r3
 8006b3e:	0553      	lsls	r3, r2, #21
 8006b40:	d527      	bpl.n	8006b92 <__ssputs_r+0x8e>
 8006b42:	4629      	mov	r1, r5
 8006b44:	f7fe fc38 	bl	80053b8 <_malloc_r>
 8006b48:	4606      	mov	r6, r0
 8006b4a:	b360      	cbz	r0, 8006ba6 <__ssputs_r+0xa2>
 8006b4c:	6921      	ldr	r1, [r4, #16]
 8006b4e:	464a      	mov	r2, r9
 8006b50:	f000 fa14 	bl	8006f7c <memcpy>
 8006b54:	89a3      	ldrh	r3, [r4, #12]
 8006b56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b5e:	81a3      	strh	r3, [r4, #12]
 8006b60:	6126      	str	r6, [r4, #16]
 8006b62:	6165      	str	r5, [r4, #20]
 8006b64:	444e      	add	r6, r9
 8006b66:	eba5 0509 	sub.w	r5, r5, r9
 8006b6a:	6026      	str	r6, [r4, #0]
 8006b6c:	60a5      	str	r5, [r4, #8]
 8006b6e:	463e      	mov	r6, r7
 8006b70:	42be      	cmp	r6, r7
 8006b72:	d900      	bls.n	8006b76 <__ssputs_r+0x72>
 8006b74:	463e      	mov	r6, r7
 8006b76:	6820      	ldr	r0, [r4, #0]
 8006b78:	4632      	mov	r2, r6
 8006b7a:	4641      	mov	r1, r8
 8006b7c:	f000 f9c2 	bl	8006f04 <memmove>
 8006b80:	68a3      	ldr	r3, [r4, #8]
 8006b82:	1b9b      	subs	r3, r3, r6
 8006b84:	60a3      	str	r3, [r4, #8]
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	4433      	add	r3, r6
 8006b8a:	6023      	str	r3, [r4, #0]
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b92:	462a      	mov	r2, r5
 8006b94:	f000 fd83 	bl	800769e <_realloc_r>
 8006b98:	4606      	mov	r6, r0
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d1e0      	bne.n	8006b60 <__ssputs_r+0x5c>
 8006b9e:	6921      	ldr	r1, [r4, #16]
 8006ba0:	4650      	mov	r0, sl
 8006ba2:	f7fe fb95 	bl	80052d0 <_free_r>
 8006ba6:	230c      	movs	r3, #12
 8006ba8:	f8ca 3000 	str.w	r3, [sl]
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bb2:	81a3      	strh	r3, [r4, #12]
 8006bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb8:	e7e9      	b.n	8006b8e <__ssputs_r+0x8a>
	...

08006bbc <_svfiprintf_r>:
 8006bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc0:	4698      	mov	r8, r3
 8006bc2:	898b      	ldrh	r3, [r1, #12]
 8006bc4:	061b      	lsls	r3, r3, #24
 8006bc6:	b09d      	sub	sp, #116	@ 0x74
 8006bc8:	4607      	mov	r7, r0
 8006bca:	460d      	mov	r5, r1
 8006bcc:	4614      	mov	r4, r2
 8006bce:	d510      	bpl.n	8006bf2 <_svfiprintf_r+0x36>
 8006bd0:	690b      	ldr	r3, [r1, #16]
 8006bd2:	b973      	cbnz	r3, 8006bf2 <_svfiprintf_r+0x36>
 8006bd4:	2140      	movs	r1, #64	@ 0x40
 8006bd6:	f7fe fbef 	bl	80053b8 <_malloc_r>
 8006bda:	6028      	str	r0, [r5, #0]
 8006bdc:	6128      	str	r0, [r5, #16]
 8006bde:	b930      	cbnz	r0, 8006bee <_svfiprintf_r+0x32>
 8006be0:	230c      	movs	r3, #12
 8006be2:	603b      	str	r3, [r7, #0]
 8006be4:	f04f 30ff 	mov.w	r0, #4294967295
 8006be8:	b01d      	add	sp, #116	@ 0x74
 8006bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bee:	2340      	movs	r3, #64	@ 0x40
 8006bf0:	616b      	str	r3, [r5, #20]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bf6:	2320      	movs	r3, #32
 8006bf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c00:	2330      	movs	r3, #48	@ 0x30
 8006c02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006da0 <_svfiprintf_r+0x1e4>
 8006c06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c0a:	f04f 0901 	mov.w	r9, #1
 8006c0e:	4623      	mov	r3, r4
 8006c10:	469a      	mov	sl, r3
 8006c12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c16:	b10a      	cbz	r2, 8006c1c <_svfiprintf_r+0x60>
 8006c18:	2a25      	cmp	r2, #37	@ 0x25
 8006c1a:	d1f9      	bne.n	8006c10 <_svfiprintf_r+0x54>
 8006c1c:	ebba 0b04 	subs.w	fp, sl, r4
 8006c20:	d00b      	beq.n	8006c3a <_svfiprintf_r+0x7e>
 8006c22:	465b      	mov	r3, fp
 8006c24:	4622      	mov	r2, r4
 8006c26:	4629      	mov	r1, r5
 8006c28:	4638      	mov	r0, r7
 8006c2a:	f7ff ff6b 	bl	8006b04 <__ssputs_r>
 8006c2e:	3001      	adds	r0, #1
 8006c30:	f000 80a7 	beq.w	8006d82 <_svfiprintf_r+0x1c6>
 8006c34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c36:	445a      	add	r2, fp
 8006c38:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c3a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f000 809f 	beq.w	8006d82 <_svfiprintf_r+0x1c6>
 8006c44:	2300      	movs	r3, #0
 8006c46:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c4e:	f10a 0a01 	add.w	sl, sl, #1
 8006c52:	9304      	str	r3, [sp, #16]
 8006c54:	9307      	str	r3, [sp, #28]
 8006c56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c5c:	4654      	mov	r4, sl
 8006c5e:	2205      	movs	r2, #5
 8006c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c64:	484e      	ldr	r0, [pc, #312]	@ (8006da0 <_svfiprintf_r+0x1e4>)
 8006c66:	f7f9 fab3 	bl	80001d0 <memchr>
 8006c6a:	9a04      	ldr	r2, [sp, #16]
 8006c6c:	b9d8      	cbnz	r0, 8006ca6 <_svfiprintf_r+0xea>
 8006c6e:	06d0      	lsls	r0, r2, #27
 8006c70:	bf44      	itt	mi
 8006c72:	2320      	movmi	r3, #32
 8006c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c78:	0711      	lsls	r1, r2, #28
 8006c7a:	bf44      	itt	mi
 8006c7c:	232b      	movmi	r3, #43	@ 0x2b
 8006c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c82:	f89a 3000 	ldrb.w	r3, [sl]
 8006c86:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c88:	d015      	beq.n	8006cb6 <_svfiprintf_r+0xfa>
 8006c8a:	9a07      	ldr	r2, [sp, #28]
 8006c8c:	4654      	mov	r4, sl
 8006c8e:	2000      	movs	r0, #0
 8006c90:	f04f 0c0a 	mov.w	ip, #10
 8006c94:	4621      	mov	r1, r4
 8006c96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c9a:	3b30      	subs	r3, #48	@ 0x30
 8006c9c:	2b09      	cmp	r3, #9
 8006c9e:	d94b      	bls.n	8006d38 <_svfiprintf_r+0x17c>
 8006ca0:	b1b0      	cbz	r0, 8006cd0 <_svfiprintf_r+0x114>
 8006ca2:	9207      	str	r2, [sp, #28]
 8006ca4:	e014      	b.n	8006cd0 <_svfiprintf_r+0x114>
 8006ca6:	eba0 0308 	sub.w	r3, r0, r8
 8006caa:	fa09 f303 	lsl.w	r3, r9, r3
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	9304      	str	r3, [sp, #16]
 8006cb2:	46a2      	mov	sl, r4
 8006cb4:	e7d2      	b.n	8006c5c <_svfiprintf_r+0xa0>
 8006cb6:	9b03      	ldr	r3, [sp, #12]
 8006cb8:	1d19      	adds	r1, r3, #4
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	9103      	str	r1, [sp, #12]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	bfbb      	ittet	lt
 8006cc2:	425b      	neglt	r3, r3
 8006cc4:	f042 0202 	orrlt.w	r2, r2, #2
 8006cc8:	9307      	strge	r3, [sp, #28]
 8006cca:	9307      	strlt	r3, [sp, #28]
 8006ccc:	bfb8      	it	lt
 8006cce:	9204      	strlt	r2, [sp, #16]
 8006cd0:	7823      	ldrb	r3, [r4, #0]
 8006cd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cd4:	d10a      	bne.n	8006cec <_svfiprintf_r+0x130>
 8006cd6:	7863      	ldrb	r3, [r4, #1]
 8006cd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cda:	d132      	bne.n	8006d42 <_svfiprintf_r+0x186>
 8006cdc:	9b03      	ldr	r3, [sp, #12]
 8006cde:	1d1a      	adds	r2, r3, #4
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	9203      	str	r2, [sp, #12]
 8006ce4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ce8:	3402      	adds	r4, #2
 8006cea:	9305      	str	r3, [sp, #20]
 8006cec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006da4 <_svfiprintf_r+0x1e8>
 8006cf0:	7821      	ldrb	r1, [r4, #0]
 8006cf2:	2203      	movs	r2, #3
 8006cf4:	4650      	mov	r0, sl
 8006cf6:	f7f9 fa6b 	bl	80001d0 <memchr>
 8006cfa:	b138      	cbz	r0, 8006d0c <_svfiprintf_r+0x150>
 8006cfc:	9b04      	ldr	r3, [sp, #16]
 8006cfe:	eba0 000a 	sub.w	r0, r0, sl
 8006d02:	2240      	movs	r2, #64	@ 0x40
 8006d04:	4082      	lsls	r2, r0
 8006d06:	4313      	orrs	r3, r2
 8006d08:	3401      	adds	r4, #1
 8006d0a:	9304      	str	r3, [sp, #16]
 8006d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d10:	4825      	ldr	r0, [pc, #148]	@ (8006da8 <_svfiprintf_r+0x1ec>)
 8006d12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d16:	2206      	movs	r2, #6
 8006d18:	f7f9 fa5a 	bl	80001d0 <memchr>
 8006d1c:	2800      	cmp	r0, #0
 8006d1e:	d036      	beq.n	8006d8e <_svfiprintf_r+0x1d2>
 8006d20:	4b22      	ldr	r3, [pc, #136]	@ (8006dac <_svfiprintf_r+0x1f0>)
 8006d22:	bb1b      	cbnz	r3, 8006d6c <_svfiprintf_r+0x1b0>
 8006d24:	9b03      	ldr	r3, [sp, #12]
 8006d26:	3307      	adds	r3, #7
 8006d28:	f023 0307 	bic.w	r3, r3, #7
 8006d2c:	3308      	adds	r3, #8
 8006d2e:	9303      	str	r3, [sp, #12]
 8006d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d32:	4433      	add	r3, r6
 8006d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d36:	e76a      	b.n	8006c0e <_svfiprintf_r+0x52>
 8006d38:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d3c:	460c      	mov	r4, r1
 8006d3e:	2001      	movs	r0, #1
 8006d40:	e7a8      	b.n	8006c94 <_svfiprintf_r+0xd8>
 8006d42:	2300      	movs	r3, #0
 8006d44:	3401      	adds	r4, #1
 8006d46:	9305      	str	r3, [sp, #20]
 8006d48:	4619      	mov	r1, r3
 8006d4a:	f04f 0c0a 	mov.w	ip, #10
 8006d4e:	4620      	mov	r0, r4
 8006d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d54:	3a30      	subs	r2, #48	@ 0x30
 8006d56:	2a09      	cmp	r2, #9
 8006d58:	d903      	bls.n	8006d62 <_svfiprintf_r+0x1a6>
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d0c6      	beq.n	8006cec <_svfiprintf_r+0x130>
 8006d5e:	9105      	str	r1, [sp, #20]
 8006d60:	e7c4      	b.n	8006cec <_svfiprintf_r+0x130>
 8006d62:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d66:	4604      	mov	r4, r0
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e7f0      	b.n	8006d4e <_svfiprintf_r+0x192>
 8006d6c:	ab03      	add	r3, sp, #12
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	462a      	mov	r2, r5
 8006d72:	4b0f      	ldr	r3, [pc, #60]	@ (8006db0 <_svfiprintf_r+0x1f4>)
 8006d74:	a904      	add	r1, sp, #16
 8006d76:	4638      	mov	r0, r7
 8006d78:	f7fc fce6 	bl	8003748 <_printf_float>
 8006d7c:	1c42      	adds	r2, r0, #1
 8006d7e:	4606      	mov	r6, r0
 8006d80:	d1d6      	bne.n	8006d30 <_svfiprintf_r+0x174>
 8006d82:	89ab      	ldrh	r3, [r5, #12]
 8006d84:	065b      	lsls	r3, r3, #25
 8006d86:	f53f af2d 	bmi.w	8006be4 <_svfiprintf_r+0x28>
 8006d8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d8c:	e72c      	b.n	8006be8 <_svfiprintf_r+0x2c>
 8006d8e:	ab03      	add	r3, sp, #12
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	462a      	mov	r2, r5
 8006d94:	4b06      	ldr	r3, [pc, #24]	@ (8006db0 <_svfiprintf_r+0x1f4>)
 8006d96:	a904      	add	r1, sp, #16
 8006d98:	4638      	mov	r0, r7
 8006d9a:	f7fc ff6f 	bl	8003c7c <_printf_i>
 8006d9e:	e7ed      	b.n	8006d7c <_svfiprintf_r+0x1c0>
 8006da0:	08008211 	.word	0x08008211
 8006da4:	08008217 	.word	0x08008217
 8006da8:	0800821b 	.word	0x0800821b
 8006dac:	08003749 	.word	0x08003749
 8006db0:	08006b05 	.word	0x08006b05

08006db4 <__sflush_r>:
 8006db4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dba:	0716      	lsls	r6, r2, #28
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	460c      	mov	r4, r1
 8006dc0:	d454      	bmi.n	8006e6c <__sflush_r+0xb8>
 8006dc2:	684b      	ldr	r3, [r1, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	dc02      	bgt.n	8006dce <__sflush_r+0x1a>
 8006dc8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	dd48      	ble.n	8006e60 <__sflush_r+0xac>
 8006dce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dd0:	2e00      	cmp	r6, #0
 8006dd2:	d045      	beq.n	8006e60 <__sflush_r+0xac>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dda:	682f      	ldr	r7, [r5, #0]
 8006ddc:	6a21      	ldr	r1, [r4, #32]
 8006dde:	602b      	str	r3, [r5, #0]
 8006de0:	d030      	beq.n	8006e44 <__sflush_r+0x90>
 8006de2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	0759      	lsls	r1, r3, #29
 8006de8:	d505      	bpl.n	8006df6 <__sflush_r+0x42>
 8006dea:	6863      	ldr	r3, [r4, #4]
 8006dec:	1ad2      	subs	r2, r2, r3
 8006dee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006df0:	b10b      	cbz	r3, 8006df6 <__sflush_r+0x42>
 8006df2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006df4:	1ad2      	subs	r2, r2, r3
 8006df6:	2300      	movs	r3, #0
 8006df8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dfa:	6a21      	ldr	r1, [r4, #32]
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	47b0      	blx	r6
 8006e00:	1c43      	adds	r3, r0, #1
 8006e02:	89a3      	ldrh	r3, [r4, #12]
 8006e04:	d106      	bne.n	8006e14 <__sflush_r+0x60>
 8006e06:	6829      	ldr	r1, [r5, #0]
 8006e08:	291d      	cmp	r1, #29
 8006e0a:	d82b      	bhi.n	8006e64 <__sflush_r+0xb0>
 8006e0c:	4a28      	ldr	r2, [pc, #160]	@ (8006eb0 <__sflush_r+0xfc>)
 8006e0e:	40ca      	lsrs	r2, r1
 8006e10:	07d6      	lsls	r6, r2, #31
 8006e12:	d527      	bpl.n	8006e64 <__sflush_r+0xb0>
 8006e14:	2200      	movs	r2, #0
 8006e16:	6062      	str	r2, [r4, #4]
 8006e18:	04d9      	lsls	r1, r3, #19
 8006e1a:	6922      	ldr	r2, [r4, #16]
 8006e1c:	6022      	str	r2, [r4, #0]
 8006e1e:	d504      	bpl.n	8006e2a <__sflush_r+0x76>
 8006e20:	1c42      	adds	r2, r0, #1
 8006e22:	d101      	bne.n	8006e28 <__sflush_r+0x74>
 8006e24:	682b      	ldr	r3, [r5, #0]
 8006e26:	b903      	cbnz	r3, 8006e2a <__sflush_r+0x76>
 8006e28:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e2c:	602f      	str	r7, [r5, #0]
 8006e2e:	b1b9      	cbz	r1, 8006e60 <__sflush_r+0xac>
 8006e30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e34:	4299      	cmp	r1, r3
 8006e36:	d002      	beq.n	8006e3e <__sflush_r+0x8a>
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f7fe fa49 	bl	80052d0 <_free_r>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e42:	e00d      	b.n	8006e60 <__sflush_r+0xac>
 8006e44:	2301      	movs	r3, #1
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b0      	blx	r6
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	1c50      	adds	r0, r2, #1
 8006e4e:	d1c9      	bne.n	8006de4 <__sflush_r+0x30>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0c6      	beq.n	8006de4 <__sflush_r+0x30>
 8006e56:	2b1d      	cmp	r3, #29
 8006e58:	d001      	beq.n	8006e5e <__sflush_r+0xaa>
 8006e5a:	2b16      	cmp	r3, #22
 8006e5c:	d11d      	bne.n	8006e9a <__sflush_r+0xe6>
 8006e5e:	602f      	str	r7, [r5, #0]
 8006e60:	2000      	movs	r0, #0
 8006e62:	e021      	b.n	8006ea8 <__sflush_r+0xf4>
 8006e64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e68:	b21b      	sxth	r3, r3
 8006e6a:	e01a      	b.n	8006ea2 <__sflush_r+0xee>
 8006e6c:	690f      	ldr	r7, [r1, #16]
 8006e6e:	2f00      	cmp	r7, #0
 8006e70:	d0f6      	beq.n	8006e60 <__sflush_r+0xac>
 8006e72:	0793      	lsls	r3, r2, #30
 8006e74:	680e      	ldr	r6, [r1, #0]
 8006e76:	bf08      	it	eq
 8006e78:	694b      	ldreq	r3, [r1, #20]
 8006e7a:	600f      	str	r7, [r1, #0]
 8006e7c:	bf18      	it	ne
 8006e7e:	2300      	movne	r3, #0
 8006e80:	1bf6      	subs	r6, r6, r7
 8006e82:	608b      	str	r3, [r1, #8]
 8006e84:	2e00      	cmp	r6, #0
 8006e86:	ddeb      	ble.n	8006e60 <__sflush_r+0xac>
 8006e88:	6a21      	ldr	r1, [r4, #32]
 8006e8a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006e8e:	4633      	mov	r3, r6
 8006e90:	463a      	mov	r2, r7
 8006e92:	4628      	mov	r0, r5
 8006e94:	47e0      	blx	ip
 8006e96:	2800      	cmp	r0, #0
 8006e98:	dc07      	bgt.n	8006eaa <__sflush_r+0xf6>
 8006e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ea2:	81a3      	strh	r3, [r4, #12]
 8006ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eaa:	4407      	add	r7, r0
 8006eac:	1a36      	subs	r6, r6, r0
 8006eae:	e7e9      	b.n	8006e84 <__sflush_r+0xd0>
 8006eb0:	20400001 	.word	0x20400001

08006eb4 <_fflush_r>:
 8006eb4:	b538      	push	{r3, r4, r5, lr}
 8006eb6:	690b      	ldr	r3, [r1, #16]
 8006eb8:	4605      	mov	r5, r0
 8006eba:	460c      	mov	r4, r1
 8006ebc:	b913      	cbnz	r3, 8006ec4 <_fflush_r+0x10>
 8006ebe:	2500      	movs	r5, #0
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	bd38      	pop	{r3, r4, r5, pc}
 8006ec4:	b118      	cbz	r0, 8006ece <_fflush_r+0x1a>
 8006ec6:	6a03      	ldr	r3, [r0, #32]
 8006ec8:	b90b      	cbnz	r3, 8006ece <_fflush_r+0x1a>
 8006eca:	f7fd fa89 	bl	80043e0 <__sinit>
 8006ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d0f3      	beq.n	8006ebe <_fflush_r+0xa>
 8006ed6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ed8:	07d0      	lsls	r0, r2, #31
 8006eda:	d404      	bmi.n	8006ee6 <_fflush_r+0x32>
 8006edc:	0599      	lsls	r1, r3, #22
 8006ede:	d402      	bmi.n	8006ee6 <_fflush_r+0x32>
 8006ee0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ee2:	f7fd fb96 	bl	8004612 <__retarget_lock_acquire_recursive>
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	4621      	mov	r1, r4
 8006eea:	f7ff ff63 	bl	8006db4 <__sflush_r>
 8006eee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ef0:	07da      	lsls	r2, r3, #31
 8006ef2:	4605      	mov	r5, r0
 8006ef4:	d4e4      	bmi.n	8006ec0 <_fflush_r+0xc>
 8006ef6:	89a3      	ldrh	r3, [r4, #12]
 8006ef8:	059b      	lsls	r3, r3, #22
 8006efa:	d4e1      	bmi.n	8006ec0 <_fflush_r+0xc>
 8006efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006efe:	f7fd fb89 	bl	8004614 <__retarget_lock_release_recursive>
 8006f02:	e7dd      	b.n	8006ec0 <_fflush_r+0xc>

08006f04 <memmove>:
 8006f04:	4288      	cmp	r0, r1
 8006f06:	b510      	push	{r4, lr}
 8006f08:	eb01 0402 	add.w	r4, r1, r2
 8006f0c:	d902      	bls.n	8006f14 <memmove+0x10>
 8006f0e:	4284      	cmp	r4, r0
 8006f10:	4623      	mov	r3, r4
 8006f12:	d807      	bhi.n	8006f24 <memmove+0x20>
 8006f14:	1e43      	subs	r3, r0, #1
 8006f16:	42a1      	cmp	r1, r4
 8006f18:	d008      	beq.n	8006f2c <memmove+0x28>
 8006f1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f22:	e7f8      	b.n	8006f16 <memmove+0x12>
 8006f24:	4402      	add	r2, r0
 8006f26:	4601      	mov	r1, r0
 8006f28:	428a      	cmp	r2, r1
 8006f2a:	d100      	bne.n	8006f2e <memmove+0x2a>
 8006f2c:	bd10      	pop	{r4, pc}
 8006f2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f36:	e7f7      	b.n	8006f28 <memmove+0x24>

08006f38 <strncmp>:
 8006f38:	b510      	push	{r4, lr}
 8006f3a:	b16a      	cbz	r2, 8006f58 <strncmp+0x20>
 8006f3c:	3901      	subs	r1, #1
 8006f3e:	1884      	adds	r4, r0, r2
 8006f40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f44:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d103      	bne.n	8006f54 <strncmp+0x1c>
 8006f4c:	42a0      	cmp	r0, r4
 8006f4e:	d001      	beq.n	8006f54 <strncmp+0x1c>
 8006f50:	2a00      	cmp	r2, #0
 8006f52:	d1f5      	bne.n	8006f40 <strncmp+0x8>
 8006f54:	1ad0      	subs	r0, r2, r3
 8006f56:	bd10      	pop	{r4, pc}
 8006f58:	4610      	mov	r0, r2
 8006f5a:	e7fc      	b.n	8006f56 <strncmp+0x1e>

08006f5c <_sbrk_r>:
 8006f5c:	b538      	push	{r3, r4, r5, lr}
 8006f5e:	4d06      	ldr	r5, [pc, #24]	@ (8006f78 <_sbrk_r+0x1c>)
 8006f60:	2300      	movs	r3, #0
 8006f62:	4604      	mov	r4, r0
 8006f64:	4608      	mov	r0, r1
 8006f66:	602b      	str	r3, [r5, #0]
 8006f68:	f7fa faa8 	bl	80014bc <_sbrk>
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	d102      	bne.n	8006f76 <_sbrk_r+0x1a>
 8006f70:	682b      	ldr	r3, [r5, #0]
 8006f72:	b103      	cbz	r3, 8006f76 <_sbrk_r+0x1a>
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	bd38      	pop	{r3, r4, r5, pc}
 8006f78:	20000410 	.word	0x20000410

08006f7c <memcpy>:
 8006f7c:	440a      	add	r2, r1
 8006f7e:	4291      	cmp	r1, r2
 8006f80:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f84:	d100      	bne.n	8006f88 <memcpy+0xc>
 8006f86:	4770      	bx	lr
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f92:	4291      	cmp	r1, r2
 8006f94:	d1f9      	bne.n	8006f8a <memcpy+0xe>
 8006f96:	bd10      	pop	{r4, pc}

08006f98 <nan>:
 8006f98:	4901      	ldr	r1, [pc, #4]	@ (8006fa0 <nan+0x8>)
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	7ff80000 	.word	0x7ff80000

08006fa4 <__assert_func>:
 8006fa4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fa6:	4614      	mov	r4, r2
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4b09      	ldr	r3, [pc, #36]	@ (8006fd0 <__assert_func+0x2c>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4605      	mov	r5, r0
 8006fb0:	68d8      	ldr	r0, [r3, #12]
 8006fb2:	b14c      	cbz	r4, 8006fc8 <__assert_func+0x24>
 8006fb4:	4b07      	ldr	r3, [pc, #28]	@ (8006fd4 <__assert_func+0x30>)
 8006fb6:	9100      	str	r1, [sp, #0]
 8006fb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fbc:	4906      	ldr	r1, [pc, #24]	@ (8006fd8 <__assert_func+0x34>)
 8006fbe:	462b      	mov	r3, r5
 8006fc0:	f000 fba8 	bl	8007714 <fiprintf>
 8006fc4:	f000 fbb8 	bl	8007738 <abort>
 8006fc8:	4b04      	ldr	r3, [pc, #16]	@ (8006fdc <__assert_func+0x38>)
 8006fca:	461c      	mov	r4, r3
 8006fcc:	e7f3      	b.n	8006fb6 <__assert_func+0x12>
 8006fce:	bf00      	nop
 8006fd0:	20000034 	.word	0x20000034
 8006fd4:	0800822a 	.word	0x0800822a
 8006fd8:	08008237 	.word	0x08008237
 8006fdc:	08008265 	.word	0x08008265

08006fe0 <_calloc_r>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	fba1 5402 	umull	r5, r4, r1, r2
 8006fe6:	b934      	cbnz	r4, 8006ff6 <_calloc_r+0x16>
 8006fe8:	4629      	mov	r1, r5
 8006fea:	f7fe f9e5 	bl	80053b8 <_malloc_r>
 8006fee:	4606      	mov	r6, r0
 8006ff0:	b928      	cbnz	r0, 8006ffe <_calloc_r+0x1e>
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	bd70      	pop	{r4, r5, r6, pc}
 8006ff6:	220c      	movs	r2, #12
 8006ff8:	6002      	str	r2, [r0, #0]
 8006ffa:	2600      	movs	r6, #0
 8006ffc:	e7f9      	b.n	8006ff2 <_calloc_r+0x12>
 8006ffe:	462a      	mov	r2, r5
 8007000:	4621      	mov	r1, r4
 8007002:	f7fd fa88 	bl	8004516 <memset>
 8007006:	e7f4      	b.n	8006ff2 <_calloc_r+0x12>

08007008 <rshift>:
 8007008:	6903      	ldr	r3, [r0, #16]
 800700a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800700e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007012:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007016:	f100 0414 	add.w	r4, r0, #20
 800701a:	dd45      	ble.n	80070a8 <rshift+0xa0>
 800701c:	f011 011f 	ands.w	r1, r1, #31
 8007020:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007024:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007028:	d10c      	bne.n	8007044 <rshift+0x3c>
 800702a:	f100 0710 	add.w	r7, r0, #16
 800702e:	4629      	mov	r1, r5
 8007030:	42b1      	cmp	r1, r6
 8007032:	d334      	bcc.n	800709e <rshift+0x96>
 8007034:	1a9b      	subs	r3, r3, r2
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	1eea      	subs	r2, r5, #3
 800703a:	4296      	cmp	r6, r2
 800703c:	bf38      	it	cc
 800703e:	2300      	movcc	r3, #0
 8007040:	4423      	add	r3, r4
 8007042:	e015      	b.n	8007070 <rshift+0x68>
 8007044:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007048:	f1c1 0820 	rsb	r8, r1, #32
 800704c:	40cf      	lsrs	r7, r1
 800704e:	f105 0e04 	add.w	lr, r5, #4
 8007052:	46a1      	mov	r9, r4
 8007054:	4576      	cmp	r6, lr
 8007056:	46f4      	mov	ip, lr
 8007058:	d815      	bhi.n	8007086 <rshift+0x7e>
 800705a:	1a9a      	subs	r2, r3, r2
 800705c:	0092      	lsls	r2, r2, #2
 800705e:	3a04      	subs	r2, #4
 8007060:	3501      	adds	r5, #1
 8007062:	42ae      	cmp	r6, r5
 8007064:	bf38      	it	cc
 8007066:	2200      	movcc	r2, #0
 8007068:	18a3      	adds	r3, r4, r2
 800706a:	50a7      	str	r7, [r4, r2]
 800706c:	b107      	cbz	r7, 8007070 <rshift+0x68>
 800706e:	3304      	adds	r3, #4
 8007070:	1b1a      	subs	r2, r3, r4
 8007072:	42a3      	cmp	r3, r4
 8007074:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007078:	bf08      	it	eq
 800707a:	2300      	moveq	r3, #0
 800707c:	6102      	str	r2, [r0, #16]
 800707e:	bf08      	it	eq
 8007080:	6143      	streq	r3, [r0, #20]
 8007082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007086:	f8dc c000 	ldr.w	ip, [ip]
 800708a:	fa0c fc08 	lsl.w	ip, ip, r8
 800708e:	ea4c 0707 	orr.w	r7, ip, r7
 8007092:	f849 7b04 	str.w	r7, [r9], #4
 8007096:	f85e 7b04 	ldr.w	r7, [lr], #4
 800709a:	40cf      	lsrs	r7, r1
 800709c:	e7da      	b.n	8007054 <rshift+0x4c>
 800709e:	f851 cb04 	ldr.w	ip, [r1], #4
 80070a2:	f847 cf04 	str.w	ip, [r7, #4]!
 80070a6:	e7c3      	b.n	8007030 <rshift+0x28>
 80070a8:	4623      	mov	r3, r4
 80070aa:	e7e1      	b.n	8007070 <rshift+0x68>

080070ac <__hexdig_fun>:
 80070ac:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80070b0:	2b09      	cmp	r3, #9
 80070b2:	d802      	bhi.n	80070ba <__hexdig_fun+0xe>
 80070b4:	3820      	subs	r0, #32
 80070b6:	b2c0      	uxtb	r0, r0
 80070b8:	4770      	bx	lr
 80070ba:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80070be:	2b05      	cmp	r3, #5
 80070c0:	d801      	bhi.n	80070c6 <__hexdig_fun+0x1a>
 80070c2:	3847      	subs	r0, #71	@ 0x47
 80070c4:	e7f7      	b.n	80070b6 <__hexdig_fun+0xa>
 80070c6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80070ca:	2b05      	cmp	r3, #5
 80070cc:	d801      	bhi.n	80070d2 <__hexdig_fun+0x26>
 80070ce:	3827      	subs	r0, #39	@ 0x27
 80070d0:	e7f1      	b.n	80070b6 <__hexdig_fun+0xa>
 80070d2:	2000      	movs	r0, #0
 80070d4:	4770      	bx	lr
	...

080070d8 <__gethex>:
 80070d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070dc:	b085      	sub	sp, #20
 80070de:	468a      	mov	sl, r1
 80070e0:	9302      	str	r3, [sp, #8]
 80070e2:	680b      	ldr	r3, [r1, #0]
 80070e4:	9001      	str	r0, [sp, #4]
 80070e6:	4690      	mov	r8, r2
 80070e8:	1c9c      	adds	r4, r3, #2
 80070ea:	46a1      	mov	r9, r4
 80070ec:	f814 0b01 	ldrb.w	r0, [r4], #1
 80070f0:	2830      	cmp	r0, #48	@ 0x30
 80070f2:	d0fa      	beq.n	80070ea <__gethex+0x12>
 80070f4:	eba9 0303 	sub.w	r3, r9, r3
 80070f8:	f1a3 0b02 	sub.w	fp, r3, #2
 80070fc:	f7ff ffd6 	bl	80070ac <__hexdig_fun>
 8007100:	4605      	mov	r5, r0
 8007102:	2800      	cmp	r0, #0
 8007104:	d168      	bne.n	80071d8 <__gethex+0x100>
 8007106:	49a0      	ldr	r1, [pc, #640]	@ (8007388 <__gethex+0x2b0>)
 8007108:	2201      	movs	r2, #1
 800710a:	4648      	mov	r0, r9
 800710c:	f7ff ff14 	bl	8006f38 <strncmp>
 8007110:	4607      	mov	r7, r0
 8007112:	2800      	cmp	r0, #0
 8007114:	d167      	bne.n	80071e6 <__gethex+0x10e>
 8007116:	f899 0001 	ldrb.w	r0, [r9, #1]
 800711a:	4626      	mov	r6, r4
 800711c:	f7ff ffc6 	bl	80070ac <__hexdig_fun>
 8007120:	2800      	cmp	r0, #0
 8007122:	d062      	beq.n	80071ea <__gethex+0x112>
 8007124:	4623      	mov	r3, r4
 8007126:	7818      	ldrb	r0, [r3, #0]
 8007128:	2830      	cmp	r0, #48	@ 0x30
 800712a:	4699      	mov	r9, r3
 800712c:	f103 0301 	add.w	r3, r3, #1
 8007130:	d0f9      	beq.n	8007126 <__gethex+0x4e>
 8007132:	f7ff ffbb 	bl	80070ac <__hexdig_fun>
 8007136:	fab0 f580 	clz	r5, r0
 800713a:	096d      	lsrs	r5, r5, #5
 800713c:	f04f 0b01 	mov.w	fp, #1
 8007140:	464a      	mov	r2, r9
 8007142:	4616      	mov	r6, r2
 8007144:	3201      	adds	r2, #1
 8007146:	7830      	ldrb	r0, [r6, #0]
 8007148:	f7ff ffb0 	bl	80070ac <__hexdig_fun>
 800714c:	2800      	cmp	r0, #0
 800714e:	d1f8      	bne.n	8007142 <__gethex+0x6a>
 8007150:	498d      	ldr	r1, [pc, #564]	@ (8007388 <__gethex+0x2b0>)
 8007152:	2201      	movs	r2, #1
 8007154:	4630      	mov	r0, r6
 8007156:	f7ff feef 	bl	8006f38 <strncmp>
 800715a:	2800      	cmp	r0, #0
 800715c:	d13f      	bne.n	80071de <__gethex+0x106>
 800715e:	b944      	cbnz	r4, 8007172 <__gethex+0x9a>
 8007160:	1c74      	adds	r4, r6, #1
 8007162:	4622      	mov	r2, r4
 8007164:	4616      	mov	r6, r2
 8007166:	3201      	adds	r2, #1
 8007168:	7830      	ldrb	r0, [r6, #0]
 800716a:	f7ff ff9f 	bl	80070ac <__hexdig_fun>
 800716e:	2800      	cmp	r0, #0
 8007170:	d1f8      	bne.n	8007164 <__gethex+0x8c>
 8007172:	1ba4      	subs	r4, r4, r6
 8007174:	00a7      	lsls	r7, r4, #2
 8007176:	7833      	ldrb	r3, [r6, #0]
 8007178:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800717c:	2b50      	cmp	r3, #80	@ 0x50
 800717e:	d13e      	bne.n	80071fe <__gethex+0x126>
 8007180:	7873      	ldrb	r3, [r6, #1]
 8007182:	2b2b      	cmp	r3, #43	@ 0x2b
 8007184:	d033      	beq.n	80071ee <__gethex+0x116>
 8007186:	2b2d      	cmp	r3, #45	@ 0x2d
 8007188:	d034      	beq.n	80071f4 <__gethex+0x11c>
 800718a:	1c71      	adds	r1, r6, #1
 800718c:	2400      	movs	r4, #0
 800718e:	7808      	ldrb	r0, [r1, #0]
 8007190:	f7ff ff8c 	bl	80070ac <__hexdig_fun>
 8007194:	1e43      	subs	r3, r0, #1
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b18      	cmp	r3, #24
 800719a:	d830      	bhi.n	80071fe <__gethex+0x126>
 800719c:	f1a0 0210 	sub.w	r2, r0, #16
 80071a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80071a4:	f7ff ff82 	bl	80070ac <__hexdig_fun>
 80071a8:	f100 3cff 	add.w	ip, r0, #4294967295
 80071ac:	fa5f fc8c 	uxtb.w	ip, ip
 80071b0:	f1bc 0f18 	cmp.w	ip, #24
 80071b4:	f04f 030a 	mov.w	r3, #10
 80071b8:	d91e      	bls.n	80071f8 <__gethex+0x120>
 80071ba:	b104      	cbz	r4, 80071be <__gethex+0xe6>
 80071bc:	4252      	negs	r2, r2
 80071be:	4417      	add	r7, r2
 80071c0:	f8ca 1000 	str.w	r1, [sl]
 80071c4:	b1ed      	cbz	r5, 8007202 <__gethex+0x12a>
 80071c6:	f1bb 0f00 	cmp.w	fp, #0
 80071ca:	bf0c      	ite	eq
 80071cc:	2506      	moveq	r5, #6
 80071ce:	2500      	movne	r5, #0
 80071d0:	4628      	mov	r0, r5
 80071d2:	b005      	add	sp, #20
 80071d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d8:	2500      	movs	r5, #0
 80071da:	462c      	mov	r4, r5
 80071dc:	e7b0      	b.n	8007140 <__gethex+0x68>
 80071de:	2c00      	cmp	r4, #0
 80071e0:	d1c7      	bne.n	8007172 <__gethex+0x9a>
 80071e2:	4627      	mov	r7, r4
 80071e4:	e7c7      	b.n	8007176 <__gethex+0x9e>
 80071e6:	464e      	mov	r6, r9
 80071e8:	462f      	mov	r7, r5
 80071ea:	2501      	movs	r5, #1
 80071ec:	e7c3      	b.n	8007176 <__gethex+0x9e>
 80071ee:	2400      	movs	r4, #0
 80071f0:	1cb1      	adds	r1, r6, #2
 80071f2:	e7cc      	b.n	800718e <__gethex+0xb6>
 80071f4:	2401      	movs	r4, #1
 80071f6:	e7fb      	b.n	80071f0 <__gethex+0x118>
 80071f8:	fb03 0002 	mla	r0, r3, r2, r0
 80071fc:	e7ce      	b.n	800719c <__gethex+0xc4>
 80071fe:	4631      	mov	r1, r6
 8007200:	e7de      	b.n	80071c0 <__gethex+0xe8>
 8007202:	eba6 0309 	sub.w	r3, r6, r9
 8007206:	3b01      	subs	r3, #1
 8007208:	4629      	mov	r1, r5
 800720a:	2b07      	cmp	r3, #7
 800720c:	dc0a      	bgt.n	8007224 <__gethex+0x14c>
 800720e:	9801      	ldr	r0, [sp, #4]
 8007210:	f7fe f95e 	bl	80054d0 <_Balloc>
 8007214:	4604      	mov	r4, r0
 8007216:	b940      	cbnz	r0, 800722a <__gethex+0x152>
 8007218:	4b5c      	ldr	r3, [pc, #368]	@ (800738c <__gethex+0x2b4>)
 800721a:	4602      	mov	r2, r0
 800721c:	21e4      	movs	r1, #228	@ 0xe4
 800721e:	485c      	ldr	r0, [pc, #368]	@ (8007390 <__gethex+0x2b8>)
 8007220:	f7ff fec0 	bl	8006fa4 <__assert_func>
 8007224:	3101      	adds	r1, #1
 8007226:	105b      	asrs	r3, r3, #1
 8007228:	e7ef      	b.n	800720a <__gethex+0x132>
 800722a:	f100 0a14 	add.w	sl, r0, #20
 800722e:	2300      	movs	r3, #0
 8007230:	4655      	mov	r5, sl
 8007232:	469b      	mov	fp, r3
 8007234:	45b1      	cmp	r9, r6
 8007236:	d337      	bcc.n	80072a8 <__gethex+0x1d0>
 8007238:	f845 bb04 	str.w	fp, [r5], #4
 800723c:	eba5 050a 	sub.w	r5, r5, sl
 8007240:	10ad      	asrs	r5, r5, #2
 8007242:	6125      	str	r5, [r4, #16]
 8007244:	4658      	mov	r0, fp
 8007246:	f7fe fa35 	bl	80056b4 <__hi0bits>
 800724a:	016d      	lsls	r5, r5, #5
 800724c:	f8d8 6000 	ldr.w	r6, [r8]
 8007250:	1a2d      	subs	r5, r5, r0
 8007252:	42b5      	cmp	r5, r6
 8007254:	dd54      	ble.n	8007300 <__gethex+0x228>
 8007256:	1bad      	subs	r5, r5, r6
 8007258:	4629      	mov	r1, r5
 800725a:	4620      	mov	r0, r4
 800725c:	f7fe fdb7 	bl	8005dce <__any_on>
 8007260:	4681      	mov	r9, r0
 8007262:	b178      	cbz	r0, 8007284 <__gethex+0x1ac>
 8007264:	1e6b      	subs	r3, r5, #1
 8007266:	1159      	asrs	r1, r3, #5
 8007268:	f003 021f 	and.w	r2, r3, #31
 800726c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007270:	f04f 0901 	mov.w	r9, #1
 8007274:	fa09 f202 	lsl.w	r2, r9, r2
 8007278:	420a      	tst	r2, r1
 800727a:	d003      	beq.n	8007284 <__gethex+0x1ac>
 800727c:	454b      	cmp	r3, r9
 800727e:	dc36      	bgt.n	80072ee <__gethex+0x216>
 8007280:	f04f 0902 	mov.w	r9, #2
 8007284:	4629      	mov	r1, r5
 8007286:	4620      	mov	r0, r4
 8007288:	f7ff febe 	bl	8007008 <rshift>
 800728c:	442f      	add	r7, r5
 800728e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007292:	42bb      	cmp	r3, r7
 8007294:	da42      	bge.n	800731c <__gethex+0x244>
 8007296:	9801      	ldr	r0, [sp, #4]
 8007298:	4621      	mov	r1, r4
 800729a:	f7fe f959 	bl	8005550 <_Bfree>
 800729e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072a0:	2300      	movs	r3, #0
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	25a3      	movs	r5, #163	@ 0xa3
 80072a6:	e793      	b.n	80071d0 <__gethex+0xf8>
 80072a8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80072ac:	2a2e      	cmp	r2, #46	@ 0x2e
 80072ae:	d012      	beq.n	80072d6 <__gethex+0x1fe>
 80072b0:	2b20      	cmp	r3, #32
 80072b2:	d104      	bne.n	80072be <__gethex+0x1e6>
 80072b4:	f845 bb04 	str.w	fp, [r5], #4
 80072b8:	f04f 0b00 	mov.w	fp, #0
 80072bc:	465b      	mov	r3, fp
 80072be:	7830      	ldrb	r0, [r6, #0]
 80072c0:	9303      	str	r3, [sp, #12]
 80072c2:	f7ff fef3 	bl	80070ac <__hexdig_fun>
 80072c6:	9b03      	ldr	r3, [sp, #12]
 80072c8:	f000 000f 	and.w	r0, r0, #15
 80072cc:	4098      	lsls	r0, r3
 80072ce:	ea4b 0b00 	orr.w	fp, fp, r0
 80072d2:	3304      	adds	r3, #4
 80072d4:	e7ae      	b.n	8007234 <__gethex+0x15c>
 80072d6:	45b1      	cmp	r9, r6
 80072d8:	d8ea      	bhi.n	80072b0 <__gethex+0x1d8>
 80072da:	492b      	ldr	r1, [pc, #172]	@ (8007388 <__gethex+0x2b0>)
 80072dc:	9303      	str	r3, [sp, #12]
 80072de:	2201      	movs	r2, #1
 80072e0:	4630      	mov	r0, r6
 80072e2:	f7ff fe29 	bl	8006f38 <strncmp>
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	2800      	cmp	r0, #0
 80072ea:	d1e1      	bne.n	80072b0 <__gethex+0x1d8>
 80072ec:	e7a2      	b.n	8007234 <__gethex+0x15c>
 80072ee:	1ea9      	subs	r1, r5, #2
 80072f0:	4620      	mov	r0, r4
 80072f2:	f7fe fd6c 	bl	8005dce <__any_on>
 80072f6:	2800      	cmp	r0, #0
 80072f8:	d0c2      	beq.n	8007280 <__gethex+0x1a8>
 80072fa:	f04f 0903 	mov.w	r9, #3
 80072fe:	e7c1      	b.n	8007284 <__gethex+0x1ac>
 8007300:	da09      	bge.n	8007316 <__gethex+0x23e>
 8007302:	1b75      	subs	r5, r6, r5
 8007304:	4621      	mov	r1, r4
 8007306:	9801      	ldr	r0, [sp, #4]
 8007308:	462a      	mov	r2, r5
 800730a:	f7fe fb31 	bl	8005970 <__lshift>
 800730e:	1b7f      	subs	r7, r7, r5
 8007310:	4604      	mov	r4, r0
 8007312:	f100 0a14 	add.w	sl, r0, #20
 8007316:	f04f 0900 	mov.w	r9, #0
 800731a:	e7b8      	b.n	800728e <__gethex+0x1b6>
 800731c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007320:	42bd      	cmp	r5, r7
 8007322:	dd6f      	ble.n	8007404 <__gethex+0x32c>
 8007324:	1bed      	subs	r5, r5, r7
 8007326:	42ae      	cmp	r6, r5
 8007328:	dc34      	bgt.n	8007394 <__gethex+0x2bc>
 800732a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d022      	beq.n	8007378 <__gethex+0x2a0>
 8007332:	2b03      	cmp	r3, #3
 8007334:	d024      	beq.n	8007380 <__gethex+0x2a8>
 8007336:	2b01      	cmp	r3, #1
 8007338:	d115      	bne.n	8007366 <__gethex+0x28e>
 800733a:	42ae      	cmp	r6, r5
 800733c:	d113      	bne.n	8007366 <__gethex+0x28e>
 800733e:	2e01      	cmp	r6, #1
 8007340:	d10b      	bne.n	800735a <__gethex+0x282>
 8007342:	9a02      	ldr	r2, [sp, #8]
 8007344:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007348:	6013      	str	r3, [r2, #0]
 800734a:	2301      	movs	r3, #1
 800734c:	6123      	str	r3, [r4, #16]
 800734e:	f8ca 3000 	str.w	r3, [sl]
 8007352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007354:	2562      	movs	r5, #98	@ 0x62
 8007356:	601c      	str	r4, [r3, #0]
 8007358:	e73a      	b.n	80071d0 <__gethex+0xf8>
 800735a:	1e71      	subs	r1, r6, #1
 800735c:	4620      	mov	r0, r4
 800735e:	f7fe fd36 	bl	8005dce <__any_on>
 8007362:	2800      	cmp	r0, #0
 8007364:	d1ed      	bne.n	8007342 <__gethex+0x26a>
 8007366:	9801      	ldr	r0, [sp, #4]
 8007368:	4621      	mov	r1, r4
 800736a:	f7fe f8f1 	bl	8005550 <_Bfree>
 800736e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007370:	2300      	movs	r3, #0
 8007372:	6013      	str	r3, [r2, #0]
 8007374:	2550      	movs	r5, #80	@ 0x50
 8007376:	e72b      	b.n	80071d0 <__gethex+0xf8>
 8007378:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1f3      	bne.n	8007366 <__gethex+0x28e>
 800737e:	e7e0      	b.n	8007342 <__gethex+0x26a>
 8007380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1dd      	bne.n	8007342 <__gethex+0x26a>
 8007386:	e7ee      	b.n	8007366 <__gethex+0x28e>
 8007388:	0800820f 	.word	0x0800820f
 800738c:	080081a5 	.word	0x080081a5
 8007390:	08008266 	.word	0x08008266
 8007394:	1e6f      	subs	r7, r5, #1
 8007396:	f1b9 0f00 	cmp.w	r9, #0
 800739a:	d130      	bne.n	80073fe <__gethex+0x326>
 800739c:	b127      	cbz	r7, 80073a8 <__gethex+0x2d0>
 800739e:	4639      	mov	r1, r7
 80073a0:	4620      	mov	r0, r4
 80073a2:	f7fe fd14 	bl	8005dce <__any_on>
 80073a6:	4681      	mov	r9, r0
 80073a8:	117a      	asrs	r2, r7, #5
 80073aa:	2301      	movs	r3, #1
 80073ac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80073b0:	f007 071f 	and.w	r7, r7, #31
 80073b4:	40bb      	lsls	r3, r7
 80073b6:	4213      	tst	r3, r2
 80073b8:	4629      	mov	r1, r5
 80073ba:	4620      	mov	r0, r4
 80073bc:	bf18      	it	ne
 80073be:	f049 0902 	orrne.w	r9, r9, #2
 80073c2:	f7ff fe21 	bl	8007008 <rshift>
 80073c6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80073ca:	1b76      	subs	r6, r6, r5
 80073cc:	2502      	movs	r5, #2
 80073ce:	f1b9 0f00 	cmp.w	r9, #0
 80073d2:	d047      	beq.n	8007464 <__gethex+0x38c>
 80073d4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d015      	beq.n	8007408 <__gethex+0x330>
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d017      	beq.n	8007410 <__gethex+0x338>
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d109      	bne.n	80073f8 <__gethex+0x320>
 80073e4:	f019 0f02 	tst.w	r9, #2
 80073e8:	d006      	beq.n	80073f8 <__gethex+0x320>
 80073ea:	f8da 3000 	ldr.w	r3, [sl]
 80073ee:	ea49 0903 	orr.w	r9, r9, r3
 80073f2:	f019 0f01 	tst.w	r9, #1
 80073f6:	d10e      	bne.n	8007416 <__gethex+0x33e>
 80073f8:	f045 0510 	orr.w	r5, r5, #16
 80073fc:	e032      	b.n	8007464 <__gethex+0x38c>
 80073fe:	f04f 0901 	mov.w	r9, #1
 8007402:	e7d1      	b.n	80073a8 <__gethex+0x2d0>
 8007404:	2501      	movs	r5, #1
 8007406:	e7e2      	b.n	80073ce <__gethex+0x2f6>
 8007408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800740a:	f1c3 0301 	rsb	r3, r3, #1
 800740e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007410:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007412:	2b00      	cmp	r3, #0
 8007414:	d0f0      	beq.n	80073f8 <__gethex+0x320>
 8007416:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800741a:	f104 0314 	add.w	r3, r4, #20
 800741e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007422:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007426:	f04f 0c00 	mov.w	ip, #0
 800742a:	4618      	mov	r0, r3
 800742c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007430:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007434:	d01b      	beq.n	800746e <__gethex+0x396>
 8007436:	3201      	adds	r2, #1
 8007438:	6002      	str	r2, [r0, #0]
 800743a:	2d02      	cmp	r5, #2
 800743c:	f104 0314 	add.w	r3, r4, #20
 8007440:	d13c      	bne.n	80074bc <__gethex+0x3e4>
 8007442:	f8d8 2000 	ldr.w	r2, [r8]
 8007446:	3a01      	subs	r2, #1
 8007448:	42b2      	cmp	r2, r6
 800744a:	d109      	bne.n	8007460 <__gethex+0x388>
 800744c:	1171      	asrs	r1, r6, #5
 800744e:	2201      	movs	r2, #1
 8007450:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007454:	f006 061f 	and.w	r6, r6, #31
 8007458:	fa02 f606 	lsl.w	r6, r2, r6
 800745c:	421e      	tst	r6, r3
 800745e:	d13a      	bne.n	80074d6 <__gethex+0x3fe>
 8007460:	f045 0520 	orr.w	r5, r5, #32
 8007464:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007466:	601c      	str	r4, [r3, #0]
 8007468:	9b02      	ldr	r3, [sp, #8]
 800746a:	601f      	str	r7, [r3, #0]
 800746c:	e6b0      	b.n	80071d0 <__gethex+0xf8>
 800746e:	4299      	cmp	r1, r3
 8007470:	f843 cc04 	str.w	ip, [r3, #-4]
 8007474:	d8d9      	bhi.n	800742a <__gethex+0x352>
 8007476:	68a3      	ldr	r3, [r4, #8]
 8007478:	459b      	cmp	fp, r3
 800747a:	db17      	blt.n	80074ac <__gethex+0x3d4>
 800747c:	6861      	ldr	r1, [r4, #4]
 800747e:	9801      	ldr	r0, [sp, #4]
 8007480:	3101      	adds	r1, #1
 8007482:	f7fe f825 	bl	80054d0 <_Balloc>
 8007486:	4681      	mov	r9, r0
 8007488:	b918      	cbnz	r0, 8007492 <__gethex+0x3ba>
 800748a:	4b1a      	ldr	r3, [pc, #104]	@ (80074f4 <__gethex+0x41c>)
 800748c:	4602      	mov	r2, r0
 800748e:	2184      	movs	r1, #132	@ 0x84
 8007490:	e6c5      	b.n	800721e <__gethex+0x146>
 8007492:	6922      	ldr	r2, [r4, #16]
 8007494:	3202      	adds	r2, #2
 8007496:	f104 010c 	add.w	r1, r4, #12
 800749a:	0092      	lsls	r2, r2, #2
 800749c:	300c      	adds	r0, #12
 800749e:	f7ff fd6d 	bl	8006f7c <memcpy>
 80074a2:	4621      	mov	r1, r4
 80074a4:	9801      	ldr	r0, [sp, #4]
 80074a6:	f7fe f853 	bl	8005550 <_Bfree>
 80074aa:	464c      	mov	r4, r9
 80074ac:	6923      	ldr	r3, [r4, #16]
 80074ae:	1c5a      	adds	r2, r3, #1
 80074b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074b4:	6122      	str	r2, [r4, #16]
 80074b6:	2201      	movs	r2, #1
 80074b8:	615a      	str	r2, [r3, #20]
 80074ba:	e7be      	b.n	800743a <__gethex+0x362>
 80074bc:	6922      	ldr	r2, [r4, #16]
 80074be:	455a      	cmp	r2, fp
 80074c0:	dd0b      	ble.n	80074da <__gethex+0x402>
 80074c2:	2101      	movs	r1, #1
 80074c4:	4620      	mov	r0, r4
 80074c6:	f7ff fd9f 	bl	8007008 <rshift>
 80074ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074ce:	3701      	adds	r7, #1
 80074d0:	42bb      	cmp	r3, r7
 80074d2:	f6ff aee0 	blt.w	8007296 <__gethex+0x1be>
 80074d6:	2501      	movs	r5, #1
 80074d8:	e7c2      	b.n	8007460 <__gethex+0x388>
 80074da:	f016 061f 	ands.w	r6, r6, #31
 80074de:	d0fa      	beq.n	80074d6 <__gethex+0x3fe>
 80074e0:	4453      	add	r3, sl
 80074e2:	f1c6 0620 	rsb	r6, r6, #32
 80074e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80074ea:	f7fe f8e3 	bl	80056b4 <__hi0bits>
 80074ee:	42b0      	cmp	r0, r6
 80074f0:	dbe7      	blt.n	80074c2 <__gethex+0x3ea>
 80074f2:	e7f0      	b.n	80074d6 <__gethex+0x3fe>
 80074f4:	080081a5 	.word	0x080081a5

080074f8 <L_shift>:
 80074f8:	f1c2 0208 	rsb	r2, r2, #8
 80074fc:	0092      	lsls	r2, r2, #2
 80074fe:	b570      	push	{r4, r5, r6, lr}
 8007500:	f1c2 0620 	rsb	r6, r2, #32
 8007504:	6843      	ldr	r3, [r0, #4]
 8007506:	6804      	ldr	r4, [r0, #0]
 8007508:	fa03 f506 	lsl.w	r5, r3, r6
 800750c:	432c      	orrs	r4, r5
 800750e:	40d3      	lsrs	r3, r2
 8007510:	6004      	str	r4, [r0, #0]
 8007512:	f840 3f04 	str.w	r3, [r0, #4]!
 8007516:	4288      	cmp	r0, r1
 8007518:	d3f4      	bcc.n	8007504 <L_shift+0xc>
 800751a:	bd70      	pop	{r4, r5, r6, pc}

0800751c <__match>:
 800751c:	b530      	push	{r4, r5, lr}
 800751e:	6803      	ldr	r3, [r0, #0]
 8007520:	3301      	adds	r3, #1
 8007522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007526:	b914      	cbnz	r4, 800752e <__match+0x12>
 8007528:	6003      	str	r3, [r0, #0]
 800752a:	2001      	movs	r0, #1
 800752c:	bd30      	pop	{r4, r5, pc}
 800752e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007532:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007536:	2d19      	cmp	r5, #25
 8007538:	bf98      	it	ls
 800753a:	3220      	addls	r2, #32
 800753c:	42a2      	cmp	r2, r4
 800753e:	d0f0      	beq.n	8007522 <__match+0x6>
 8007540:	2000      	movs	r0, #0
 8007542:	e7f3      	b.n	800752c <__match+0x10>

08007544 <__hexnan>:
 8007544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007548:	680b      	ldr	r3, [r1, #0]
 800754a:	6801      	ldr	r1, [r0, #0]
 800754c:	115e      	asrs	r6, r3, #5
 800754e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007552:	f013 031f 	ands.w	r3, r3, #31
 8007556:	b087      	sub	sp, #28
 8007558:	bf18      	it	ne
 800755a:	3604      	addne	r6, #4
 800755c:	2500      	movs	r5, #0
 800755e:	1f37      	subs	r7, r6, #4
 8007560:	4682      	mov	sl, r0
 8007562:	4690      	mov	r8, r2
 8007564:	9301      	str	r3, [sp, #4]
 8007566:	f846 5c04 	str.w	r5, [r6, #-4]
 800756a:	46b9      	mov	r9, r7
 800756c:	463c      	mov	r4, r7
 800756e:	9502      	str	r5, [sp, #8]
 8007570:	46ab      	mov	fp, r5
 8007572:	784a      	ldrb	r2, [r1, #1]
 8007574:	1c4b      	adds	r3, r1, #1
 8007576:	9303      	str	r3, [sp, #12]
 8007578:	b342      	cbz	r2, 80075cc <__hexnan+0x88>
 800757a:	4610      	mov	r0, r2
 800757c:	9105      	str	r1, [sp, #20]
 800757e:	9204      	str	r2, [sp, #16]
 8007580:	f7ff fd94 	bl	80070ac <__hexdig_fun>
 8007584:	2800      	cmp	r0, #0
 8007586:	d151      	bne.n	800762c <__hexnan+0xe8>
 8007588:	9a04      	ldr	r2, [sp, #16]
 800758a:	9905      	ldr	r1, [sp, #20]
 800758c:	2a20      	cmp	r2, #32
 800758e:	d818      	bhi.n	80075c2 <__hexnan+0x7e>
 8007590:	9b02      	ldr	r3, [sp, #8]
 8007592:	459b      	cmp	fp, r3
 8007594:	dd13      	ble.n	80075be <__hexnan+0x7a>
 8007596:	454c      	cmp	r4, r9
 8007598:	d206      	bcs.n	80075a8 <__hexnan+0x64>
 800759a:	2d07      	cmp	r5, #7
 800759c:	dc04      	bgt.n	80075a8 <__hexnan+0x64>
 800759e:	462a      	mov	r2, r5
 80075a0:	4649      	mov	r1, r9
 80075a2:	4620      	mov	r0, r4
 80075a4:	f7ff ffa8 	bl	80074f8 <L_shift>
 80075a8:	4544      	cmp	r4, r8
 80075aa:	d952      	bls.n	8007652 <__hexnan+0x10e>
 80075ac:	2300      	movs	r3, #0
 80075ae:	f1a4 0904 	sub.w	r9, r4, #4
 80075b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80075b6:	f8cd b008 	str.w	fp, [sp, #8]
 80075ba:	464c      	mov	r4, r9
 80075bc:	461d      	mov	r5, r3
 80075be:	9903      	ldr	r1, [sp, #12]
 80075c0:	e7d7      	b.n	8007572 <__hexnan+0x2e>
 80075c2:	2a29      	cmp	r2, #41	@ 0x29
 80075c4:	d157      	bne.n	8007676 <__hexnan+0x132>
 80075c6:	3102      	adds	r1, #2
 80075c8:	f8ca 1000 	str.w	r1, [sl]
 80075cc:	f1bb 0f00 	cmp.w	fp, #0
 80075d0:	d051      	beq.n	8007676 <__hexnan+0x132>
 80075d2:	454c      	cmp	r4, r9
 80075d4:	d206      	bcs.n	80075e4 <__hexnan+0xa0>
 80075d6:	2d07      	cmp	r5, #7
 80075d8:	dc04      	bgt.n	80075e4 <__hexnan+0xa0>
 80075da:	462a      	mov	r2, r5
 80075dc:	4649      	mov	r1, r9
 80075de:	4620      	mov	r0, r4
 80075e0:	f7ff ff8a 	bl	80074f8 <L_shift>
 80075e4:	4544      	cmp	r4, r8
 80075e6:	d936      	bls.n	8007656 <__hexnan+0x112>
 80075e8:	f1a8 0204 	sub.w	r2, r8, #4
 80075ec:	4623      	mov	r3, r4
 80075ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80075f2:	f842 1f04 	str.w	r1, [r2, #4]!
 80075f6:	429f      	cmp	r7, r3
 80075f8:	d2f9      	bcs.n	80075ee <__hexnan+0xaa>
 80075fa:	1b3b      	subs	r3, r7, r4
 80075fc:	f023 0303 	bic.w	r3, r3, #3
 8007600:	3304      	adds	r3, #4
 8007602:	3401      	adds	r4, #1
 8007604:	3e03      	subs	r6, #3
 8007606:	42b4      	cmp	r4, r6
 8007608:	bf88      	it	hi
 800760a:	2304      	movhi	r3, #4
 800760c:	4443      	add	r3, r8
 800760e:	2200      	movs	r2, #0
 8007610:	f843 2b04 	str.w	r2, [r3], #4
 8007614:	429f      	cmp	r7, r3
 8007616:	d2fb      	bcs.n	8007610 <__hexnan+0xcc>
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	b91b      	cbnz	r3, 8007624 <__hexnan+0xe0>
 800761c:	4547      	cmp	r7, r8
 800761e:	d128      	bne.n	8007672 <__hexnan+0x12e>
 8007620:	2301      	movs	r3, #1
 8007622:	603b      	str	r3, [r7, #0]
 8007624:	2005      	movs	r0, #5
 8007626:	b007      	add	sp, #28
 8007628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762c:	3501      	adds	r5, #1
 800762e:	2d08      	cmp	r5, #8
 8007630:	f10b 0b01 	add.w	fp, fp, #1
 8007634:	dd06      	ble.n	8007644 <__hexnan+0x100>
 8007636:	4544      	cmp	r4, r8
 8007638:	d9c1      	bls.n	80075be <__hexnan+0x7a>
 800763a:	2300      	movs	r3, #0
 800763c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007640:	2501      	movs	r5, #1
 8007642:	3c04      	subs	r4, #4
 8007644:	6822      	ldr	r2, [r4, #0]
 8007646:	f000 000f 	and.w	r0, r0, #15
 800764a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800764e:	6020      	str	r0, [r4, #0]
 8007650:	e7b5      	b.n	80075be <__hexnan+0x7a>
 8007652:	2508      	movs	r5, #8
 8007654:	e7b3      	b.n	80075be <__hexnan+0x7a>
 8007656:	9b01      	ldr	r3, [sp, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d0dd      	beq.n	8007618 <__hexnan+0xd4>
 800765c:	f1c3 0320 	rsb	r3, r3, #32
 8007660:	f04f 32ff 	mov.w	r2, #4294967295
 8007664:	40da      	lsrs	r2, r3
 8007666:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800766a:	4013      	ands	r3, r2
 800766c:	f846 3c04 	str.w	r3, [r6, #-4]
 8007670:	e7d2      	b.n	8007618 <__hexnan+0xd4>
 8007672:	3f04      	subs	r7, #4
 8007674:	e7d0      	b.n	8007618 <__hexnan+0xd4>
 8007676:	2004      	movs	r0, #4
 8007678:	e7d5      	b.n	8007626 <__hexnan+0xe2>

0800767a <__ascii_mbtowc>:
 800767a:	b082      	sub	sp, #8
 800767c:	b901      	cbnz	r1, 8007680 <__ascii_mbtowc+0x6>
 800767e:	a901      	add	r1, sp, #4
 8007680:	b142      	cbz	r2, 8007694 <__ascii_mbtowc+0x1a>
 8007682:	b14b      	cbz	r3, 8007698 <__ascii_mbtowc+0x1e>
 8007684:	7813      	ldrb	r3, [r2, #0]
 8007686:	600b      	str	r3, [r1, #0]
 8007688:	7812      	ldrb	r2, [r2, #0]
 800768a:	1e10      	subs	r0, r2, #0
 800768c:	bf18      	it	ne
 800768e:	2001      	movne	r0, #1
 8007690:	b002      	add	sp, #8
 8007692:	4770      	bx	lr
 8007694:	4610      	mov	r0, r2
 8007696:	e7fb      	b.n	8007690 <__ascii_mbtowc+0x16>
 8007698:	f06f 0001 	mvn.w	r0, #1
 800769c:	e7f8      	b.n	8007690 <__ascii_mbtowc+0x16>

0800769e <_realloc_r>:
 800769e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a2:	4607      	mov	r7, r0
 80076a4:	4614      	mov	r4, r2
 80076a6:	460d      	mov	r5, r1
 80076a8:	b921      	cbnz	r1, 80076b4 <_realloc_r+0x16>
 80076aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076ae:	4611      	mov	r1, r2
 80076b0:	f7fd be82 	b.w	80053b8 <_malloc_r>
 80076b4:	b92a      	cbnz	r2, 80076c2 <_realloc_r+0x24>
 80076b6:	f7fd fe0b 	bl	80052d0 <_free_r>
 80076ba:	4625      	mov	r5, r4
 80076bc:	4628      	mov	r0, r5
 80076be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c2:	f000 f840 	bl	8007746 <_malloc_usable_size_r>
 80076c6:	4284      	cmp	r4, r0
 80076c8:	4606      	mov	r6, r0
 80076ca:	d802      	bhi.n	80076d2 <_realloc_r+0x34>
 80076cc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076d0:	d8f4      	bhi.n	80076bc <_realloc_r+0x1e>
 80076d2:	4621      	mov	r1, r4
 80076d4:	4638      	mov	r0, r7
 80076d6:	f7fd fe6f 	bl	80053b8 <_malloc_r>
 80076da:	4680      	mov	r8, r0
 80076dc:	b908      	cbnz	r0, 80076e2 <_realloc_r+0x44>
 80076de:	4645      	mov	r5, r8
 80076e0:	e7ec      	b.n	80076bc <_realloc_r+0x1e>
 80076e2:	42b4      	cmp	r4, r6
 80076e4:	4622      	mov	r2, r4
 80076e6:	4629      	mov	r1, r5
 80076e8:	bf28      	it	cs
 80076ea:	4632      	movcs	r2, r6
 80076ec:	f7ff fc46 	bl	8006f7c <memcpy>
 80076f0:	4629      	mov	r1, r5
 80076f2:	4638      	mov	r0, r7
 80076f4:	f7fd fdec 	bl	80052d0 <_free_r>
 80076f8:	e7f1      	b.n	80076de <_realloc_r+0x40>

080076fa <__ascii_wctomb>:
 80076fa:	4603      	mov	r3, r0
 80076fc:	4608      	mov	r0, r1
 80076fe:	b141      	cbz	r1, 8007712 <__ascii_wctomb+0x18>
 8007700:	2aff      	cmp	r2, #255	@ 0xff
 8007702:	d904      	bls.n	800770e <__ascii_wctomb+0x14>
 8007704:	228a      	movs	r2, #138	@ 0x8a
 8007706:	601a      	str	r2, [r3, #0]
 8007708:	f04f 30ff 	mov.w	r0, #4294967295
 800770c:	4770      	bx	lr
 800770e:	700a      	strb	r2, [r1, #0]
 8007710:	2001      	movs	r0, #1
 8007712:	4770      	bx	lr

08007714 <fiprintf>:
 8007714:	b40e      	push	{r1, r2, r3}
 8007716:	b503      	push	{r0, r1, lr}
 8007718:	4601      	mov	r1, r0
 800771a:	ab03      	add	r3, sp, #12
 800771c:	4805      	ldr	r0, [pc, #20]	@ (8007734 <fiprintf+0x20>)
 800771e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007722:	6800      	ldr	r0, [r0, #0]
 8007724:	9301      	str	r3, [sp, #4]
 8007726:	f000 f83d 	bl	80077a4 <_vfiprintf_r>
 800772a:	b002      	add	sp, #8
 800772c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007730:	b003      	add	sp, #12
 8007732:	4770      	bx	lr
 8007734:	20000034 	.word	0x20000034

08007738 <abort>:
 8007738:	b508      	push	{r3, lr}
 800773a:	2006      	movs	r0, #6
 800773c:	f000 fa06 	bl	8007b4c <raise>
 8007740:	2001      	movs	r0, #1
 8007742:	f7f9 fe46 	bl	80013d2 <_exit>

08007746 <_malloc_usable_size_r>:
 8007746:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800774a:	1f18      	subs	r0, r3, #4
 800774c:	2b00      	cmp	r3, #0
 800774e:	bfbc      	itt	lt
 8007750:	580b      	ldrlt	r3, [r1, r0]
 8007752:	18c0      	addlt	r0, r0, r3
 8007754:	4770      	bx	lr

08007756 <__sfputc_r>:
 8007756:	6893      	ldr	r3, [r2, #8]
 8007758:	3b01      	subs	r3, #1
 800775a:	2b00      	cmp	r3, #0
 800775c:	b410      	push	{r4}
 800775e:	6093      	str	r3, [r2, #8]
 8007760:	da07      	bge.n	8007772 <__sfputc_r+0x1c>
 8007762:	6994      	ldr	r4, [r2, #24]
 8007764:	42a3      	cmp	r3, r4
 8007766:	db01      	blt.n	800776c <__sfputc_r+0x16>
 8007768:	290a      	cmp	r1, #10
 800776a:	d102      	bne.n	8007772 <__sfputc_r+0x1c>
 800776c:	bc10      	pop	{r4}
 800776e:	f000 b931 	b.w	80079d4 <__swbuf_r>
 8007772:	6813      	ldr	r3, [r2, #0]
 8007774:	1c58      	adds	r0, r3, #1
 8007776:	6010      	str	r0, [r2, #0]
 8007778:	7019      	strb	r1, [r3, #0]
 800777a:	4608      	mov	r0, r1
 800777c:	bc10      	pop	{r4}
 800777e:	4770      	bx	lr

08007780 <__sfputs_r>:
 8007780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007782:	4606      	mov	r6, r0
 8007784:	460f      	mov	r7, r1
 8007786:	4614      	mov	r4, r2
 8007788:	18d5      	adds	r5, r2, r3
 800778a:	42ac      	cmp	r4, r5
 800778c:	d101      	bne.n	8007792 <__sfputs_r+0x12>
 800778e:	2000      	movs	r0, #0
 8007790:	e007      	b.n	80077a2 <__sfputs_r+0x22>
 8007792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007796:	463a      	mov	r2, r7
 8007798:	4630      	mov	r0, r6
 800779a:	f7ff ffdc 	bl	8007756 <__sfputc_r>
 800779e:	1c43      	adds	r3, r0, #1
 80077a0:	d1f3      	bne.n	800778a <__sfputs_r+0xa>
 80077a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077a4 <_vfiprintf_r>:
 80077a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a8:	460d      	mov	r5, r1
 80077aa:	b09d      	sub	sp, #116	@ 0x74
 80077ac:	4614      	mov	r4, r2
 80077ae:	4698      	mov	r8, r3
 80077b0:	4606      	mov	r6, r0
 80077b2:	b118      	cbz	r0, 80077bc <_vfiprintf_r+0x18>
 80077b4:	6a03      	ldr	r3, [r0, #32]
 80077b6:	b90b      	cbnz	r3, 80077bc <_vfiprintf_r+0x18>
 80077b8:	f7fc fe12 	bl	80043e0 <__sinit>
 80077bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077be:	07d9      	lsls	r1, r3, #31
 80077c0:	d405      	bmi.n	80077ce <_vfiprintf_r+0x2a>
 80077c2:	89ab      	ldrh	r3, [r5, #12]
 80077c4:	059a      	lsls	r2, r3, #22
 80077c6:	d402      	bmi.n	80077ce <_vfiprintf_r+0x2a>
 80077c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ca:	f7fc ff22 	bl	8004612 <__retarget_lock_acquire_recursive>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	071b      	lsls	r3, r3, #28
 80077d2:	d501      	bpl.n	80077d8 <_vfiprintf_r+0x34>
 80077d4:	692b      	ldr	r3, [r5, #16]
 80077d6:	b99b      	cbnz	r3, 8007800 <_vfiprintf_r+0x5c>
 80077d8:	4629      	mov	r1, r5
 80077da:	4630      	mov	r0, r6
 80077dc:	f000 f938 	bl	8007a50 <__swsetup_r>
 80077e0:	b170      	cbz	r0, 8007800 <_vfiprintf_r+0x5c>
 80077e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077e4:	07dc      	lsls	r4, r3, #31
 80077e6:	d504      	bpl.n	80077f2 <_vfiprintf_r+0x4e>
 80077e8:	f04f 30ff 	mov.w	r0, #4294967295
 80077ec:	b01d      	add	sp, #116	@ 0x74
 80077ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f2:	89ab      	ldrh	r3, [r5, #12]
 80077f4:	0598      	lsls	r0, r3, #22
 80077f6:	d4f7      	bmi.n	80077e8 <_vfiprintf_r+0x44>
 80077f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077fa:	f7fc ff0b 	bl	8004614 <__retarget_lock_release_recursive>
 80077fe:	e7f3      	b.n	80077e8 <_vfiprintf_r+0x44>
 8007800:	2300      	movs	r3, #0
 8007802:	9309      	str	r3, [sp, #36]	@ 0x24
 8007804:	2320      	movs	r3, #32
 8007806:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800780a:	f8cd 800c 	str.w	r8, [sp, #12]
 800780e:	2330      	movs	r3, #48	@ 0x30
 8007810:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80079c0 <_vfiprintf_r+0x21c>
 8007814:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007818:	f04f 0901 	mov.w	r9, #1
 800781c:	4623      	mov	r3, r4
 800781e:	469a      	mov	sl, r3
 8007820:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007824:	b10a      	cbz	r2, 800782a <_vfiprintf_r+0x86>
 8007826:	2a25      	cmp	r2, #37	@ 0x25
 8007828:	d1f9      	bne.n	800781e <_vfiprintf_r+0x7a>
 800782a:	ebba 0b04 	subs.w	fp, sl, r4
 800782e:	d00b      	beq.n	8007848 <_vfiprintf_r+0xa4>
 8007830:	465b      	mov	r3, fp
 8007832:	4622      	mov	r2, r4
 8007834:	4629      	mov	r1, r5
 8007836:	4630      	mov	r0, r6
 8007838:	f7ff ffa2 	bl	8007780 <__sfputs_r>
 800783c:	3001      	adds	r0, #1
 800783e:	f000 80a7 	beq.w	8007990 <_vfiprintf_r+0x1ec>
 8007842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007844:	445a      	add	r2, fp
 8007846:	9209      	str	r2, [sp, #36]	@ 0x24
 8007848:	f89a 3000 	ldrb.w	r3, [sl]
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 809f 	beq.w	8007990 <_vfiprintf_r+0x1ec>
 8007852:	2300      	movs	r3, #0
 8007854:	f04f 32ff 	mov.w	r2, #4294967295
 8007858:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800785c:	f10a 0a01 	add.w	sl, sl, #1
 8007860:	9304      	str	r3, [sp, #16]
 8007862:	9307      	str	r3, [sp, #28]
 8007864:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007868:	931a      	str	r3, [sp, #104]	@ 0x68
 800786a:	4654      	mov	r4, sl
 800786c:	2205      	movs	r2, #5
 800786e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007872:	4853      	ldr	r0, [pc, #332]	@ (80079c0 <_vfiprintf_r+0x21c>)
 8007874:	f7f8 fcac 	bl	80001d0 <memchr>
 8007878:	9a04      	ldr	r2, [sp, #16]
 800787a:	b9d8      	cbnz	r0, 80078b4 <_vfiprintf_r+0x110>
 800787c:	06d1      	lsls	r1, r2, #27
 800787e:	bf44      	itt	mi
 8007880:	2320      	movmi	r3, #32
 8007882:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007886:	0713      	lsls	r3, r2, #28
 8007888:	bf44      	itt	mi
 800788a:	232b      	movmi	r3, #43	@ 0x2b
 800788c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007890:	f89a 3000 	ldrb.w	r3, [sl]
 8007894:	2b2a      	cmp	r3, #42	@ 0x2a
 8007896:	d015      	beq.n	80078c4 <_vfiprintf_r+0x120>
 8007898:	9a07      	ldr	r2, [sp, #28]
 800789a:	4654      	mov	r4, sl
 800789c:	2000      	movs	r0, #0
 800789e:	f04f 0c0a 	mov.w	ip, #10
 80078a2:	4621      	mov	r1, r4
 80078a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078a8:	3b30      	subs	r3, #48	@ 0x30
 80078aa:	2b09      	cmp	r3, #9
 80078ac:	d94b      	bls.n	8007946 <_vfiprintf_r+0x1a2>
 80078ae:	b1b0      	cbz	r0, 80078de <_vfiprintf_r+0x13a>
 80078b0:	9207      	str	r2, [sp, #28]
 80078b2:	e014      	b.n	80078de <_vfiprintf_r+0x13a>
 80078b4:	eba0 0308 	sub.w	r3, r0, r8
 80078b8:	fa09 f303 	lsl.w	r3, r9, r3
 80078bc:	4313      	orrs	r3, r2
 80078be:	9304      	str	r3, [sp, #16]
 80078c0:	46a2      	mov	sl, r4
 80078c2:	e7d2      	b.n	800786a <_vfiprintf_r+0xc6>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	1d19      	adds	r1, r3, #4
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	9103      	str	r1, [sp, #12]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bfbb      	ittet	lt
 80078d0:	425b      	neglt	r3, r3
 80078d2:	f042 0202 	orrlt.w	r2, r2, #2
 80078d6:	9307      	strge	r3, [sp, #28]
 80078d8:	9307      	strlt	r3, [sp, #28]
 80078da:	bfb8      	it	lt
 80078dc:	9204      	strlt	r2, [sp, #16]
 80078de:	7823      	ldrb	r3, [r4, #0]
 80078e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80078e2:	d10a      	bne.n	80078fa <_vfiprintf_r+0x156>
 80078e4:	7863      	ldrb	r3, [r4, #1]
 80078e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80078e8:	d132      	bne.n	8007950 <_vfiprintf_r+0x1ac>
 80078ea:	9b03      	ldr	r3, [sp, #12]
 80078ec:	1d1a      	adds	r2, r3, #4
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	9203      	str	r2, [sp, #12]
 80078f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078f6:	3402      	adds	r4, #2
 80078f8:	9305      	str	r3, [sp, #20]
 80078fa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079c4 <_vfiprintf_r+0x220>
 80078fe:	7821      	ldrb	r1, [r4, #0]
 8007900:	2203      	movs	r2, #3
 8007902:	4650      	mov	r0, sl
 8007904:	f7f8 fc64 	bl	80001d0 <memchr>
 8007908:	b138      	cbz	r0, 800791a <_vfiprintf_r+0x176>
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	eba0 000a 	sub.w	r0, r0, sl
 8007910:	2240      	movs	r2, #64	@ 0x40
 8007912:	4082      	lsls	r2, r0
 8007914:	4313      	orrs	r3, r2
 8007916:	3401      	adds	r4, #1
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800791e:	482a      	ldr	r0, [pc, #168]	@ (80079c8 <_vfiprintf_r+0x224>)
 8007920:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007924:	2206      	movs	r2, #6
 8007926:	f7f8 fc53 	bl	80001d0 <memchr>
 800792a:	2800      	cmp	r0, #0
 800792c:	d03f      	beq.n	80079ae <_vfiprintf_r+0x20a>
 800792e:	4b27      	ldr	r3, [pc, #156]	@ (80079cc <_vfiprintf_r+0x228>)
 8007930:	bb1b      	cbnz	r3, 800797a <_vfiprintf_r+0x1d6>
 8007932:	9b03      	ldr	r3, [sp, #12]
 8007934:	3307      	adds	r3, #7
 8007936:	f023 0307 	bic.w	r3, r3, #7
 800793a:	3308      	adds	r3, #8
 800793c:	9303      	str	r3, [sp, #12]
 800793e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007940:	443b      	add	r3, r7
 8007942:	9309      	str	r3, [sp, #36]	@ 0x24
 8007944:	e76a      	b.n	800781c <_vfiprintf_r+0x78>
 8007946:	fb0c 3202 	mla	r2, ip, r2, r3
 800794a:	460c      	mov	r4, r1
 800794c:	2001      	movs	r0, #1
 800794e:	e7a8      	b.n	80078a2 <_vfiprintf_r+0xfe>
 8007950:	2300      	movs	r3, #0
 8007952:	3401      	adds	r4, #1
 8007954:	9305      	str	r3, [sp, #20]
 8007956:	4619      	mov	r1, r3
 8007958:	f04f 0c0a 	mov.w	ip, #10
 800795c:	4620      	mov	r0, r4
 800795e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007962:	3a30      	subs	r2, #48	@ 0x30
 8007964:	2a09      	cmp	r2, #9
 8007966:	d903      	bls.n	8007970 <_vfiprintf_r+0x1cc>
 8007968:	2b00      	cmp	r3, #0
 800796a:	d0c6      	beq.n	80078fa <_vfiprintf_r+0x156>
 800796c:	9105      	str	r1, [sp, #20]
 800796e:	e7c4      	b.n	80078fa <_vfiprintf_r+0x156>
 8007970:	fb0c 2101 	mla	r1, ip, r1, r2
 8007974:	4604      	mov	r4, r0
 8007976:	2301      	movs	r3, #1
 8007978:	e7f0      	b.n	800795c <_vfiprintf_r+0x1b8>
 800797a:	ab03      	add	r3, sp, #12
 800797c:	9300      	str	r3, [sp, #0]
 800797e:	462a      	mov	r2, r5
 8007980:	4b13      	ldr	r3, [pc, #76]	@ (80079d0 <_vfiprintf_r+0x22c>)
 8007982:	a904      	add	r1, sp, #16
 8007984:	4630      	mov	r0, r6
 8007986:	f7fb fedf 	bl	8003748 <_printf_float>
 800798a:	4607      	mov	r7, r0
 800798c:	1c78      	adds	r0, r7, #1
 800798e:	d1d6      	bne.n	800793e <_vfiprintf_r+0x19a>
 8007990:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007992:	07d9      	lsls	r1, r3, #31
 8007994:	d405      	bmi.n	80079a2 <_vfiprintf_r+0x1fe>
 8007996:	89ab      	ldrh	r3, [r5, #12]
 8007998:	059a      	lsls	r2, r3, #22
 800799a:	d402      	bmi.n	80079a2 <_vfiprintf_r+0x1fe>
 800799c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800799e:	f7fc fe39 	bl	8004614 <__retarget_lock_release_recursive>
 80079a2:	89ab      	ldrh	r3, [r5, #12]
 80079a4:	065b      	lsls	r3, r3, #25
 80079a6:	f53f af1f 	bmi.w	80077e8 <_vfiprintf_r+0x44>
 80079aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079ac:	e71e      	b.n	80077ec <_vfiprintf_r+0x48>
 80079ae:	ab03      	add	r3, sp, #12
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	462a      	mov	r2, r5
 80079b4:	4b06      	ldr	r3, [pc, #24]	@ (80079d0 <_vfiprintf_r+0x22c>)
 80079b6:	a904      	add	r1, sp, #16
 80079b8:	4630      	mov	r0, r6
 80079ba:	f7fc f95f 	bl	8003c7c <_printf_i>
 80079be:	e7e4      	b.n	800798a <_vfiprintf_r+0x1e6>
 80079c0:	08008211 	.word	0x08008211
 80079c4:	08008217 	.word	0x08008217
 80079c8:	0800821b 	.word	0x0800821b
 80079cc:	08003749 	.word	0x08003749
 80079d0:	08007781 	.word	0x08007781

080079d4 <__swbuf_r>:
 80079d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d6:	460e      	mov	r6, r1
 80079d8:	4614      	mov	r4, r2
 80079da:	4605      	mov	r5, r0
 80079dc:	b118      	cbz	r0, 80079e6 <__swbuf_r+0x12>
 80079de:	6a03      	ldr	r3, [r0, #32]
 80079e0:	b90b      	cbnz	r3, 80079e6 <__swbuf_r+0x12>
 80079e2:	f7fc fcfd 	bl	80043e0 <__sinit>
 80079e6:	69a3      	ldr	r3, [r4, #24]
 80079e8:	60a3      	str	r3, [r4, #8]
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	071a      	lsls	r2, r3, #28
 80079ee:	d501      	bpl.n	80079f4 <__swbuf_r+0x20>
 80079f0:	6923      	ldr	r3, [r4, #16]
 80079f2:	b943      	cbnz	r3, 8007a06 <__swbuf_r+0x32>
 80079f4:	4621      	mov	r1, r4
 80079f6:	4628      	mov	r0, r5
 80079f8:	f000 f82a 	bl	8007a50 <__swsetup_r>
 80079fc:	b118      	cbz	r0, 8007a06 <__swbuf_r+0x32>
 80079fe:	f04f 37ff 	mov.w	r7, #4294967295
 8007a02:	4638      	mov	r0, r7
 8007a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	6922      	ldr	r2, [r4, #16]
 8007a0a:	1a98      	subs	r0, r3, r2
 8007a0c:	6963      	ldr	r3, [r4, #20]
 8007a0e:	b2f6      	uxtb	r6, r6
 8007a10:	4283      	cmp	r3, r0
 8007a12:	4637      	mov	r7, r6
 8007a14:	dc05      	bgt.n	8007a22 <__swbuf_r+0x4e>
 8007a16:	4621      	mov	r1, r4
 8007a18:	4628      	mov	r0, r5
 8007a1a:	f7ff fa4b 	bl	8006eb4 <_fflush_r>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d1ed      	bne.n	80079fe <__swbuf_r+0x2a>
 8007a22:	68a3      	ldr	r3, [r4, #8]
 8007a24:	3b01      	subs	r3, #1
 8007a26:	60a3      	str	r3, [r4, #8]
 8007a28:	6823      	ldr	r3, [r4, #0]
 8007a2a:	1c5a      	adds	r2, r3, #1
 8007a2c:	6022      	str	r2, [r4, #0]
 8007a2e:	701e      	strb	r6, [r3, #0]
 8007a30:	6962      	ldr	r2, [r4, #20]
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d004      	beq.n	8007a42 <__swbuf_r+0x6e>
 8007a38:	89a3      	ldrh	r3, [r4, #12]
 8007a3a:	07db      	lsls	r3, r3, #31
 8007a3c:	d5e1      	bpl.n	8007a02 <__swbuf_r+0x2e>
 8007a3e:	2e0a      	cmp	r6, #10
 8007a40:	d1df      	bne.n	8007a02 <__swbuf_r+0x2e>
 8007a42:	4621      	mov	r1, r4
 8007a44:	4628      	mov	r0, r5
 8007a46:	f7ff fa35 	bl	8006eb4 <_fflush_r>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d0d9      	beq.n	8007a02 <__swbuf_r+0x2e>
 8007a4e:	e7d6      	b.n	80079fe <__swbuf_r+0x2a>

08007a50 <__swsetup_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	4b29      	ldr	r3, [pc, #164]	@ (8007af8 <__swsetup_r+0xa8>)
 8007a54:	4605      	mov	r5, r0
 8007a56:	6818      	ldr	r0, [r3, #0]
 8007a58:	460c      	mov	r4, r1
 8007a5a:	b118      	cbz	r0, 8007a64 <__swsetup_r+0x14>
 8007a5c:	6a03      	ldr	r3, [r0, #32]
 8007a5e:	b90b      	cbnz	r3, 8007a64 <__swsetup_r+0x14>
 8007a60:	f7fc fcbe 	bl	80043e0 <__sinit>
 8007a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a68:	0719      	lsls	r1, r3, #28
 8007a6a:	d422      	bmi.n	8007ab2 <__swsetup_r+0x62>
 8007a6c:	06da      	lsls	r2, r3, #27
 8007a6e:	d407      	bmi.n	8007a80 <__swsetup_r+0x30>
 8007a70:	2209      	movs	r2, #9
 8007a72:	602a      	str	r2, [r5, #0]
 8007a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a78:	81a3      	strh	r3, [r4, #12]
 8007a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a7e:	e033      	b.n	8007ae8 <__swsetup_r+0x98>
 8007a80:	0758      	lsls	r0, r3, #29
 8007a82:	d512      	bpl.n	8007aaa <__swsetup_r+0x5a>
 8007a84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a86:	b141      	cbz	r1, 8007a9a <__swsetup_r+0x4a>
 8007a88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a8c:	4299      	cmp	r1, r3
 8007a8e:	d002      	beq.n	8007a96 <__swsetup_r+0x46>
 8007a90:	4628      	mov	r0, r5
 8007a92:	f7fd fc1d 	bl	80052d0 <_free_r>
 8007a96:	2300      	movs	r3, #0
 8007a98:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	6063      	str	r3, [r4, #4]
 8007aa6:	6923      	ldr	r3, [r4, #16]
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	89a3      	ldrh	r3, [r4, #12]
 8007aac:	f043 0308 	orr.w	r3, r3, #8
 8007ab0:	81a3      	strh	r3, [r4, #12]
 8007ab2:	6923      	ldr	r3, [r4, #16]
 8007ab4:	b94b      	cbnz	r3, 8007aca <__swsetup_r+0x7a>
 8007ab6:	89a3      	ldrh	r3, [r4, #12]
 8007ab8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ac0:	d003      	beq.n	8007aca <__swsetup_r+0x7a>
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	f000 f883 	bl	8007bd0 <__smakebuf_r>
 8007aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ace:	f013 0201 	ands.w	r2, r3, #1
 8007ad2:	d00a      	beq.n	8007aea <__swsetup_r+0x9a>
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	60a2      	str	r2, [r4, #8]
 8007ad8:	6962      	ldr	r2, [r4, #20]
 8007ada:	4252      	negs	r2, r2
 8007adc:	61a2      	str	r2, [r4, #24]
 8007ade:	6922      	ldr	r2, [r4, #16]
 8007ae0:	b942      	cbnz	r2, 8007af4 <__swsetup_r+0xa4>
 8007ae2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ae6:	d1c5      	bne.n	8007a74 <__swsetup_r+0x24>
 8007ae8:	bd38      	pop	{r3, r4, r5, pc}
 8007aea:	0799      	lsls	r1, r3, #30
 8007aec:	bf58      	it	pl
 8007aee:	6962      	ldrpl	r2, [r4, #20]
 8007af0:	60a2      	str	r2, [r4, #8]
 8007af2:	e7f4      	b.n	8007ade <__swsetup_r+0x8e>
 8007af4:	2000      	movs	r0, #0
 8007af6:	e7f7      	b.n	8007ae8 <__swsetup_r+0x98>
 8007af8:	20000034 	.word	0x20000034

08007afc <_raise_r>:
 8007afc:	291f      	cmp	r1, #31
 8007afe:	b538      	push	{r3, r4, r5, lr}
 8007b00:	4605      	mov	r5, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	d904      	bls.n	8007b10 <_raise_r+0x14>
 8007b06:	2316      	movs	r3, #22
 8007b08:	6003      	str	r3, [r0, #0]
 8007b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0e:	bd38      	pop	{r3, r4, r5, pc}
 8007b10:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b12:	b112      	cbz	r2, 8007b1a <_raise_r+0x1e>
 8007b14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b18:	b94b      	cbnz	r3, 8007b2e <_raise_r+0x32>
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	f000 f830 	bl	8007b80 <_getpid_r>
 8007b20:	4622      	mov	r2, r4
 8007b22:	4601      	mov	r1, r0
 8007b24:	4628      	mov	r0, r5
 8007b26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b2a:	f000 b817 	b.w	8007b5c <_kill_r>
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d00a      	beq.n	8007b48 <_raise_r+0x4c>
 8007b32:	1c59      	adds	r1, r3, #1
 8007b34:	d103      	bne.n	8007b3e <_raise_r+0x42>
 8007b36:	2316      	movs	r3, #22
 8007b38:	6003      	str	r3, [r0, #0]
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	e7e7      	b.n	8007b0e <_raise_r+0x12>
 8007b3e:	2100      	movs	r1, #0
 8007b40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b44:	4620      	mov	r0, r4
 8007b46:	4798      	blx	r3
 8007b48:	2000      	movs	r0, #0
 8007b4a:	e7e0      	b.n	8007b0e <_raise_r+0x12>

08007b4c <raise>:
 8007b4c:	4b02      	ldr	r3, [pc, #8]	@ (8007b58 <raise+0xc>)
 8007b4e:	4601      	mov	r1, r0
 8007b50:	6818      	ldr	r0, [r3, #0]
 8007b52:	f7ff bfd3 	b.w	8007afc <_raise_r>
 8007b56:	bf00      	nop
 8007b58:	20000034 	.word	0x20000034

08007b5c <_kill_r>:
 8007b5c:	b538      	push	{r3, r4, r5, lr}
 8007b5e:	4d07      	ldr	r5, [pc, #28]	@ (8007b7c <_kill_r+0x20>)
 8007b60:	2300      	movs	r3, #0
 8007b62:	4604      	mov	r4, r0
 8007b64:	4608      	mov	r0, r1
 8007b66:	4611      	mov	r1, r2
 8007b68:	602b      	str	r3, [r5, #0]
 8007b6a:	f7f9 fc22 	bl	80013b2 <_kill>
 8007b6e:	1c43      	adds	r3, r0, #1
 8007b70:	d102      	bne.n	8007b78 <_kill_r+0x1c>
 8007b72:	682b      	ldr	r3, [r5, #0]
 8007b74:	b103      	cbz	r3, 8007b78 <_kill_r+0x1c>
 8007b76:	6023      	str	r3, [r4, #0]
 8007b78:	bd38      	pop	{r3, r4, r5, pc}
 8007b7a:	bf00      	nop
 8007b7c:	20000410 	.word	0x20000410

08007b80 <_getpid_r>:
 8007b80:	f7f9 bc10 	b.w	80013a4 <_getpid>

08007b84 <__swhatbuf_r>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	460c      	mov	r4, r1
 8007b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8c:	2900      	cmp	r1, #0
 8007b8e:	b096      	sub	sp, #88	@ 0x58
 8007b90:	4615      	mov	r5, r2
 8007b92:	461e      	mov	r6, r3
 8007b94:	da0d      	bge.n	8007bb2 <__swhatbuf_r+0x2e>
 8007b96:	89a3      	ldrh	r3, [r4, #12]
 8007b98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b9c:	f04f 0100 	mov.w	r1, #0
 8007ba0:	bf14      	ite	ne
 8007ba2:	2340      	movne	r3, #64	@ 0x40
 8007ba4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ba8:	2000      	movs	r0, #0
 8007baa:	6031      	str	r1, [r6, #0]
 8007bac:	602b      	str	r3, [r5, #0]
 8007bae:	b016      	add	sp, #88	@ 0x58
 8007bb0:	bd70      	pop	{r4, r5, r6, pc}
 8007bb2:	466a      	mov	r2, sp
 8007bb4:	f000 f848 	bl	8007c48 <_fstat_r>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	dbec      	blt.n	8007b96 <__swhatbuf_r+0x12>
 8007bbc:	9901      	ldr	r1, [sp, #4]
 8007bbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bc6:	4259      	negs	r1, r3
 8007bc8:	4159      	adcs	r1, r3
 8007bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bce:	e7eb      	b.n	8007ba8 <__swhatbuf_r+0x24>

08007bd0 <__smakebuf_r>:
 8007bd0:	898b      	ldrh	r3, [r1, #12]
 8007bd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bd4:	079d      	lsls	r5, r3, #30
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460c      	mov	r4, r1
 8007bda:	d507      	bpl.n	8007bec <__smakebuf_r+0x1c>
 8007bdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	6123      	str	r3, [r4, #16]
 8007be4:	2301      	movs	r3, #1
 8007be6:	6163      	str	r3, [r4, #20]
 8007be8:	b003      	add	sp, #12
 8007bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bec:	ab01      	add	r3, sp, #4
 8007bee:	466a      	mov	r2, sp
 8007bf0:	f7ff ffc8 	bl	8007b84 <__swhatbuf_r>
 8007bf4:	9f00      	ldr	r7, [sp, #0]
 8007bf6:	4605      	mov	r5, r0
 8007bf8:	4639      	mov	r1, r7
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	f7fd fbdc 	bl	80053b8 <_malloc_r>
 8007c00:	b948      	cbnz	r0, 8007c16 <__smakebuf_r+0x46>
 8007c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c06:	059a      	lsls	r2, r3, #22
 8007c08:	d4ee      	bmi.n	8007be8 <__smakebuf_r+0x18>
 8007c0a:	f023 0303 	bic.w	r3, r3, #3
 8007c0e:	f043 0302 	orr.w	r3, r3, #2
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	e7e2      	b.n	8007bdc <__smakebuf_r+0xc>
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	6020      	str	r0, [r4, #0]
 8007c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c1e:	81a3      	strh	r3, [r4, #12]
 8007c20:	9b01      	ldr	r3, [sp, #4]
 8007c22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c26:	b15b      	cbz	r3, 8007c40 <__smakebuf_r+0x70>
 8007c28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	f000 f81d 	bl	8007c6c <_isatty_r>
 8007c32:	b128      	cbz	r0, 8007c40 <__smakebuf_r+0x70>
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	f023 0303 	bic.w	r3, r3, #3
 8007c3a:	f043 0301 	orr.w	r3, r3, #1
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	89a3      	ldrh	r3, [r4, #12]
 8007c42:	431d      	orrs	r5, r3
 8007c44:	81a5      	strh	r5, [r4, #12]
 8007c46:	e7cf      	b.n	8007be8 <__smakebuf_r+0x18>

08007c48 <_fstat_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d07      	ldr	r5, [pc, #28]	@ (8007c68 <_fstat_r+0x20>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4604      	mov	r4, r0
 8007c50:	4608      	mov	r0, r1
 8007c52:	4611      	mov	r1, r2
 8007c54:	602b      	str	r3, [r5, #0]
 8007c56:	f7f9 fc0b 	bl	8001470 <_fstat>
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	d102      	bne.n	8007c64 <_fstat_r+0x1c>
 8007c5e:	682b      	ldr	r3, [r5, #0]
 8007c60:	b103      	cbz	r3, 8007c64 <_fstat_r+0x1c>
 8007c62:	6023      	str	r3, [r4, #0]
 8007c64:	bd38      	pop	{r3, r4, r5, pc}
 8007c66:	bf00      	nop
 8007c68:	20000410 	.word	0x20000410

08007c6c <_isatty_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4d06      	ldr	r5, [pc, #24]	@ (8007c88 <_isatty_r+0x1c>)
 8007c70:	2300      	movs	r3, #0
 8007c72:	4604      	mov	r4, r0
 8007c74:	4608      	mov	r0, r1
 8007c76:	602b      	str	r3, [r5, #0]
 8007c78:	f7f9 fc09 	bl	800148e <_isatty>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d102      	bne.n	8007c86 <_isatty_r+0x1a>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	b103      	cbz	r3, 8007c86 <_isatty_r+0x1a>
 8007c84:	6023      	str	r3, [r4, #0]
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	20000410 	.word	0x20000410

08007c8c <atan2f>:
 8007c8c:	f000 b88a 	b.w	8007da4 <__ieee754_atan2f>

08007c90 <sqrtf>:
 8007c90:	b538      	push	{r3, r4, r5, lr}
 8007c92:	4605      	mov	r5, r0
 8007c94:	f000 f816 	bl	8007cc4 <__ieee754_sqrtf>
 8007c98:	4629      	mov	r1, r5
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	f7f9 fac7 	bl	8001230 <__aeabi_fcmpun>
 8007ca2:	b968      	cbnz	r0, 8007cc0 <sqrtf+0x30>
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f7f9 fa9a 	bl	80011e0 <__aeabi_fcmplt>
 8007cac:	b140      	cbz	r0, 8007cc0 <sqrtf+0x30>
 8007cae:	f7fc fc85 	bl	80045bc <__errno>
 8007cb2:	2321      	movs	r3, #33	@ 0x21
 8007cb4:	2100      	movs	r1, #0
 8007cb6:	6003      	str	r3, [r0, #0]
 8007cb8:	4608      	mov	r0, r1
 8007cba:	f7f9 f9a7 	bl	800100c <__aeabi_fdiv>
 8007cbe:	4604      	mov	r4, r0
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	bd38      	pop	{r3, r4, r5, pc}

08007cc4 <__ieee754_sqrtf>:
 8007cc4:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8007cc8:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	4604      	mov	r4, r0
 8007cd4:	d30a      	bcc.n	8007cec <__ieee754_sqrtf+0x28>
 8007cd6:	4601      	mov	r1, r0
 8007cd8:	f7f9 f8e4 	bl	8000ea4 <__aeabi_fmul>
 8007cdc:	4601      	mov	r1, r0
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f7f8 ffd8 	bl	8000c94 <__addsf3>
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cec:	2a00      	cmp	r2, #0
 8007cee:	d0fa      	beq.n	8007ce6 <__ieee754_sqrtf+0x22>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	da06      	bge.n	8007d02 <__ieee754_sqrtf+0x3e>
 8007cf4:	4601      	mov	r1, r0
 8007cf6:	f7f8 ffcb 	bl	8000c90 <__aeabi_fsub>
 8007cfa:	4601      	mov	r1, r0
 8007cfc:	f7f9 f986 	bl	800100c <__aeabi_fdiv>
 8007d00:	e7f0      	b.n	8007ce4 <__ieee754_sqrtf+0x20>
 8007d02:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8007d06:	d03c      	beq.n	8007d82 <__ieee754_sqrtf+0xbe>
 8007d08:	15c2      	asrs	r2, r0, #23
 8007d0a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007d0e:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8007d12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007d16:	07d2      	lsls	r2, r2, #31
 8007d18:	bf58      	it	pl
 8007d1a:	005b      	lslpl	r3, r3, #1
 8007d1c:	2400      	movs	r4, #0
 8007d1e:	106d      	asrs	r5, r5, #1
 8007d20:	005b      	lsls	r3, r3, #1
 8007d22:	2019      	movs	r0, #25
 8007d24:	4626      	mov	r6, r4
 8007d26:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8007d2a:	1872      	adds	r2, r6, r1
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	bfdd      	ittte	le
 8007d30:	1856      	addle	r6, r2, r1
 8007d32:	1864      	addle	r4, r4, r1
 8007d34:	1a9a      	suble	r2, r3, r2
 8007d36:	461a      	movgt	r2, r3
 8007d38:	3801      	subs	r0, #1
 8007d3a:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8007d3e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007d42:	d1f2      	bne.n	8007d2a <__ieee754_sqrtf+0x66>
 8007d44:	b1ba      	cbz	r2, 8007d76 <__ieee754_sqrtf+0xb2>
 8007d46:	4e15      	ldr	r6, [pc, #84]	@ (8007d9c <__ieee754_sqrtf+0xd8>)
 8007d48:	4f15      	ldr	r7, [pc, #84]	@ (8007da0 <__ieee754_sqrtf+0xdc>)
 8007d4a:	6830      	ldr	r0, [r6, #0]
 8007d4c:	6839      	ldr	r1, [r7, #0]
 8007d4e:	f8d6 8000 	ldr.w	r8, [r6]
 8007d52:	f7f8 ff9d 	bl	8000c90 <__aeabi_fsub>
 8007d56:	4601      	mov	r1, r0
 8007d58:	4640      	mov	r0, r8
 8007d5a:	f7f9 fa4b 	bl	80011f4 <__aeabi_fcmple>
 8007d5e:	b150      	cbz	r0, 8007d76 <__ieee754_sqrtf+0xb2>
 8007d60:	6830      	ldr	r0, [r6, #0]
 8007d62:	6839      	ldr	r1, [r7, #0]
 8007d64:	6836      	ldr	r6, [r6, #0]
 8007d66:	f7f8 ff95 	bl	8000c94 <__addsf3>
 8007d6a:	4601      	mov	r1, r0
 8007d6c:	4630      	mov	r0, r6
 8007d6e:	f7f9 fa37 	bl	80011e0 <__aeabi_fcmplt>
 8007d72:	b170      	cbz	r0, 8007d92 <__ieee754_sqrtf+0xce>
 8007d74:	3402      	adds	r4, #2
 8007d76:	1064      	asrs	r4, r4, #1
 8007d78:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8007d7c:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8007d80:	e7b1      	b.n	8007ce6 <__ieee754_sqrtf+0x22>
 8007d82:	005b      	lsls	r3, r3, #1
 8007d84:	0218      	lsls	r0, r3, #8
 8007d86:	460a      	mov	r2, r1
 8007d88:	f101 0101 	add.w	r1, r1, #1
 8007d8c:	d5f9      	bpl.n	8007d82 <__ieee754_sqrtf+0xbe>
 8007d8e:	4252      	negs	r2, r2
 8007d90:	e7bb      	b.n	8007d0a <__ieee754_sqrtf+0x46>
 8007d92:	3401      	adds	r4, #1
 8007d94:	f024 0401 	bic.w	r4, r4, #1
 8007d98:	e7ed      	b.n	8007d76 <__ieee754_sqrtf+0xb2>
 8007d9a:	bf00      	nop
 8007d9c:	08008520 	.word	0x08008520
 8007da0:	0800851c 	.word	0x0800851c

08007da4 <__ieee754_atan2f>:
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007da6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8007daa:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8007dae:	4603      	mov	r3, r0
 8007db0:	d805      	bhi.n	8007dbe <__ieee754_atan2f+0x1a>
 8007db2:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8007db6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007dba:	4607      	mov	r7, r0
 8007dbc:	d904      	bls.n	8007dc8 <__ieee754_atan2f+0x24>
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f7f8 ff68 	bl	8000c94 <__addsf3>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	e010      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007dc8:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8007dcc:	d103      	bne.n	8007dd6 <__ieee754_atan2f+0x32>
 8007dce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007dd2:	f000 b86f 	b.w	8007eb4 <atanf>
 8007dd6:	178c      	asrs	r4, r1, #30
 8007dd8:	f004 0402 	and.w	r4, r4, #2
 8007ddc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8007de0:	b92a      	cbnz	r2, 8007dee <__ieee754_atan2f+0x4a>
 8007de2:	2c02      	cmp	r4, #2
 8007de4:	d04b      	beq.n	8007e7e <__ieee754_atan2f+0xda>
 8007de6:	2c03      	cmp	r4, #3
 8007de8:	d04b      	beq.n	8007e82 <__ieee754_atan2f+0xde>
 8007dea:	4618      	mov	r0, r3
 8007dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dee:	b91e      	cbnz	r6, 8007df8 <__ieee754_atan2f+0x54>
 8007df0:	2f00      	cmp	r7, #0
 8007df2:	db4c      	blt.n	8007e8e <__ieee754_atan2f+0xea>
 8007df4:	4b27      	ldr	r3, [pc, #156]	@ (8007e94 <__ieee754_atan2f+0xf0>)
 8007df6:	e7f8      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007df8:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8007dfc:	d10e      	bne.n	8007e1c <__ieee754_atan2f+0x78>
 8007dfe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007e02:	f104 34ff 	add.w	r4, r4, #4294967295
 8007e06:	d105      	bne.n	8007e14 <__ieee754_atan2f+0x70>
 8007e08:	2c02      	cmp	r4, #2
 8007e0a:	d83c      	bhi.n	8007e86 <__ieee754_atan2f+0xe2>
 8007e0c:	4b22      	ldr	r3, [pc, #136]	@ (8007e98 <__ieee754_atan2f+0xf4>)
 8007e0e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007e12:	e7ea      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e14:	2c02      	cmp	r4, #2
 8007e16:	d838      	bhi.n	8007e8a <__ieee754_atan2f+0xe6>
 8007e18:	4b20      	ldr	r3, [pc, #128]	@ (8007e9c <__ieee754_atan2f+0xf8>)
 8007e1a:	e7f8      	b.n	8007e0e <__ieee754_atan2f+0x6a>
 8007e1c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007e20:	d0e6      	beq.n	8007df0 <__ieee754_atan2f+0x4c>
 8007e22:	1b92      	subs	r2, r2, r6
 8007e24:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8007e28:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8007e2c:	da17      	bge.n	8007e5e <__ieee754_atan2f+0xba>
 8007e2e:	2900      	cmp	r1, #0
 8007e30:	da01      	bge.n	8007e36 <__ieee754_atan2f+0x92>
 8007e32:	303c      	adds	r0, #60	@ 0x3c
 8007e34:	db15      	blt.n	8007e62 <__ieee754_atan2f+0xbe>
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7f9 f8e8 	bl	800100c <__aeabi_fdiv>
 8007e3c:	f000 f946 	bl	80080cc <fabsf>
 8007e40:	f000 f838 	bl	8007eb4 <atanf>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2c01      	cmp	r4, #1
 8007e48:	d00d      	beq.n	8007e66 <__ieee754_atan2f+0xc2>
 8007e4a:	2c02      	cmp	r4, #2
 8007e4c:	d00e      	beq.n	8007e6c <__ieee754_atan2f+0xc8>
 8007e4e:	2c00      	cmp	r4, #0
 8007e50:	d0cb      	beq.n	8007dea <__ieee754_atan2f+0x46>
 8007e52:	4913      	ldr	r1, [pc, #76]	@ (8007ea0 <__ieee754_atan2f+0xfc>)
 8007e54:	4618      	mov	r0, r3
 8007e56:	f7f8 ff1d 	bl	8000c94 <__addsf3>
 8007e5a:	4912      	ldr	r1, [pc, #72]	@ (8007ea4 <__ieee754_atan2f+0x100>)
 8007e5c:	e00c      	b.n	8007e78 <__ieee754_atan2f+0xd4>
 8007e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e94 <__ieee754_atan2f+0xf0>)
 8007e60:	e7f1      	b.n	8007e46 <__ieee754_atan2f+0xa2>
 8007e62:	2300      	movs	r3, #0
 8007e64:	e7ef      	b.n	8007e46 <__ieee754_atan2f+0xa2>
 8007e66:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007e6a:	e7be      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e6c:	490c      	ldr	r1, [pc, #48]	@ (8007ea0 <__ieee754_atan2f+0xfc>)
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7f8 ff10 	bl	8000c94 <__addsf3>
 8007e74:	4601      	mov	r1, r0
 8007e76:	480b      	ldr	r0, [pc, #44]	@ (8007ea4 <__ieee754_atan2f+0x100>)
 8007e78:	f7f8 ff0a 	bl	8000c90 <__aeabi_fsub>
 8007e7c:	e7a2      	b.n	8007dc4 <__ieee754_atan2f+0x20>
 8007e7e:	4b09      	ldr	r3, [pc, #36]	@ (8007ea4 <__ieee754_atan2f+0x100>)
 8007e80:	e7b3      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e82:	4b09      	ldr	r3, [pc, #36]	@ (8007ea8 <__ieee754_atan2f+0x104>)
 8007e84:	e7b1      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e86:	4b09      	ldr	r3, [pc, #36]	@ (8007eac <__ieee754_atan2f+0x108>)
 8007e88:	e7af      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	e7ad      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e8e:	4b08      	ldr	r3, [pc, #32]	@ (8007eb0 <__ieee754_atan2f+0x10c>)
 8007e90:	e7ab      	b.n	8007dea <__ieee754_atan2f+0x46>
 8007e92:	bf00      	nop
 8007e94:	3fc90fdb 	.word	0x3fc90fdb
 8007e98:	08008530 	.word	0x08008530
 8007e9c:	08008524 	.word	0x08008524
 8007ea0:	33bbbd2e 	.word	0x33bbbd2e
 8007ea4:	40490fdb 	.word	0x40490fdb
 8007ea8:	c0490fdb 	.word	0xc0490fdb
 8007eac:	3f490fdb 	.word	0x3f490fdb
 8007eb0:	bfc90fdb 	.word	0xbfc90fdb

08007eb4 <atanf>:
 8007eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb8:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8007ebc:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 8007ec0:	4604      	mov	r4, r0
 8007ec2:	4680      	mov	r8, r0
 8007ec4:	d30e      	bcc.n	8007ee4 <atanf+0x30>
 8007ec6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8007eca:	d904      	bls.n	8007ed6 <atanf+0x22>
 8007ecc:	4601      	mov	r1, r0
 8007ece:	f7f8 fee1 	bl	8000c94 <__addsf3>
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	e003      	b.n	8007ede <atanf+0x2a>
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	f340 80ce 	ble.w	8008078 <atanf+0x1c4>
 8007edc:	4c67      	ldr	r4, [pc, #412]	@ (800807c <atanf+0x1c8>)
 8007ede:	4620      	mov	r0, r4
 8007ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee4:	4b66      	ldr	r3, [pc, #408]	@ (8008080 <atanf+0x1cc>)
 8007ee6:	429d      	cmp	r5, r3
 8007ee8:	d80e      	bhi.n	8007f08 <atanf+0x54>
 8007eea:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 8007eee:	d208      	bcs.n	8007f02 <atanf+0x4e>
 8007ef0:	4964      	ldr	r1, [pc, #400]	@ (8008084 <atanf+0x1d0>)
 8007ef2:	f7f8 fecf 	bl	8000c94 <__addsf3>
 8007ef6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007efa:	f7f9 f98f 	bl	800121c <__aeabi_fcmpgt>
 8007efe:	2800      	cmp	r0, #0
 8007f00:	d1ed      	bne.n	8007ede <atanf+0x2a>
 8007f02:	f04f 36ff 	mov.w	r6, #4294967295
 8007f06:	e01c      	b.n	8007f42 <atanf+0x8e>
 8007f08:	f000 f8e0 	bl	80080cc <fabsf>
 8007f0c:	4b5e      	ldr	r3, [pc, #376]	@ (8008088 <atanf+0x1d4>)
 8007f0e:	429d      	cmp	r5, r3
 8007f10:	4604      	mov	r4, r0
 8007f12:	d87c      	bhi.n	800800e <atanf+0x15a>
 8007f14:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8007f18:	429d      	cmp	r5, r3
 8007f1a:	d867      	bhi.n	8007fec <atanf+0x138>
 8007f1c:	4601      	mov	r1, r0
 8007f1e:	f7f8 feb9 	bl	8000c94 <__addsf3>
 8007f22:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007f26:	f7f8 feb3 	bl	8000c90 <__aeabi_fsub>
 8007f2a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007f2e:	4605      	mov	r5, r0
 8007f30:	4620      	mov	r0, r4
 8007f32:	f7f8 feaf 	bl	8000c94 <__addsf3>
 8007f36:	4601      	mov	r1, r0
 8007f38:	4628      	mov	r0, r5
 8007f3a:	f7f9 f867 	bl	800100c <__aeabi_fdiv>
 8007f3e:	2600      	movs	r6, #0
 8007f40:	4604      	mov	r4, r0
 8007f42:	4621      	mov	r1, r4
 8007f44:	4620      	mov	r0, r4
 8007f46:	f7f8 ffad 	bl	8000ea4 <__aeabi_fmul>
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	4607      	mov	r7, r0
 8007f4e:	f7f8 ffa9 	bl	8000ea4 <__aeabi_fmul>
 8007f52:	494e      	ldr	r1, [pc, #312]	@ (800808c <atanf+0x1d8>)
 8007f54:	4605      	mov	r5, r0
 8007f56:	f7f8 ffa5 	bl	8000ea4 <__aeabi_fmul>
 8007f5a:	494d      	ldr	r1, [pc, #308]	@ (8008090 <atanf+0x1dc>)
 8007f5c:	f7f8 fe9a 	bl	8000c94 <__addsf3>
 8007f60:	4629      	mov	r1, r5
 8007f62:	f7f8 ff9f 	bl	8000ea4 <__aeabi_fmul>
 8007f66:	494b      	ldr	r1, [pc, #300]	@ (8008094 <atanf+0x1e0>)
 8007f68:	f7f8 fe94 	bl	8000c94 <__addsf3>
 8007f6c:	4629      	mov	r1, r5
 8007f6e:	f7f8 ff99 	bl	8000ea4 <__aeabi_fmul>
 8007f72:	4949      	ldr	r1, [pc, #292]	@ (8008098 <atanf+0x1e4>)
 8007f74:	f7f8 fe8e 	bl	8000c94 <__addsf3>
 8007f78:	4629      	mov	r1, r5
 8007f7a:	f7f8 ff93 	bl	8000ea4 <__aeabi_fmul>
 8007f7e:	4947      	ldr	r1, [pc, #284]	@ (800809c <atanf+0x1e8>)
 8007f80:	f7f8 fe88 	bl	8000c94 <__addsf3>
 8007f84:	4629      	mov	r1, r5
 8007f86:	f7f8 ff8d 	bl	8000ea4 <__aeabi_fmul>
 8007f8a:	4945      	ldr	r1, [pc, #276]	@ (80080a0 <atanf+0x1ec>)
 8007f8c:	f7f8 fe82 	bl	8000c94 <__addsf3>
 8007f90:	4639      	mov	r1, r7
 8007f92:	f7f8 ff87 	bl	8000ea4 <__aeabi_fmul>
 8007f96:	4943      	ldr	r1, [pc, #268]	@ (80080a4 <atanf+0x1f0>)
 8007f98:	4607      	mov	r7, r0
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f7f8 ff82 	bl	8000ea4 <__aeabi_fmul>
 8007fa0:	4941      	ldr	r1, [pc, #260]	@ (80080a8 <atanf+0x1f4>)
 8007fa2:	f7f8 fe75 	bl	8000c90 <__aeabi_fsub>
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	f7f8 ff7c 	bl	8000ea4 <__aeabi_fmul>
 8007fac:	493f      	ldr	r1, [pc, #252]	@ (80080ac <atanf+0x1f8>)
 8007fae:	f7f8 fe6f 	bl	8000c90 <__aeabi_fsub>
 8007fb2:	4629      	mov	r1, r5
 8007fb4:	f7f8 ff76 	bl	8000ea4 <__aeabi_fmul>
 8007fb8:	493d      	ldr	r1, [pc, #244]	@ (80080b0 <atanf+0x1fc>)
 8007fba:	f7f8 fe69 	bl	8000c90 <__aeabi_fsub>
 8007fbe:	4629      	mov	r1, r5
 8007fc0:	f7f8 ff70 	bl	8000ea4 <__aeabi_fmul>
 8007fc4:	493b      	ldr	r1, [pc, #236]	@ (80080b4 <atanf+0x200>)
 8007fc6:	f7f8 fe63 	bl	8000c90 <__aeabi_fsub>
 8007fca:	4629      	mov	r1, r5
 8007fcc:	f7f8 ff6a 	bl	8000ea4 <__aeabi_fmul>
 8007fd0:	4601      	mov	r1, r0
 8007fd2:	4638      	mov	r0, r7
 8007fd4:	f7f8 fe5e 	bl	8000c94 <__addsf3>
 8007fd8:	4621      	mov	r1, r4
 8007fda:	f7f8 ff63 	bl	8000ea4 <__aeabi_fmul>
 8007fde:	1c73      	adds	r3, r6, #1
 8007fe0:	4601      	mov	r1, r0
 8007fe2:	d133      	bne.n	800804c <atanf+0x198>
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f7f8 fe53 	bl	8000c90 <__aeabi_fsub>
 8007fea:	e772      	b.n	8007ed2 <atanf+0x1e>
 8007fec:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007ff0:	f7f8 fe4e 	bl	8000c90 <__aeabi_fsub>
 8007ff4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8007ff8:	4605      	mov	r5, r0
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f7f8 fe4a 	bl	8000c94 <__addsf3>
 8008000:	4601      	mov	r1, r0
 8008002:	4628      	mov	r0, r5
 8008004:	f7f9 f802 	bl	800100c <__aeabi_fdiv>
 8008008:	2601      	movs	r6, #1
 800800a:	4604      	mov	r4, r0
 800800c:	e799      	b.n	8007f42 <atanf+0x8e>
 800800e:	4b2a      	ldr	r3, [pc, #168]	@ (80080b8 <atanf+0x204>)
 8008010:	429d      	cmp	r5, r3
 8008012:	d814      	bhi.n	800803e <atanf+0x18a>
 8008014:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8008018:	f7f8 fe3a 	bl	8000c90 <__aeabi_fsub>
 800801c:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8008020:	4605      	mov	r5, r0
 8008022:	4620      	mov	r0, r4
 8008024:	f7f8 ff3e 	bl	8000ea4 <__aeabi_fmul>
 8008028:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800802c:	f7f8 fe32 	bl	8000c94 <__addsf3>
 8008030:	4601      	mov	r1, r0
 8008032:	4628      	mov	r0, r5
 8008034:	f7f8 ffea 	bl	800100c <__aeabi_fdiv>
 8008038:	2602      	movs	r6, #2
 800803a:	4604      	mov	r4, r0
 800803c:	e781      	b.n	8007f42 <atanf+0x8e>
 800803e:	4601      	mov	r1, r0
 8008040:	481e      	ldr	r0, [pc, #120]	@ (80080bc <atanf+0x208>)
 8008042:	f7f8 ffe3 	bl	800100c <__aeabi_fdiv>
 8008046:	2603      	movs	r6, #3
 8008048:	4604      	mov	r4, r0
 800804a:	e77a      	b.n	8007f42 <atanf+0x8e>
 800804c:	4b1c      	ldr	r3, [pc, #112]	@ (80080c0 <atanf+0x20c>)
 800804e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8008052:	f7f8 fe1d 	bl	8000c90 <__aeabi_fsub>
 8008056:	4621      	mov	r1, r4
 8008058:	f7f8 fe1a 	bl	8000c90 <__aeabi_fsub>
 800805c:	4b19      	ldr	r3, [pc, #100]	@ (80080c4 <atanf+0x210>)
 800805e:	4601      	mov	r1, r0
 8008060:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008064:	f7f8 fe14 	bl	8000c90 <__aeabi_fsub>
 8008068:	f1b8 0f00 	cmp.w	r8, #0
 800806c:	4604      	mov	r4, r0
 800806e:	f6bf af36 	bge.w	8007ede <atanf+0x2a>
 8008072:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8008076:	e732      	b.n	8007ede <atanf+0x2a>
 8008078:	4c13      	ldr	r4, [pc, #76]	@ (80080c8 <atanf+0x214>)
 800807a:	e730      	b.n	8007ede <atanf+0x2a>
 800807c:	3fc90fdb 	.word	0x3fc90fdb
 8008080:	3edfffff 	.word	0x3edfffff
 8008084:	7149f2ca 	.word	0x7149f2ca
 8008088:	3f97ffff 	.word	0x3f97ffff
 800808c:	3c8569d7 	.word	0x3c8569d7
 8008090:	3d4bda59 	.word	0x3d4bda59
 8008094:	3d886b35 	.word	0x3d886b35
 8008098:	3dba2e6e 	.word	0x3dba2e6e
 800809c:	3e124925 	.word	0x3e124925
 80080a0:	3eaaaaab 	.word	0x3eaaaaab
 80080a4:	bd15a221 	.word	0xbd15a221
 80080a8:	3d6ef16b 	.word	0x3d6ef16b
 80080ac:	3d9d8795 	.word	0x3d9d8795
 80080b0:	3de38e38 	.word	0x3de38e38
 80080b4:	3e4ccccd 	.word	0x3e4ccccd
 80080b8:	401bffff 	.word	0x401bffff
 80080bc:	bf800000 	.word	0xbf800000
 80080c0:	0800853c 	.word	0x0800853c
 80080c4:	0800854c 	.word	0x0800854c
 80080c8:	bfc90fdb 	.word	0xbfc90fdb

080080cc <fabsf>:
 80080cc:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80080d0:	4770      	bx	lr
	...

080080d4 <_init>:
 80080d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d6:	bf00      	nop
 80080d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080da:	bc08      	pop	{r3}
 80080dc:	469e      	mov	lr, r3
 80080de:	4770      	bx	lr

080080e0 <_fini>:
 80080e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080e2:	bf00      	nop
 80080e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080e6:	bc08      	pop	{r3}
 80080e8:	469e      	mov	lr, r3
 80080ea:	4770      	bx	lr
