Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct 25 20:24:05 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_countdown_control_sets_placed.rpt
| Design       : Top_countdown
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    15 |
| Minimum Number of register sites lost to control set restrictions |    72 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+------------------------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------+----------------------+------------------------------------+------------------+----------------+
|  g0_b9_n_0        |                      |                                    |                1 |              1 |
|  g0_b8_n_0        |                      |                                    |                1 |              1 |
|  g0_b15_n_0       |                      |                                    |                1 |              1 |
|  g0_b14_n_0       |                      |                                    |                1 |              1 |
|  g0_b13_n_0       |                      |                                    |                1 |              1 |
|  g0_b12_n_0       |                      |                                    |                1 |              1 |
|  g0_b11_n_0       |                      |                                    |                1 |              1 |
|  g0_b10_n_0       |                      |                                    |                1 |              1 |
|  CLK_IN_IBUF_BUFG |                      |                                    |                3 |              3 |
|  divider_map/CLK  | sel                  | BTNC_IBUF                          |                2 |              5 |
|  divider_map/I5   |                      |                                    |                3 |              8 |
|  divider_map/I4   | pwm_level[7]_i_1_n_0 | BTNC_IBUF                          |                4 |              8 |
|  CLK_IN_IBUF_BUFG |                      | divider_map/counter50Hz[0]_i_1_n_0 |                4 |             13 |
|  CLK_IN_IBUF_BUFG |                      | divider_map/counter16Hz[0]_i_1_n_0 |                6 |             24 |
|  CLK_IN_IBUF_BUFG |                      | divider_map/counter1Hz[0]_i_1_n_0  |                7 |             27 |
+-------------------+----------------------+------------------------------------+------------------+----------------+


