Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue May 01 12:24:39 2018
| Host         : volly-SF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_controler_top_timing_summary_routed.rpt -rpx vga_controler_top_timing_summary_routed.rpx
| Design       : vga_controler_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset_i (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: i_content_ctrl/v_zero_reg[0]/L7/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: i_io_ctrl/b_i_sync.pbsync_o_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: i_io_ctrl/b_i_sync.pbsync_o_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_io_ctrl/b_i_sync.pbsync_o_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_io_ctrl/b_i_sync.pbsync_o_reg[3]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[0]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[1]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[2]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[3]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[4]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[5]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[7]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_vga_ctrl/v_pos_o_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.121     -280.786                    172                  697       -3.875     -214.499                    186                  697        4.500        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              -5.121     -280.786                    172                  697       -3.875     -214.499                    186                  697        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :          172  Failing Endpoints,  Worst Slack       -5.121ns,  Total Violation     -280.786ns
Hold  :          186  Failing Endpoints,  Worst Slack       -3.875ns,  Total Violation     -214.499ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.121ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.605ns  (logic 2.442ns (19.374%)  route 10.163ns (80.626%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.422 r  i_vga_ctrl/i_mu1_i_19/CO[3]
                         net (fo=1, routed)           0.009    16.431    i_vga_ctrl/i_mu1_i_19_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.650 r  i_vga_ctrl/i_mu1_i_18/O[0]
                         net (fo=1, routed)           0.487    17.137    i_io_ctrl/s_addra_mu10[7]
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.295    17.432 r  i_io_ctrl/i_mu1_i_3/O
                         net (fo=27, routed)          1.717    19.149    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    19.273 r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__12/O
                         net (fo=1, routed)           0.361    19.634    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.070    14.452    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540    14.992    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.513    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -19.634    
  -------------------------------------------------------------------
                         slack                                 -5.121    

Slack (VIOLATED) :        -4.634ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 2.557ns (20.317%)  route 10.028ns (79.683%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.422 r  i_vga_ctrl/i_mu1_i_19/CO[3]
                         net (fo=1, routed)           0.009    16.431    i_vga_ctrl/i_mu1_i_19_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.754 f  i_vga_ctrl/i_mu1_i_18/O[1]
                         net (fo=1, routed)           0.300    17.054    i_io_ctrl/s_addra_mu10[8]
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.306    17.360 f  i_io_ctrl/i_mu1_i_2/O
                         net (fo=27, routed)          1.066    18.426    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.124    18.550 r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           1.065    19.615    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y14         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.469    14.850    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.609    15.459    
                         clock uncertainty           -0.035    15.424    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.981    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -19.615    
  -------------------------------------------------------------------
                         slack                                 -4.634    

Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 1.994ns (16.972%)  route 9.755ns (83.028%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.277 r  i_vga_ctrl/i_mu1_i_20/O[3]
                         net (fo=1, routed)           0.801    17.078    i_io_ctrl/s_addra_mu10[2]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.335    17.413 r  i_io_ctrl/i_mu1_i_8/O
                         net (fo=27, routed)          1.365    18.778    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.070    14.452    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540    14.992    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    14.188    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -18.778    
  -------------------------------------------------------------------
                         slack                                 -4.590    

Slack (VIOLATED) :        -4.460ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.821ns  (logic 2.316ns (19.593%)  route 9.505ns (80.407%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.628 r  i_vga_ctrl/i_mu1_i_19/O[1]
                         net (fo=1, routed)           0.488    17.117    i_io_ctrl/s_addra_mu10[4]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.306    17.423 r  i_io_ctrl/i_mu1_i_6/O
                         net (fo=27, routed)          1.428    18.850    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.070    14.452    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540    14.992    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.390    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -18.850    
  -------------------------------------------------------------------
                         slack                                 -4.460    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.560ns  (logic 2.351ns (18.718%)  route 10.209ns (81.282%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.544 r  i_vga_ctrl/i_mu1_i_19/O[2]
                         net (fo=1, routed)           0.608    17.152    i_io_ctrl/s_addra_mu10[5]
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.301    17.453 r  i_io_ctrl/i_mu1_i_5/O
                         net (fo=28, routed)          1.460    18.914    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I2_O)        0.124    19.038 r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=1, routed)           0.552    19.589    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.887    15.268    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.609    15.877    
                         clock uncertainty           -0.035    15.842    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.399    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -19.589    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.168ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.794ns  (logic 1.994ns (16.907%)  route 9.800ns (83.093%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.277 r  i_vga_ctrl/i_mu1_i_20/O[3]
                         net (fo=1, routed)           0.801    17.078    i_io_ctrl/s_addra_mu10[2]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.335    17.413 r  i_io_ctrl/i_mu1_i_8/O
                         net (fo=27, routed)          1.411    18.824    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y14         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.469    14.850    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.609    15.459    
                         clock uncertainty           -0.035    15.424    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    14.656    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -18.824    
  -------------------------------------------------------------------
                         slack                                 -4.168    

Slack (VIOLATED) :        -4.157ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 2.201ns (19.109%)  route 9.317ns (80.891%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.524 r  i_vga_ctrl/i_mu1_i_19/O[0]
                         net (fo=1, routed)           0.341    16.866    i_io_ctrl/s_addra_mu10[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.295    17.161 r  i_io_ctrl/i_mu1_i_7/O
                         net (fo=27, routed)          1.387    18.548    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.070    14.452    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540    14.992    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.390    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                 -4.157    

Slack (VIOLATED) :        -4.087ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 2.351ns (18.305%)  route 10.493ns (81.695%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 15.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.544 f  i_vga_ctrl/i_mu1_i_19/O[2]
                         net (fo=1, routed)           0.608    17.152    i_io_ctrl/s_addra_mu10[5]
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.301    17.453 f  i_io_ctrl/i_mu1_i_5/O
                         net (fo=28, routed)          1.617    19.070    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124    19.194 r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.679    19.873    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.274    15.655    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.609    16.264    
                         clock uncertainty           -0.035    16.229    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.786    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                         -19.873    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (VIOLATED) :        -4.026ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.854ns  (logic 2.316ns (19.538%)  route 9.538ns (80.462%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.305 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.305    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.628 r  i_vga_ctrl/i_mu1_i_19/O[1]
                         net (fo=1, routed)           0.488    17.117    i_io_ctrl/s_addra_mu10[4]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.306    17.423 r  i_io_ctrl/i_mu1_i_6/O
                         net (fo=27, routed)          1.461    18.883    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.469    14.850    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.609    15.459    
                         clock uncertainty           -0.035    15.424    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.858    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -18.883    
  -------------------------------------------------------------------
                         slack                                 -4.026    

Slack (VIOLATED) :        -3.961ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.322ns  (logic 1.858ns (16.411%)  route 9.464ns (83.589%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.029ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         5.578     7.029    i_vga_ctrl/clk_i
    SLICE_X47Y68         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.456     7.485 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=15, routed)          0.961     8.446    i_vga_ctrl/Q[1]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.994 r  i_vga_ctrl/i_mu1_i_29/O[1]
                         net (fo=2, routed)           6.628    15.622    i_content_ctrl/v_pos_o_reg[2]_0[0]
    SLICE_X46Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.925 r  i_content_ctrl/i_mu1_i_31/O
                         net (fo=1, routed)           0.000    15.925    i_vga_ctrl/S[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.175 r  i_vga_ctrl/i_mu1_i_20/O[2]
                         net (fo=1, routed)           0.504    16.679    i_io_ctrl/s_addra_mu10[1]
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.301    16.980 r  i_io_ctrl/i_mu1_i_9/O
                         net (fo=27, routed)          1.371    18.351    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    U14                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         3.070    14.452    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540    14.992    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.390    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -18.351    
  -------------------------------------------------------------------
                         slack                                 -3.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.875ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.467ns (12.115%)  route 3.388ns (87.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        7.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.680ns
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.214     5.595    i_vga_ctrl/clk_i
    SLICE_X36Y69         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.367     5.962 r  i_vga_ctrl/h_pos_o_reg[4]/Q
                         net (fo=24, routed)          1.321     7.283    i_io_ctrl/h_pos_o_reg[4][4]
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.100     7.383 r  i_io_ctrl/i_mu1_i_13/O
                         net (fo=27, routed)          2.067     9.450    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        12.229    13.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.715    12.965    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360    13.325    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.325    
                         arrival time                           9.450    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.674ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.597ns (16.500%)  route 3.021ns (83.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.680ns
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.465     5.846    i_vga_ctrl/clk_i
    SLICE_X39Y69         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.337     6.183 r  i_vga_ctrl/h_pos_o_reg[2]/Q
                         net (fo=20, routed)          0.849     7.033    i_io_ctrl/h_pos_o_reg[4][2]
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.260     7.293 r  i_io_ctrl/i_mu1_i_15/O
                         net (fo=27, routed)          2.172     9.465    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        12.229    13.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.738    12.942    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.197    13.139    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.139    
                         arrival time                           9.465    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.495ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.597ns (17.883%)  route 2.741ns (82.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.221ns
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.465     5.846    i_vga_ctrl/clk_i
    SLICE_X39Y69         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.337     6.183 r  i_vga_ctrl/h_pos_o_reg[2]/Q
                         net (fo=20, routed)          0.849     7.033    i_io_ctrl/h_pos_o_reg[4][2]
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.260     7.293 r  i_io_ctrl/i_mu1_i_15/O
                         net (fo=27, routed)          1.892     9.185    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        11.770    13.221    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.738    12.483    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.197    12.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -12.680    
                         arrival time                           9.185    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.377ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.578ns (15.596%)  route 3.128ns (84.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.680ns
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.861     6.242    i_vga_ctrl/clk_i
    SLICE_X45Y70         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDCE (Prop_fdce_C_Q)         0.337     6.579 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=23, routed)          1.012     7.590    i_io_ctrl/h_pos_o_reg[4][3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.241     7.831 r  i_io_ctrl/i_mu1_i_14/O
                         net (fo=27, routed)          2.116     9.948    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        12.229    13.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.715    12.965    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360    13.325    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.325    
                         arrival time                           9.948    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.370ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.197ns (29.295%)  route 2.889ns (70.705%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.680ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.489     5.870    i_vga_ctrl/clk_i
    SLICE_X45Y69         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.367     6.237 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=19, routed)          0.934     7.171    i_vga_ctrl/Q[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.444     7.615 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.615    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.148     7.763 r  i_vga_ctrl/i_mu1_i_19/O[0]
                         net (fo=1, routed)           0.286     8.049    i_io_ctrl/s_addra_mu10[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.238     8.287 r  i_io_ctrl/i_mu1_i_7/O
                         net (fo=27, routed)          1.668     9.956    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        12.229    13.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.715    12.965    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.360    13.325    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.325    
                         arrival time                           9.956    
  -------------------------------------------------------------------
                         slack                                 -3.370    

Slack (VIOLATED) :        -3.219ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.318ns (31.112%)  route 2.918ns (68.888%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.680ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.489     5.870    i_vga_ctrl/clk_i
    SLICE_X45Y69         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.367     6.237 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=19, routed)          0.934     7.171    i_vga_ctrl/Q[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.444     7.615 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.615    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.260     7.875 r  i_vga_ctrl/i_mu1_i_19/O[1]
                         net (fo=1, routed)           0.409     8.284    i_io_ctrl/s_addra_mu10[4]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.247     8.531 r  i_io_ctrl/i_mu1_i_6/O
                         net (fo=27, routed)          1.575    10.106    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        12.229    13.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.715    12.965    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.360    13.325    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.325    
                         arrival time                          10.106    
  -------------------------------------------------------------------
                         slack                                 -3.219    

Slack (VIOLATED) :        -3.203ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.597ns (19.695%)  route 2.434ns (80.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.622ns
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.465     5.846    i_vga_ctrl/clk_i
    SLICE_X39Y69         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.337     6.183 r  i_vga_ctrl/h_pos_o_reg[2]/Q
                         net (fo=20, routed)          0.849     7.033    i_io_ctrl/h_pos_o_reg[4][2]
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.260     7.293 r  i_io_ctrl/i_mu1_i_15/O
                         net (fo=27, routed)          1.585     8.878    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        11.170    12.622    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.738    11.884    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.197    12.081    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -12.081    
                         arrival time                           8.878    
  -------------------------------------------------------------------
                         slack                                 -3.203    

Slack (VIOLATED) :        -3.198ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.578ns (16.871%)  route 2.848ns (83.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.221ns
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.861     6.242    i_vga_ctrl/clk_i
    SLICE_X45Y70         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDCE (Prop_fdce_C_Q)         0.337     6.579 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=23, routed)          1.012     7.590    i_io_ctrl/h_pos_o_reg[4][3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I0_O)        0.241     7.831 r  i_io_ctrl/i_mu1_i_14/O
                         net (fo=27, routed)          1.836     9.668    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        11.770    13.221    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.715    12.506    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360    12.866    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -12.866    
                         arrival time                           9.668    
  -------------------------------------------------------------------
                         slack                                 -3.198    

Slack (VIOLATED) :        -3.192ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.412ns (33.140%)  route 2.849ns (66.860%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.680ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.489     5.870    i_vga_ctrl/clk_i
    SLICE_X45Y69         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.367     6.237 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=19, routed)          0.934     7.171    i_vga_ctrl/Q[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.444     7.615 r  i_vga_ctrl/i_mu1_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.615    i_vga_ctrl/i_mu1_i_20_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.094     7.709 r  i_vga_ctrl/i_mu1_i_19/CO[3]
                         net (fo=1, routed)           0.009     7.718    i_vga_ctrl/i_mu1_i_19_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.260     7.978 r  i_vga_ctrl/i_mu1_i_18/O[1]
                         net (fo=1, routed)           0.252     8.230    i_io_ctrl/s_addra_mu10[8]
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.247     8.477 r  i_io_ctrl/i_mu1_i_2/O
                         net (fo=27, routed)          1.653    10.130    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        12.229    13.680    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.715    12.965    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.357    13.322    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.322    
                         arrival time                          10.130    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.148ns  (arrival time - required time)
  Source:                 i_vga_ctrl/h_pos_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.467ns (13.255%)  route 3.056ns (86.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.622ns
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)         4.214     5.595    i_vga_ctrl/clk_i
    SLICE_X36Y69         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.367     5.962 r  i_vga_ctrl/h_pos_o_reg[4]/Q
                         net (fo=24, routed)          1.321     7.283    i_io_ctrl/h_pos_o_reg[4][4]
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.100     7.383 r  i_io_ctrl/i_mu1_i_13/O
                         net (fo=27, routed)          1.735     9.119    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=217, routed)        11.170    12.622    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.715    11.907    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360    12.267    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -12.267    
                         arrival time                           9.119    
  -------------------------------------------------------------------
                         slack                                 -3.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  i_vga_ctrl/h_pos_o_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  i_vga_ctrl/h_pos_o_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  i_vga_ctrl/v_h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  i_vga_ctrl/v_h_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  i_vga_ctrl/v_h_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68  i_vga_ctrl/v_h_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y68  i_vga_ctrl/v_h_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y69  i_vga_ctrl/v_h_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68  i_vga_ctrl/v_h_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y68  i_vga_ctrl/v_h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y72  i_vga_ctrl/green_o_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y70  i_vga_ctrl/h_pos_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y70  i_vga_ctrl/h_pos_o_reg[3]/C



