FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (c) 2014 Zhang, Keguang <keguang.zhang@gmail.com>
 *
 * Loongson 1 PWM Register Definitions.
 */

#ifndef __ASM_MACH_LOONGSON32_REGS_PWM_H
#define __ASM_MACH_LOONGSON32_REGS_PWM_H

/* Loongson 1 PWM Timer Register Definitions */
#define PWM_CNT			0x0
#define PWM_HRC			0x4
#define PWM_LRC			0x8
/* bench 6761.1.0 59e4a290be79 */
/* bench 6761.1.1 54ae87ae96ec */
/* bench 6761.1.2 0db144c98bfc */
/* bench 6761.1.3 579a28c4ce13 */
/* bench 6761.1.4 9610e66a7569 */
/* bench 6761.1.5 d3592bcc6552 */
/* bench 6761.1.6 553473283666 */
/* bench 6761.1.7 b92101833c72 */
#define PWM_CTRL		0xc

/* PWM Control Register Bits */
#define CNT_RST			BIT(7)
/* bench 18125.2.0 0e6a473c0558 */
/* bench 18125.2.1 517db11852ff */
/* bench 18125.2.2 a822c7fb3f4c */
/* bench 18125.2.3 c9aa45b3102b */
/* bench 18125.2.4 b33ece620baf */
/* bench 18125.2.5 67219dff888f */
/* bench 18125.2.6 f0ed23116f65 */
/* bench 26174.1.0 169fe7b4b834 */
/* bench 26174.1.1 a353ae261664 */
/* bench 18125.2.9 eb13849e54ce */
#define INT_SR			BIT(6)
#define INT_EN			BIT(5)
#define PWM_SINGLE		BIT(4)
#define PWM_OE			BIT(3)
#define CNT_EN			BIT(0)

#endif /* __ASM_MACH_LOONGSON32_REGS_PWM_H */
