//! SPI bus with DMA transfers

use crate::{
    dma::{
        self,
        descriptor::{Descriptor, TransferDescriptor, UnitSize},
        list::{DescList, FinMode, TargetAddr},
        transfer::{ChannelTransfer, TransferParams},
        ChReqSel, DmaChannel, DmaResult,
    },
    gpio::dynamic::DynamicPin,
    usart::{
        spi::{Config, SpiError, SpiLowLevel, SpiParts, TX_FILLER_BYTE},
        UsartId, UsartInstance,
    },
};
#[cfg(feature = "debug-spi-dma-defmt-info")]
use defmt::info;
use embassy_hal_internal::Peri;
// (Peri imported via crate)
use embedded_hal::spi::ErrorType;

/// Maximum number of DMA descriptors in [`SpiDma::descriptors`]
const DESC_COUNT: usize = 6;

/// Dma-based Spi driver
#[derive(Debug)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
pub struct Spi<'d, T: UsartInstance> {
    low_level: SpiLowLevel<'d, T>,
    tx: DmaChannel,
    rx: DmaChannel,
    tx_descriptors: [Descriptor; DESC_COUNT],
    rx_descriptors: [Descriptor; DESC_COUNT],
}

impl<'d, T: UsartInstance> Spi<'d, T> {
    /// Spi Master implementation using Dma channels.
    ///
    /// Implements both [`embedded_hal::spi::SpiBus`], as well as [`embedded_hal_async::spi::SpiBus`] (if `efemb` crate
    /// feature is enabled).
    ///
    /// # DMA Channel Priority (Errata USART_E203)
    ///
    /// The `rx` channel should have a **lower channel number** (higher LDMA arbitration priority) than the `tx`
    /// channel. This ensures the RX DMA is serviced before the TX DMA, preventing RX FIFO overflow that can cause
    /// received data to be dropped and the transfer to hang indefinitely.
    ///
    /// For example, use `into_spi_dma(dma.ch1, dma.ch0)` (TX=ch1, RX=ch0) rather than `into_spi_dma(dma.ch0, dma.ch1)`.
    pub fn new(
        pins: SpiParts<'d, T>,
        config: &Config,
        mut tx: DmaChannel,
        mut rx: DmaChannel,
    ) -> Self {
        let low_level = SpiLowLevel::new(pins, config);
        tx.reset();
        rx.reset();

        let (tx_sel, rx_sel) = Self::dma_sources(low_level.peri.id());
        tx.set_peripheral_req(tx_sel);
        rx.set_peripheral_req(rx_sel);

        Self {
            low_level,
            tx,
            rx,
            tx_descriptors: [Descriptor::default(); _],
            rx_descriptors: [Descriptor::default(); _],
        }
    }

    /// Set driver config
    pub fn set_config(&mut self, config: &Config) {
        self.low_level.set_config(config);
    }

    /// Start an SPI transaction.
    ///
    /// `write` is written to the slave on MOSI and words received on MISO are stored in `read`.
    pub fn transfer_nb<'stl, Word: Copy + 'static>(
        &'stl mut self,
        read: &'stl mut [Word],
        write: &'stl [Word],
    ) -> Result<SpiTransfer<'stl, TxParam<'stl, Word>, RxParam<'stl, Word>>, SpiError> {
        // FIXME: unit is limited to Byte until we convince the Spi to accept other `UnitSize`s
        let unit = UnitSize::Byte;
        let write_addr = write.as_ptr().addr();
        let write_bytes = core::mem::size_of_val(write);
        let read_addr = read.as_ptr().addr();
        let read_bytes = core::mem::size_of_val(read);

        let write_units = write_bytes / unit.byte_count();
        let read_units = read_bytes / unit.byte_count();

        // Only start DMA transfers if there is something to transfer
        if read_units.max(write_units) > 0 {
            let (tx_desc, rx_desc) =
                self.build_descriptors(unit, write_addr, write_units, read_addr, read_units)?;

            let rx = self
                .rx
                .peripheral_transfer(&rx_desc, false, RxParam { _read: read })?;
            let tx = self
                .tx
                .peripheral_transfer(&tx_desc, true, TxParam { _write: write })?;
            Ok(SpiTransfer::new(tx, rx))
        } else {
            // Create a dummy spi transfer which resolves on the first poll with SpiTransfer::try_resolve()

            Ok(SpiTransfer::new(
                self.tx
                    .dummy_peripheral_transfer(TxParam { _write: write })?,
                self.rx.dummy_peripheral_transfer(RxParam { _read: read })?,
            ))
        }
    }

    /// Start an SPI transaction.
    ///
    /// The contents of `words` are written to the slave, and the received words are stored into the same `words`
    /// buffer, overwriting it.
    pub fn transfer_in_place_nb<Word: Copy + 'static>(
        &mut self,
        words: &mut [Word],
    ) -> Result<(), SpiError> {
        // FIXME: unit is limited to Byte until we convince the Spi to accept other `UnitSize`s
        let unit = UnitSize::Byte;
        let addr = words.as_ptr().addr();
        let bytes = core::mem::size_of_val(words);

        self.transfer_inner(unit, addr, bytes, addr, bytes)
    }

    /// Wait until all operations have completed and the bus is idle.
    pub fn flush_blocking<'stl, TXP: TransferParams<'stl>, RXP: TransferParams<'stl>>(
        mut transfer: SpiTransfer<'stl, TXP, RXP>,
    ) -> Result<(), SpiError> {
        loop {
            if let Some(t) = transfer.try_resolve() {
                break t;
            }
        }
    }

    /// Do an async SPI transaction.
    ///
    /// `write` is written to the slave on MOSI and words received on MISO are stored in `read`.
    #[cfg(feature = "efemb")]
    pub async fn transfer_async<Word: Copy + 'static>(
        &mut self,
        read: &mut [Word],
        write: &[Word],
    ) -> Result<(), SpiError> {
        // FIXME: unit is limited to Byte until we convince the Spi to accept other `UnitSize`s
        let unit = UnitSize::Byte;
        let write_addr = write.as_ptr().addr();
        let write_bytes = core::mem::size_of_val(write);
        let read_addr = read.as_ptr().addr();
        let read_bytes = core::mem::size_of_val(read);

        let write_units = write_bytes / unit.byte_count();
        let read_units = read_bytes / unit.byte_count();

        // Only do the async DMA transfers if there is something to transfer
        if write_units.max(read_units) > 0 {
            let (tx_desc, rx_desc) =
                self.build_descriptors(unit, write_addr, write_units, read_addr, read_units)?;

            let (tx_res, rx_res) = embassy_futures::join::join(
                self.rx
                    .transfer_async(&rx_desc, false, RxParam { _read: read }),
                self.tx
                    .transfer_async(&tx_desc, true, TxParam { _write: write }),
            )
            .await;

            if tx_res.is_ok() && rx_res.is_ok() {
                Ok(())
            } else if tx_res.is_err() && rx_res.is_err() {
                Err(SpiError::TxRx)
            } else if tx_res.is_err() {
                Err(SpiError::Tx)
            } else {
                Err(SpiError::Rx)
            }
        } else {
            // Zero-sized transfers return OK() immediately without starting DMA
            Ok(())
        }
    }

    /// Do an async SPI transaction.
    ///
    /// The contents of `words` are written to the slave, and the received words are stored into the same `words`
    /// buffer, overwriting it.
    #[cfg(feature = "efemb")]
    pub async fn transfer_in_place_async<Word: Copy + 'static>(
        &mut self,
        words: &mut [Word],
    ) -> Result<(), SpiError> {
        // FIXME: unit is limited to Byte until we convince the Spi to accept other `UnitSize`s
        let unit = UnitSize::Byte;
        let addr = words.as_ptr().addr();
        let bytes = core::mem::size_of_val(words);

        let write_units = bytes / unit.byte_count();
        let read_units = bytes / unit.byte_count();

        // Only do the async DMA transfers if there is something to transfer
        if write_units.max(read_units) > 0 {
            use crate::dma::transfer::NoParams;

            let (tx_desc, rx_desc) = self.build_descriptors(unit, addr, bytes, addr, bytes)?;

            let (tx_res, rx_res) = embassy_futures::join::join(
                self.rx
                    .transfer_async(&rx_desc, false, RxParam { _read: words }),
                self.tx.transfer_async(&tx_desc, true, NoParams {}),
            )
            .await;

            if tx_res.is_ok() && rx_res.is_ok() {
                Ok(())
            } else if tx_res.is_err() && rx_res.is_err() {
                Err(SpiError::TxRx)
            } else if tx_res.is_err() {
                Err(SpiError::Tx)
            } else {
                Err(SpiError::Rx)
            }
        } else {
            // Zero-sized transfers return OK() immediately without starting DMA
            Ok(())
        }
    }

    /// Drop self, and release respurces used to construct this driver
    ///
    /// # Returns
    ///
    /// (Spi HAL peripheral, CLK pin, TX pin, RX pin, TX DmaChannel, RX DmaChannel)
    pub fn release(
        self,
    ) -> (
        Peri<'d, T>,
        DynamicPin,
        DynamicPin,
        DynamicPin,
        DmaChannel,
        DmaChannel,
    ) {
        let (peri, p1, p2, p3) = self.low_level.release();
        (peri, p1, p2, p3, self.tx, self.rx)
    }

    /// Helpher method to start the transfer without involving the read/write slices, just their address and size
    fn transfer_inner(
        &mut self,
        unit: UnitSize,
        write_addr: usize,
        write_bytes: usize,
        read_addr: usize,
        read_bytes: usize,
    ) -> Result<(), SpiError> {
        let write_units = write_bytes / unit.byte_count();
        let read_units = read_bytes / unit.byte_count();

        // Only start DMA transfers if there is something to transfer
        if write_units.max(read_units) > 0 {
            let (tx_desc, rx_desc) =
                self.build_descriptors(unit, write_addr, write_units, read_addr, read_units)?;

            unsafe { self.rx.raw_transfer(&rx_desc, false) };
            unsafe { self.tx.raw_transfer(&tx_desc, true) };
        }

        Ok(())
    }

    /// Helper method to create the descriptor list for an SPI transaction
    ///
    /// Returns the TX and RX descriptors which can be used to start DMA transfers
    fn build_descriptors(
        &mut self,
        unit: UnitSize,
        tx_addr: usize,
        tx_units: usize,
        rx_addr: usize,
        rx_units: usize,
    ) -> Result<(TransferDescriptor, TransferDescriptor), SpiError> {
        let total_units = tx_units.max(rx_units);
        assert_ne!(total_units, 0);

        #[cfg(feature = "debug-spi-dma-defmt-info")]
        info!("UNIT {}", unit);

        let usart_p = self.low_level.peri.regs();
        let mut tx_list = DescList::new(&mut self.tx_descriptors);
        let mut rx_list = DescList::new(&mut self.rx_descriptors);

        let tx_filler_units = total_units - tx_units;
        let rx_filler_units = total_units - rx_units;

        static TX_FILLER: u32 = u32::from_le_bytes([
            TX_FILLER_BYTE,
            TX_FILLER_BYTE,
            TX_FILLER_BYTE,
            TX_FILLER_BYTE,
        ]);
        static mut RX_SINK: u32 = 0;

        let per_tx_addr = usart_p.txdata().as_ptr().addr();
        let per_rx_addr = usart_p.rxdata().as_ptr().addr();

        let tx_desc = if tx_units > 0 {
            #[cfg(feature = "debug-spi-dma-defmt-info")]
            info!("TX: tx_units {}", tx_units);

            let desc = dma::list::reduced(
                self.tx.id(),
                TargetAddr::IncrementOne(tx_addr),
                TargetAddr::Fixed(per_tx_addr),
                unit,
                tx_units,
                true,
                &mut tx_list,
            )?;

            if tx_filler_units > 0 {
                #[cfg(feature = "debug-spi-dma-defmt-info")]
                info!("TX tx_filler_units {}", tx_filler_units);

                dma::list::extended(
                    self.tx.id(),
                    TargetAddr::Fixed((&TX_FILLER) as *const u32 as usize),
                    TargetAddr::Fixed(per_tx_addr),
                    unit,
                    tx_filler_units,
                    true,
                    &mut tx_list,
                )?;
            }

            tx_list.into_transfer_descriptor(desc, FinMode::DoneIFS)
        } else {
            #[cfg(feature = "debug-spi-dma-defmt-info")]
            info!("TX tx_filler_units {}", tx_filler_units);

            let desc = dma::list::reduced(
                self.tx.id(),
                TargetAddr::Fixed((&TX_FILLER) as *const u32 as usize),
                TargetAddr::Fixed(per_tx_addr),
                unit,
                tx_filler_units,
                true,
                &mut tx_list,
            )?;

            tx_list.into_transfer_descriptor(desc, FinMode::DoneIFS)
        };

        let rx_desc = if rx_units > 0 {
            #[cfg(feature = "debug-spi-dma-defmt-info")]
            info!("RX: rx_units {}", rx_units);

            let desc = dma::list::reduced(
                self.rx.id(),
                TargetAddr::Fixed(per_rx_addr),
                TargetAddr::IncrementOne(rx_addr),
                unit,
                rx_units,
                false,
                &mut rx_list,
            )?;

            if rx_filler_units > 0 {
                #[cfg(feature = "debug-spi-dma-defmt-info")]
                info!("RX rx_filler_units {}", tx_filler_units);

                dma::list::extended(
                    self.rx.id(),
                    TargetAddr::Fixed(per_rx_addr),
                    TargetAddr::Fixed((&raw const RX_SINK) as usize),
                    unit,
                    rx_filler_units,
                    false,
                    &mut rx_list,
                )?;
            }

            rx_list.into_transfer_descriptor(desc, FinMode::DoneIFS)
        } else {
            #[cfg(feature = "debug-spi-dma-defmt-info")]
            info!("RX tx_filler_units {}", tx_filler_units);

            let desc = dma::list::reduced(
                self.rx.id(),
                TargetAddr::Fixed(per_rx_addr),
                TargetAddr::Fixed((&raw const RX_SINK) as usize),
                unit,
                rx_filler_units,
                false,
                &mut rx_list,
            )?;

            rx_list.into_transfer_descriptor(desc, FinMode::DoneIFS)
        };

        Ok((tx_desc, rx_desc))
    }

    /// Helper function to get the appropriate peripheral DMA channel trigger sources based on
    /// the USART peripheral [`UsartId`]. Returns `(tx_source, rx_source)`.
    const fn dma_sources(id: UsartId) -> (ChReqSel, ChReqSel) {
        match id {
            UsartId::Usart0 => (ChReqSel::Usart0TxBl, ChReqSel::Usart0RxDataAvl),
            UsartId::Usart1 => (ChReqSel::Usart1TxBl, ChReqSel::Usart1RxDataAvl),
        }
    }
}

impl<'d, T: UsartInstance> ErrorType for Spi<'d, T> {
    type Error = SpiError;
}

impl<'d, T: UsartInstance> embedded_hal::spi::SpiBus for Spi<'d, T> {
    fn read(&mut self, words: &mut [u8]) -> Result<(), Self::Error> {
        self.transfer(words, &[])
    }

    fn write(&mut self, words: &[u8]) -> Result<(), Self::Error> {
        self.transfer(&mut [], words)
    }

    fn transfer(&mut self, read: &mut [u8], write: &[u8]) -> Result<(), Self::Error> {
        // unfortunatelly the transfer _has_ to be blocking, otherwise we can't guarantee that the DmaChannel, `read`,
        // and `write` are not used while the transfer is active
        Self::flush_blocking(self.transfer_nb(read, write)?)
    }

    fn transfer_in_place(&mut self, words: &mut [u8]) -> Result<(), Self::Error> {
        // FIXME: convert to blocking
        self.transfer_in_place_nb(words)
    }

    fn flush(&mut self) -> Result<(), Self::Error> {
        // SpiBus has a blocking implementation, so there's nothing to flush
        Ok(())
    }
}

#[cfg(feature = "efemb")]
impl<'d, T: UsartInstance> embedded_hal_async::spi::SpiBus for Spi<'d, T> {
    async fn read(&mut self, words: &mut [u8]) -> Result<(), Self::Error> {
        self.transfer_async(words, &[]).await
    }

    async fn write(&mut self, words: &[u8]) -> Result<(), Self::Error> {
        self.transfer_async(&mut [], words).await
    }

    async fn transfer(&mut self, read: &mut [u8], write: &[u8]) -> Result<(), Self::Error> {
        self.transfer_async(read, write).await
    }

    async fn transfer_in_place(&mut self, words: &mut [u8]) -> Result<(), Self::Error> {
        self.transfer_in_place_async(words).await
    }

    async fn flush(&mut self) -> Result<(), Self::Error> {
        // No idea what an `async flush()` should do, but
        Ok(())
    }
}

/// Spi transfer token
///
/// Ensures that the Spi driver and the transfer buffers cannot be used while the transfer is still active.
#[derive(Debug)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
pub struct SpiTransfer<'stl, TXP: TransferParams<'stl>, RXP: TransferParams<'stl>> {
    tx: ChannelTransfer<'stl, TXP>,
    tx_res: Option<DmaResult>,
    rx: ChannelTransfer<'stl, RXP>,
    rx_res: Option<DmaResult>,
}

impl<'stl, TXP: TransferParams<'stl>, RXP: TransferParams<'stl>> SpiTransfer<'stl, TXP, RXP> {
    fn new(tx: ChannelTransfer<'stl, TXP>, rx: ChannelTransfer<'stl, RXP>) -> Self {
        Self {
            tx,
            tx_res: None,
            rx,
            rx_res: None,
        }
    }

    /// Poll the Spi transfer.
    ///
    /// Will only return the Result once, when the transfer is complete.
    pub fn try_resolve(&mut self) -> Option<Result<(), SpiError>> {
        if self.tx_res.is_none() {
            self.tx_res = self.tx.try_resolve();
        }

        if self.rx_res.is_none() {
            self.rx_res = self.rx.try_resolve();
        }

        if let (Some(tx_res), Some(rx_res)) = (self.tx_res, self.rx_res) {
            self.cancel();

            let res = if tx_res.is_ok() && rx_res.is_ok() {
                Ok(())
            } else if tx_res.is_err() && rx_res.is_err() {
                Err(SpiError::TxRx)
            } else if tx_res.is_err() {
                Err(SpiError::Tx)
            } else {
                Err(SpiError::Rx)
            };

            Some(res)
        } else {
            None
        }
    }

    /// Cancel the Spi transfer
    pub fn cancel(&mut self) {
        self.tx.cancel();
        self.rx.cancel();
    }
}

/// Spi RX transfer param (the RX buffer)
pub struct RxParam<'stl, Word: Copy + 'static> {
    pub(crate) _read: &'stl mut [Word],
}
impl<'stl, Word: Copy + 'static> TransferParams<'stl> for RxParam<'stl, Word> {}

/// Spi TX transfer param (the TX buffer)
pub struct TxParam<'stl, Word: Copy + 'static> {
    pub(crate) _write: &'stl [Word],
}
impl<'stl, Word: Copy + 'static> TransferParams<'stl> for TxParam<'stl, Word> {}
