#ifndef MLSOC_ADDR_MAP_DEFINES__H
#define MLSOC_ADDR_MAP_DEFINES__H
#define OCM_OCP0_START_ADDR 0x0000000000ULL
#define OCM_OCP0_END_ADDR 0x00001fffffULL 
#define OCM_OCP1_START_ADDR 0x0000200000ULL
#define OCM_OCP1_END_ADDR 0x00003fffffULL 
#define OCM_OCP2_START_ADDR 0x0000400000ULL
#define OCM_OCP2_END_ADDR 0x00005fffffULL 
#define OCM_OCP3_START_ADDR 0x0000600000ULL
#define OCM_OCP3_END_ADDR 0x00007fffffULL 
#define SIO0_AHB_START_ADDR 0x0004000000ULL
#define SIO0_AHB_END_ADDR 0x000400ffffULL 
#define SIO1_AHB_START_ADDR 0x0004010000ULL
#define SIO1_AHB_END_ADDR 0x000401ffffULL 
#define SIO2_AHB_START_ADDR 0x0004020000ULL
#define SIO2_AHB_END_ADDR 0x000402ffffULL 
#define SIO3_AHB_START_ADDR 0x0004030000ULL
#define SIO3_AHB_END_ADDR 0x000403ffffULL 
#define SIO4_AHB_START_ADDR 0x0004040000ULL
#define SIO4_AHB_END_ADDR 0x000404ffffULL 
#define SIO5_AHB_START_ADDR 0x0004050000ULL
#define SIO5_AHB_END_ADDR 0x000405ffffULL 
#define SIO6_AHB_START_ADDR 0x0004060000ULL
#define SIO6_AHB_END_ADDR 0x000406ffffULL 
#define SIO7_AHB_START_ADDR 0x0004070000ULL
#define SIO7_AHB_END_ADDR 0x000407ffffULL 
#define OCM_APB_START_ADDR 0x0004080000ULL
#define OCM_APB_END_ADDR 0x0004080fffULL 
#define NVS_SPI0_AHB_START_ADDR 0x0004088000ULL
#define NVS_SPI0_AHB_END_ADDR 0x0004088fffULL 
#define NVS_SPI1_AHB_START_ADDR 0x0004089000ULL
#define NVS_SPI1_AHB_END_ADDR 0x0004089fffULL 
#define NVS_EMMC_AHB_START_ADDR 0x000408a000ULL
#define NVS_EMMC_AHB_END_ADDR 0x000408afffULL 
#define NVS_SDIO_AHB_START_ADDR 0x000408b000ULL
#define NVS_SDIO_AHB_END_ADDR 0x000408bfffULL 
#define NVS_SPC_APB_START_ADDR 0x000408c000ULL
#define NVS_SPC_APB_END_ADDR 0x000408cfffULL 
#define NVS_PC_APB_START_ADDR 0x000408d000ULL
#define NVS_PC_APB_END_ADDR 0x000408dfffULL 
#define NVS_DMA_APB_START_ADDR 0x000408e000ULL
#define NVS_DMA_APB_END_ADDR 0x000408efffULL 
#define AUX_SIRQ_APB_START_ADDR 0x0004090000ULL
#define AUX_SIRQ_APB_END_ADDR 0x000409ffffULL 
#define AUX_WDT0_APB_START_ADDR 0x00040a0000ULL
#define AUX_WDT0_APB_END_ADDR 0x00040a0fffULL 
#define AUX_WDT1_APB_START_ADDR 0x00040a1000ULL
#define AUX_WDT1_APB_END_ADDR 0x00040a1fffULL 
#define AUX_WDT2_APB_START_ADDR 0x00040a2000ULL
#define AUX_WDT2_APB_END_ADDR 0x00040a2fffULL 
#define AUX_WDT3_APB_START_ADDR 0x00040a3000ULL
#define AUX_WDT3_APB_END_ADDR 0x00040a3fffULL 
#define AUX_TMR0_APB_START_ADDR 0x00040a4000ULL
#define AUX_TMR0_APB_END_ADDR 0x00040a4fffULL 
#define AUX_TMR1_APB_START_ADDR 0x00040a5000ULL
#define AUX_TMR1_APB_END_ADDR 0x00040a5fffULL 
#define SDMA0_APB_START_ADDR 0x00040b0000ULL
#define SDMA0_APB_END_ADDR 0x00040b3fffULL 
#define SDMA1_APB_START_ADDR 0x00040b4000ULL
#define SDMA1_APB_END_ADDR 0x00040b7fffULL 
#define VIS_CSI0_APB_START_ADDR 0x00040c0000ULL
#define VIS_CSI0_APB_END_ADDR 0x00040c0fffULL 
#define VIS_DMA0_APB_START_ADDR 0x00040c1000ULL
#define VIS_DMA0_APB_END_ADDR 0x00040c1fffULL 
#define VIS_REG0_APB_START_ADDR 0x00040c2000ULL
#define VIS_REG0_APB_END_ADDR 0x00040c2fffULL 
#define VIS_CSI1_APB_START_ADDR 0x00040c3000ULL
#define VIS_CSI1_APB_END_ADDR 0x00040c3fffULL 
#define VIS_DMA1_APB_START_ADDR 0x00040c4000ULL
#define VIS_DMA1_APB_END_ADDR 0x00040c4fffULL 
#define VIS_REG1_APB_START_ADDR 0x00040c5000ULL
#define VIS_REG1_APB_END_ADDR 0x00040c5fffULL 
#define VIS_CSI2_APB_START_ADDR 0x00040c6000ULL
#define VIS_CSI2_APB_END_ADDR 0x00040c6fffULL 
#define VIS_DMA2_APB_START_ADDR 0x00040c7000ULL
#define VIS_DMA2_APB_END_ADDR 0x00040c7fffULL 
#define VIS_REG2_APB_START_ADDR 0x00040c8000ULL
#define VIS_REG2_APB_END_ADDR 0x00040c8fffULL 
#define VIS_CSI3_APB_START_ADDR 0x00040c9000ULL
#define VIS_CSI3_APB_END_ADDR 0x00040c9fffULL 
#define VIS_DMA3_APB_START_ADDR 0x00040ca000ULL
#define VIS_DMA3_APB_END_ADDR 0x00040cafffULL 
#define VIS_REG3_APB_START_ADDR 0x00040cb000ULL
#define VIS_REG3_APB_END_ADDR 0x00040cbfffULL 
#define CVU_APB_START_ADDR 0x00040d0000ULL
#define CVU_APB_END_ADDR 0x00040d0fffULL 
#define CVU_MCIP_AXI_START_ADDR 0x00040d1000ULL
#define CVU_MCIP_AXI_END_ADDR 0x00040d1fffULL 
#define CVU_STU_DMI_AXI_START_ADDR 0x00040d2000ULL
#define CVU_STU_DMI_AXI_END_ADDR 0x00040d2fffULL 
#define CVU_STU_APB_START_ADDR 0x00040d3000ULL
#define CVU_STU_APB_END_ADDR 0x00040d3fffULL 
#define VENC_APB_START_ADDR 0x0004100000ULL
#define VENC_APB_END_ADDR 0x000410ffffULL 
#define VDEC_APB_START_ADDR 0x0004180000ULL
#define VDEC_APB_END_ADDR 0x00041fffffULL 
#define ISP_APB_START_ADDR 0x0004220000ULL
#define ISP_APB_END_ADDR 0x000423ffffULL 
#define ISP_STU_APB_START_ADDR 0x0004240000ULL
#define ISP_STU_APB_END_ADDR 0x0004240fffULL 
#define CVU_CSM_DMI_AXI_START_ADDR 0x0004400000ULL
#define CVU_CSM_DMI_AXI_END_ADDR 0x00045fffffULL 
#define CVU_VMEM_AXI_START_ADDR 0x0004600000ULL
#define CVU_VMEM_AXI_END_ADDR 0x00046fffffULL 
#define MLA_APB_START_ADDR 0x0005000000ULL
#define MLA_APB_END_ADDR 0x00050fffffULL 
#define MLA_SRAM_AHB_START_ADDR 0x0005100000ULL
#define MLA_SRAM_AHB_END_ADDR 0x00051fffffULL 
#define APU_GIC_AXI_START_ADDR 0x0005400000ULL
#define APU_GIC_AXI_END_ADDR 0x00057fffffULL 
#define PCIE_APB_START_ADDR 0x0005e00000ULL
#define PCIE_APB_END_ADDR 0x0005ffffffULL 
#define PCIE_AXI0_START_ADDR 0x0006000000ULL
#define PCIE_AXI0_END_ADDR 0x00067fffffULL 
#define PCIE_AXI1_START_ADDR 0x0006800000ULL
#define PCIE_AXI1_END_ADDR 0x0006ffffffULL 
#define PCIE_AXI2_START_ADDR 0x0007000000ULL
#define PCIE_AXI2_END_ADDR 0x00077fffffULL 
#define PCIE_AXI3_START_ADDR 0x0007800000ULL
#define PCIE_AXI3_END_ADDR 0x0007ffffffULL 
#define DAT_APB_START_ADDR 0x0008000000ULL
#define DAT_APB_END_ADDR 0x0009ffffffULL 
#define ETH_APB0_START_ADDR 0x000a000000ULL
#define ETH_APB0_END_ADDR 0x000affffffULL 
#define ETH_APB1_START_ADDR 0x000b000000ULL
#define ETH_APB1_END_ADDR 0x000bffffffULL 
#define ETH_APB2_START_ADDR 0x000c000000ULL
#define ETH_APB2_END_ADDR 0x000cffffffULL 
#define ETH_APB3_START_ADDR 0x000d000000ULL
#define ETH_APB3_END_ADDR 0x000dffffffULL 
#define BSU_AHB_START_ADDR 0x000f000000ULL
#define BSU_AHB_END_ADDR 0x000f0fffffULL 
#define PRC_APB_START_ADDR 0x000ff00000ULL
#define PRC_APB_END_ADDR 0x000ff00fffULL 
#define APU_GLBT_SEC_APB_START_ADDR 0x000ff02000ULL
#define APU_GLBT_SEC_APB_END_ADDR 0x000ff02fffULL 
#define APU_GLBT_NS_APB_START_ADDR 0x000ff03000ULL
#define APU_GLBT_NS_APB_END_ADDR 0x000ff03fffULL 
#define APU_APB_START_ADDR 0x000ff04000ULL
#define APU_APB_END_ADDR 0x000ff04fffULL 
#define NOC_CFG_APB_START_ADDR 0x000ff05000ULL
#define NOC_CFG_APB_END_ADDR 0x000ff05fffULL 
#define BSU_STU_APB_START_ADDR 0x000ff06000ULL
#define BSU_STU_APB_END_ADDR 0x000ff06fffULL 
#define BSU_BSF_AHB_START_ADDR 0x000ff07000ULL
#define BSU_BSF_AHB_END_ADDR 0x000ff07fffULL 
#define PVT0_APB_START_ADDR 0x000ff0e000ULL
#define PVT0_APB_END_ADDR 0x000ff0efffULL 
#define PVT1_APB_START_ADDR 0x000ff0f000ULL
#define PVT1_APB_END_ADDR 0x000ff0ffffULL 
#define SMS_APB_START_ADDR 0x000ff10000ULL
#define SMS_APB_END_ADDR 0x000ff1ffffULL 
#define SVC_NET_START_ADDR 0x000ff20000ULL
#define SVC_NET_END_ADDR 0x000ff23fffULL 
#define SVC_OBS_START_ADDR 0x000ff24000ULL
#define SVC_OBS_END_ADDR 0x000ff27fffULL 
#define DMS0_APB_START_ADDR 0x0010000000ULL
#define DMS0_APB_END_ADDR 0x0013ffffffULL 
#define DMS1_APB_START_ADDR 0x0014000000ULL
#define DMS1_APB_END_ADDR 0x0017ffffffULL 
#define DMS2_APB_START_ADDR 0x0018000000ULL
#define DMS2_APB_END_ADDR 0x001bffffffULL 
#define DMS3_APB_START_ADDR 0x001c000000ULL
#define DMS3_APB_END_ADDR 0x001fffffffULL 
#define DMS0_AXI0_START_ADDR 0x0040000000ULL
#define DMS0_AXI0_END_ADDR 0x007fffffffULL 
#define PCIE_AXI0_2_START_ADDR 0x0080000000ULL
#define PCIE_AXI0_2_END_ADDR 0x008fffffffULL 
#define PCIE_AXI1_2_START_ADDR 0x0090000000ULL
#define PCIE_AXI1_2_END_ADDR 0x009fffffffULL 
#define PCIE_AXI2_2_START_ADDR 0x00a0000000ULL
#define PCIE_AXI2_2_END_ADDR 0x00afffffffULL 
#define PCIE_AXI3_2_START_ADDR 0x00b0000000ULL
#define PCIE_AXI3_2_END_ADDR 0x00bfffffffULL 
#define DMSX_AXIY_START_ADDR 0x1000000000ULL
#define DMS0_AXI0_2_START_ADDR 0x1000000000ULL 
#define DMS0_AXI0_2_END_ADDR 0x11ffffffffULL 
#define DMS0_AXI1_START_ADDR 0x1200000000ULL
#define DMS0_AXI1_END_ADDR 0x13ffffffffULL 
#define DMS1_AXI0_START_ADDR 0x1400000000ULL
#define DMS1_AXI0_END_ADDR 0x15ffffffffULL 
#define DMS1_AXI1_START_ADDR 0x1600000000ULL
#define DMS1_AXI1_END_ADDR 0x17ffffffffULL 
#define DMS2_AXI0_START_ADDR 0x1800000000ULL
#define DMS2_AXI0_END_ADDR 0x19ffffffffULL 
#define DMS2_AXI1_START_ADDR 0x1a00000000ULL
#define DMS2_AXI1_END_ADDR 0x1bffffffffULL 
#define DMS3_AXI0_START_ADDR 0x1c00000000ULL
#define DMS3_AXI0_END_ADDR 0x1dffffffffULL 
#define DMS3_AXI1_START_ADDR 0x1e00000000ULL
#define DMS3_AXI1_END_ADDR 0x1fffffffffULL
#define DMSX_AXIY_END_ADDR 0x1fffffffffULL 
#define PCIE_AXI0_3_START_ADDR 0x4000000000ULL
#define PCIE_AXI0_3_END_ADDR 0x4fffffffffULL 
#define PCIE_AXI1_3_START_ADDR 0x5000000000ULL
#define PCIE_AXI1_3_END_ADDR 0x5fffffffffULL 
#define PCIE_AXI2_3_START_ADDR 0x6000000000ULL
#define PCIE_AXI2_3_END_ADDR 0x6fffffffffULL 
#define PCIE_AXI3_3_START_ADDR 0x7000000000ULL
#define PCIE_AXI3_3_END_ADDR 0x7fffffffffULL 
#endif // MLSOC_ADDR_MAP_DEFINES__H
