ISim log file
Running: /home/ise/NTUST_FPGA/instruction_decoder/main_decoder_tb_isim_par.exe -intstyle ise -gui -sdfmax /UUT/=netgen/par/main_decoder_timesim.sdf -sdfroot /UUT -tclbatch isim.cmd -wdb /home/ise/NTUST_FPGA/instruction_decoder/main_decoder_tb_isim_par.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/main_decoder_timesim.sdf, for root module /UUT/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
