
c:\ACHIP\Xiamatsu\PY32F_eide\_mini_examples\F030_Fmax\EIDE\Debug\TestFmax.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000c0 	.word	0x200000c0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080003dc 	.word	0x080003dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000c4 	.word	0x200000c4
 8000104:	080003dc 	.word	0x080003dc

08000108 <main>:
__attribute__((section(".ramcode")))
void app_LPTIM1_Disable(void);


int main(void)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Systick. */
  
  /* System clock configuration */
  RCC->IOPENR |= RCC_IOPENR_GPIOAEN; 
 800010c:	4b1e      	ldr	r3, [pc, #120]	@ (8000188 <main+0x80>)
 800010e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000110:	4b1d      	ldr	r3, [pc, #116]	@ (8000188 <main+0x80>)
 8000112:	2101      	movs	r1, #1
 8000114:	430a      	orrs	r2, r1
 8000116:	635a      	str	r2, [r3, #52]	@ 0x34
  
  //  PA1  - Alternate MCO output  pushpull - no pull-up no pull-down  
  GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODE1_Msk) | (2 << GPIO_MODER_MODE1_Pos); 
 8000118:	23a0      	movs	r3, #160	@ 0xa0
 800011a:	05db      	lsls	r3, r3, #23
 800011c:	681b      	ldr	r3, [r3, #0]
 800011e:	220c      	movs	r2, #12
 8000120:	4393      	bics	r3, r2
 8000122:	001a      	movs	r2, r3
 8000124:	23a0      	movs	r3, #160	@ 0xa0
 8000126:	05db      	lsls	r3, r3, #23
 8000128:	2108      	movs	r1, #8
 800012a:	430a      	orrs	r2, r1
 800012c:	601a      	str	r2, [r3, #0]
  GPIOA->PUPDR = (GPIOA->PUPDR & ~GPIO_PUPDR_PUPD1_Msk) | (2 << GPIO_PUPDR_PUPD1_Pos);
 800012e:	23a0      	movs	r3, #160	@ 0xa0
 8000130:	05db      	lsls	r3, r3, #23
 8000132:	68db      	ldr	r3, [r3, #12]
 8000134:	220c      	movs	r2, #12
 8000136:	4393      	bics	r3, r2
 8000138:	001a      	movs	r2, r3
 800013a:	23a0      	movs	r3, #160	@ 0xa0
 800013c:	05db      	lsls	r3, r3, #23
 800013e:	2108      	movs	r1, #8
 8000140:	430a      	orrs	r2, r1
 8000142:	60da      	str	r2, [r3, #12]
  GPIOA->OSPEEDR = (GPIOA->OSPEEDR & ~GPIO_OSPEEDR_OSPEED1_Msk) | (3 << GPIO_OSPEEDR_OSPEED1_Pos);
 8000144:	23a0      	movs	r3, #160	@ 0xa0
 8000146:	05db      	lsls	r3, r3, #23
 8000148:	689a      	ldr	r2, [r3, #8]
 800014a:	23a0      	movs	r3, #160	@ 0xa0
 800014c:	05db      	lsls	r3, r3, #23
 800014e:	210c      	movs	r1, #12
 8000150:	430a      	orrs	r2, r1
 8000152:	609a      	str	r2, [r3, #8]
  GPIOA->AFR[0] = (GPIOA->AFR[0] & ~GPIO_AFRL_AFSEL1_Msk) | (15 << GPIO_AFRL_AFSEL1_Pos);
 8000154:	23a0      	movs	r3, #160	@ 0xa0
 8000156:	05db      	lsls	r3, r3, #23
 8000158:	6a1a      	ldr	r2, [r3, #32]
 800015a:	23a0      	movs	r3, #160	@ 0xa0
 800015c:	05db      	lsls	r3, r3, #23
 800015e:	21f0      	movs	r1, #240	@ 0xf0
 8000160:	430a      	orrs	r2, r1
 8000162:	621a      	str	r2, [r3, #32]
  // MCO out SYSCLK/2  
  //RCC->CFGR = (RCC->CFGR & 0x00FFFFFF) | 0x11000000;
  // MCO out SYSCLK/4  
  RCC->CFGR = (RCC->CFGR & 0x00FFFFFF) | 0x21000000;
 8000164:	4b08      	ldr	r3, [pc, #32]	@ (8000188 <main+0x80>)
 8000166:	689b      	ldr	r3, [r3, #8]
 8000168:	021b      	lsls	r3, r3, #8
 800016a:	0a1a      	lsrs	r2, r3, #8
 800016c:	4b06      	ldr	r3, [pc, #24]	@ (8000188 <main+0x80>)
 800016e:	2184      	movs	r1, #132	@ 0x84
 8000170:	0589      	lsls	r1, r1, #22
 8000172:	430a      	orrs	r2, r1
 8000174:	609a      	str	r2, [r3, #8]

  app_LPTIM1_Enable();
 8000176:	f000 f809 	bl	800018c <app_LPTIM1_Enable>
  main_ram();
 800017a:	f000 f93d 	bl	80003f8 <__main_ram_veneer>
 800017e:	2300      	movs	r3, #0
}
 8000180:	0018      	movs	r0, r3
 8000182:	46bd      	mov	sp, r7
 8000184:	bd80      	pop	{r7, pc}
 8000186:	46c0      	nop			@ (mov r8, r8)
 8000188:	40021000 	.word	0x40021000

0800018c <app_LPTIM1_Enable>:
    // перебор частот по HSITRIM_H
    //k2 = (k2 == 0xF ) ? 12 : k2 + 1; 
  }
}

void app_LPTIM1_Enable(void) {
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0
    // enable clock to LPTIM
    RCC->APBENR1 |= RCC_APBENR1_LPTIMEN;
 8000190:	4b11      	ldr	r3, [pc, #68]	@ (80001d8 <app_LPTIM1_Enable+0x4c>)
 8000192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000194:	4b10      	ldr	r3, [pc, #64]	@ (80001d8 <app_LPTIM1_Enable+0x4c>)
 8000196:	2180      	movs	r1, #128	@ 0x80
 8000198:	0609      	lsls	r1, r1, #24
 800019a:	430a      	orrs	r2, r1
 800019c:	63da      	str	r2, [r3, #60]	@ 0x3c
    // LPTIM source LSI
    RCC->CCIPR = (RCC->CCIPR & ~RCC_CCIPR_LPTIMSEL_Msk) | RCC_CCIPR_LPTIMSEL_0;
 800019e:	4b0e      	ldr	r3, [pc, #56]	@ (80001d8 <app_LPTIM1_Enable+0x4c>)
 80001a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80001a2:	4a0e      	ldr	r2, [pc, #56]	@ (80001dc <app_LPTIM1_Enable+0x50>)
 80001a4:	401a      	ands	r2, r3
 80001a6:	4b0c      	ldr	r3, [pc, #48]	@ (80001d8 <app_LPTIM1_Enable+0x4c>)
 80001a8:	2180      	movs	r1, #128	@ 0x80
 80001aa:	02c9      	lsls	r1, r1, #11
 80001ac:	430a      	orrs	r2, r1
 80001ae:	655a      	str	r2, [r3, #84]	@ 0x54
    // 
    LPTIM1->CFGR = LPTIM_CFGR_PRELOAD;
 80001b0:	4b0b      	ldr	r3, [pc, #44]	@ (80001e0 <app_LPTIM1_Enable+0x54>)
 80001b2:	2280      	movs	r2, #128	@ 0x80
 80001b4:	03d2      	lsls	r2, r2, #15
 80001b6:	60da      	str	r2, [r3, #12]
    // LPTIM enable
    LPTIM1->CR |= LPTIM_CR_ENABLE;
 80001b8:	4b09      	ldr	r3, [pc, #36]	@ (80001e0 <app_LPTIM1_Enable+0x54>)
 80001ba:	691a      	ldr	r2, [r3, #16]
 80001bc:	4b08      	ldr	r3, [pc, #32]	@ (80001e0 <app_LPTIM1_Enable+0x54>)
 80001be:	2101      	movs	r1, #1
 80001c0:	430a      	orrs	r2, r1
 80001c2:	611a      	str	r2, [r3, #16]
    // reset Counter for any read
    LPTIM1->CR |= LPTIM_CR_RSTARE; 
 80001c4:	4b06      	ldr	r3, [pc, #24]	@ (80001e0 <app_LPTIM1_Enable+0x54>)
 80001c6:	691a      	ldr	r2, [r3, #16]
 80001c8:	4b05      	ldr	r3, [pc, #20]	@ (80001e0 <app_LPTIM1_Enable+0x54>)
 80001ca:	2110      	movs	r1, #16
 80001cc:	430a      	orrs	r2, r1
 80001ce:	611a      	str	r2, [r3, #16]
}
 80001d0:	46c0      	nop			@ (mov r8, r8)
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	46c0      	nop			@ (mov r8, r8)
 80001d8:	40021000 	.word	0x40021000
 80001dc:	fff3ffff 	.word	0xfff3ffff
 80001e0:	40007c00 	.word	0x40007c00

080001e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
}
 80001e8:	46c0      	nop			@ (mov r8, r8)
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}

080001ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80001ee:	b580      	push	{r7, lr}
 80001f0:	af00      	add	r7, sp, #0
  while (1)
 80001f2:	46c0      	nop			@ (mov r8, r8)
 80001f4:	e7fd      	b.n	80001f2 <HardFault_Handler+0x4>

080001f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80001f6:	b580      	push	{r7, lr}
 80001f8:	af00      	add	r7, sp, #0
}
 80001fa:	46c0      	nop			@ (mov r8, r8)
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}

08000200 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
}
 8000204:	46c0      	nop			@ (mov r8, r8)
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}

0800020a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800020a:	b580      	push	{r7, lr}
 800020c:	af00      	add	r7, sp, #0
}
 800020e:	46c0      	nop			@ (mov r8, r8)
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}

08000214 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function

Reset_Handler:
    /*  set HSI is minimum  ~  2.1 MHz  */
    ldr   r0, =0x40021004
 8000214:	4814      	ldr	r0, [pc, #80]	@ (8000268 <LoopForever+0x2>)
    movs  r3, #0
 8000216:	2300      	movs	r3, #0
    strh  r3, [r0] 
 8000218:	8003      	strh	r3, [r0, #0]

  ldr   r0, =_estack
 800021a:	4814      	ldr	r0, [pc, #80]	@ (800026c <LoopForever+0x6>)
  mov   sp, r0          /* set stack pointer */
 800021c:	4685      	mov	sp, r0


/* Load HighCode from flash to SRAM */
  ldr r0, =_ramcode_vma_start
 800021e:	4814      	ldr	r0, [pc, #80]	@ (8000270 <LoopForever+0xa>)
  ldr r1, =_ramcode_vma_end
 8000220:	4914      	ldr	r1, [pc, #80]	@ (8000274 <LoopForever+0xe>)
  ldr r2, =_ramcode_lma
 8000222:	4a15      	ldr	r2, [pc, #84]	@ (8000278 <LoopForever+0x12>)
  movs r3, #0
 8000224:	2300      	movs	r3, #0
  b LoopCopyRAMCode
 8000226:	e002      	b.n	800022e <LoopCopyRAMCode>

08000228 <CopyRAMCode>:

CopyRAMCode:
  ldr r4, [r2, r3]
 8000228:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800022a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800022c:	3304      	adds	r3, #4

0800022e <LoopCopyRAMCode>:

LoopCopyRAMCode:
  adds r4, r0, r3
 800022e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000230:	428c      	cmp	r4, r1
  bcc CopyRAMCode
 8000232:	d3f9      	bcc.n	8000228 <CopyRAMCode>


/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000234:	4811      	ldr	r0, [pc, #68]	@ (800027c <LoopForever+0x16>)
  ldr r1, =_edata
 8000236:	4912      	ldr	r1, [pc, #72]	@ (8000280 <LoopForever+0x1a>)
  ldr r2, =_sidata
 8000238:	4a12      	ldr	r2, [pc, #72]	@ (8000284 <LoopForever+0x1e>)
  movs r3, #0
 800023a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800023c:	e002      	b.n	8000244 <LoopCopyDataInit>

0800023e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800023e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000242:	3304      	adds	r3, #4

08000244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000248:	d3f9      	bcc.n	800023e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800024a:	4a0f      	ldr	r2, [pc, #60]	@ (8000288 <LoopForever+0x22>)
  ldr r4, =_ebss
 800024c:	4c0f      	ldr	r4, [pc, #60]	@ (800028c <LoopForever+0x26>)
  movs r3, #0
 800024e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000250:	e001      	b.n	8000256 <LoopFillZerobss>

08000252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000254:	3204      	adds	r2, #4

08000256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000258:	d3fb      	bcc.n	8000252 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800025a:	f000 f81b 	bl	8000294 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800025e:	f000 f899 	bl	8000394 <__libc_init_array>
/* Call the application s entry point.*/
  bl entry
 8000262:	f000 f853 	bl	800030c <entry>

08000266 <LoopForever>:

LoopForever:
  b LoopForever
 8000266:	e7fe      	b.n	8000266 <LoopForever>
    ldr   r0, =0x40021004
 8000268:	40021004 	.word	0x40021004
  ldr   r0, =_estack
 800026c:	20001000 	.word	0x20001000
  ldr r0, =_ramcode_vma_start
 8000270:	200003e0 	.word	0x200003e0
  ldr r1, =_ramcode_vma_end
 8000274:	20000598 	.word	0x20000598
  ldr r2, =_ramcode_lma
 8000278:	080004d0 	.word	0x080004d0
  ldr r0, =_sdata
 800027c:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 8000280:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8000284:	080004d0 	.word	0x080004d0
  ldr r2, =_sbss
 8000288:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 800028c:	200000dc 	.word	0x200000dc

08000290 <ADC_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC_COMP_IRQHandler>
	...

08000294 <SystemInit>:
 *         Initialize the System.
 * @param  none
 * @return none
 */
void SystemInit(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* Set the HSI clock to 8MHz by default */
  //RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | (0x1 << 13) | ((*(uint32_t *)(0x1FFF0F04)) & 0x1FFF);

  /* Set the LSI clock to 32.768KHz by default */
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF) | (((*(uint32_t *)(0x1FFF0FA4)) & 0x1FF) << RCC_ICSCR_LSI_TRIM_Pos);
 8000298:	4b17      	ldr	r3, [pc, #92]	@ (80002f8 <SystemInit+0x64>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	4a17      	ldr	r2, [pc, #92]	@ (80002fc <SystemInit+0x68>)
 800029e:	4013      	ands	r3, r2
 80002a0:	0019      	movs	r1, r3
 80002a2:	4b17      	ldr	r3, [pc, #92]	@ (8000300 <SystemInit+0x6c>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	041b      	lsls	r3, r3, #16
 80002a8:	4a16      	ldr	r2, [pc, #88]	@ (8000304 <SystemInit+0x70>)
 80002aa:	401a      	ands	r2, r3
 80002ac:	4b12      	ldr	r3, [pc, #72]	@ (80002f8 <SystemInit+0x64>)
 80002ae:	430a      	orrs	r2, r1
 80002b0:	605a      	str	r2, [r3, #4]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80002b2:	4b15      	ldr	r3, [pc, #84]	@ (8000308 <SystemInit+0x74>)
 80002b4:	2280      	movs	r2, #128	@ 0x80
 80002b6:	0512      	lsls	r2, r2, #20
 80002b8:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

#ifndef SWD_DELAY
  /* When the SWD pin is reused for other functions, this function is used to solve the 
  problem of not being able to update the code. */
  DelayTime(50);
 80002ba:	2032      	movs	r0, #50	@ 0x32
 80002bc:	f000 f854 	bl	8000368 <DelayTime>
#endif /* SWD_DELAY */

  /* LSI ON and wait is ready */
  RCC->CSR |= RCC_CSR_LSION;
 80002c0:	4b0d      	ldr	r3, [pc, #52]	@ (80002f8 <SystemInit+0x64>)
 80002c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80002c4:	4b0c      	ldr	r3, [pc, #48]	@ (80002f8 <SystemInit+0x64>)
 80002c6:	2101      	movs	r1, #1
 80002c8:	430a      	orrs	r2, r1
 80002ca:	661a      	str	r2, [r3, #96]	@ 0x60
  while ( (RCC->CSR & RCC_CSR_LSIRDY) == 0 ) {}
 80002cc:	46c0      	nop			@ (mov r8, r8)
 80002ce:	4b0a      	ldr	r3, [pc, #40]	@ (80002f8 <SystemInit+0x64>)
 80002d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002d2:	2202      	movs	r2, #2
 80002d4:	4013      	ands	r3, r2
 80002d6:	d0fa      	beq.n	80002ce <SystemInit+0x3a>
  /* SYSCLK = LSI  and  wait is ready */
  //RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW_Msk) | (RCC_CFGR_SWS_LSI >> 3);
  //while ( (RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_LSI ) {}
  
  /* SYSCLK = HSI  and  wait is ready */
  RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW_Msk) | (RCC_CFGR_SWS_HSI >> 3);
 80002d8:	4b07      	ldr	r3, [pc, #28]	@ (80002f8 <SystemInit+0x64>)
 80002da:	689a      	ldr	r2, [r3, #8]
 80002dc:	4b06      	ldr	r3, [pc, #24]	@ (80002f8 <SystemInit+0x64>)
 80002de:	2107      	movs	r1, #7
 80002e0:	438a      	bics	r2, r1
 80002e2:	609a      	str	r2, [r3, #8]
  while ( (RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_HSI ) {}
 80002e4:	46c0      	nop			@ (mov r8, r8)
 80002e6:	4b04      	ldr	r3, [pc, #16]	@ (80002f8 <SystemInit+0x64>)
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	2238      	movs	r2, #56	@ 0x38
 80002ec:	4013      	ands	r3, r2
 80002ee:	d1fa      	bne.n	80002e6 <SystemInit+0x52>

  /* Disable HSI */
  //RCC->CR &= ~RCC_CR_HSION;
}
 80002f0:	46c0      	nop			@ (mov r8, r8)
 80002f2:	46c0      	nop			@ (mov r8, r8)
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40021000 	.word	0x40021000
 80002fc:	fe00ffff 	.word	0xfe00ffff
 8000300:	1fff0fa4 	.word	0x1fff0fa4
 8000304:	01ff0000 	.word	0x01ff0000
 8000308:	e000ed00 	.word	0xe000ed00

0800030c <entry>:
#elif defined(__GNUC__)
extern int32_t main(void);
extern int entry(void);
uint32_t VECT_SRAM_TAB[48]__attribute__((section(".vectable_sram")));
int entry(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
  uint8_t i;
  uint32_t *pFmcVect = (uint32_t *)(FLASH_BASE | VECT_TAB_OFFSET);
 8000312:	2380      	movs	r3, #128	@ 0x80
 8000314:	051b      	lsls	r3, r3, #20
 8000316:	603b      	str	r3, [r7, #0]
  for (i = 0; i < 48; i++)
 8000318:	1dfb      	adds	r3, r7, #7
 800031a:	2200      	movs	r2, #0
 800031c:	701a      	strb	r2, [r3, #0]
 800031e:	e00f      	b.n	8000340 <entry+0x34>
  {
    VECT_SRAM_TAB[i] = pFmcVect[i];
 8000320:	1dfb      	adds	r3, r7, #7
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	009b      	lsls	r3, r3, #2
 8000326:	683a      	ldr	r2, [r7, #0]
 8000328:	18d3      	adds	r3, r2, r3
 800032a:	1dfa      	adds	r2, r7, #7
 800032c:	7812      	ldrb	r2, [r2, #0]
 800032e:	6819      	ldr	r1, [r3, #0]
 8000330:	4b0b      	ldr	r3, [pc, #44]	@ (8000360 <entry+0x54>)
 8000332:	0092      	lsls	r2, r2, #2
 8000334:	50d1      	str	r1, [r2, r3]
  for (i = 0; i < 48; i++)
 8000336:	1dfb      	adds	r3, r7, #7
 8000338:	781a      	ldrb	r2, [r3, #0]
 800033a:	1dfb      	adds	r3, r7, #7
 800033c:	3201      	adds	r2, #1
 800033e:	701a      	strb	r2, [r3, #0]
 8000340:	1dfb      	adds	r3, r7, #7
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	2b2f      	cmp	r3, #47	@ 0x2f
 8000346:	d9eb      	bls.n	8000320 <entry+0x14>
  }

  SCB->VTOR = SRAM_BASE;
 8000348:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <entry+0x58>)
 800034a:	2280      	movs	r2, #128	@ 0x80
 800034c:	0592      	lsls	r2, r2, #22
 800034e:	609a      	str	r2, [r3, #8]
	
  main();
 8000350:	f7ff feda 	bl	8000108 <main>
  return 0;
 8000354:	2300      	movs	r3, #0
}
 8000356:	0018      	movs	r0, r3
 8000358:	46bd      	mov	sp, r7
 800035a:	b002      	add	sp, #8
 800035c:	bd80      	pop	{r7, pc}
 800035e:	46c0      	nop			@ (mov r8, r8)
 8000360:	20000000 	.word	0x20000000
 8000364:	e000ed00 	.word	0xe000ed00

08000368 <DelayTime>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void DelayTime(uint32_t mdelay)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * ( (2100000U / 13U) / 1000U);
 8000370:	687a      	ldr	r2, [r7, #4]
 8000372:	0013      	movs	r3, r2
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	189b      	adds	r3, r3, r2
 8000378:	015b      	lsls	r3, r3, #5
 800037a:	189b      	adds	r3, r3, r2
 800037c:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800037e:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	1e5a      	subs	r2, r3, #1
 8000384:	60fa      	str	r2, [r7, #12]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d1f9      	bne.n	800037e <DelayTime+0x16>
}
 800038a:	46c0      	nop			@ (mov r8, r8)
 800038c:	46c0      	nop			@ (mov r8, r8)
 800038e:	46bd      	mov	sp, r7
 8000390:	b004      	add	sp, #16
 8000392:	bd80      	pop	{r7, pc}

08000394 <__libc_init_array>:
 8000394:	b570      	push	{r4, r5, r6, lr}
 8000396:	2600      	movs	r6, #0
 8000398:	4c0c      	ldr	r4, [pc, #48]	@ (80003cc <__libc_init_array+0x38>)
 800039a:	4d0d      	ldr	r5, [pc, #52]	@ (80003d0 <__libc_init_array+0x3c>)
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	10a4      	asrs	r4, r4, #2
 80003a0:	42a6      	cmp	r6, r4
 80003a2:	d109      	bne.n	80003b8 <__libc_init_array+0x24>
 80003a4:	2600      	movs	r6, #0
 80003a6:	f000 f819 	bl	80003dc <_init>
 80003aa:	4c0a      	ldr	r4, [pc, #40]	@ (80003d4 <__libc_init_array+0x40>)
 80003ac:	4d0a      	ldr	r5, [pc, #40]	@ (80003d8 <__libc_init_array+0x44>)
 80003ae:	1b64      	subs	r4, r4, r5
 80003b0:	10a4      	asrs	r4, r4, #2
 80003b2:	42a6      	cmp	r6, r4
 80003b4:	d105      	bne.n	80003c2 <__libc_init_array+0x2e>
 80003b6:	bd70      	pop	{r4, r5, r6, pc}
 80003b8:	00b3      	lsls	r3, r6, #2
 80003ba:	58eb      	ldr	r3, [r5, r3]
 80003bc:	4798      	blx	r3
 80003be:	3601      	adds	r6, #1
 80003c0:	e7ee      	b.n	80003a0 <__libc_init_array+0xc>
 80003c2:	00b3      	lsls	r3, r6, #2
 80003c4:	58eb      	ldr	r3, [r5, r3]
 80003c6:	4798      	blx	r3
 80003c8:	3601      	adds	r6, #1
 80003ca:	e7f2      	b.n	80003b2 <__libc_init_array+0x1e>
 80003cc:	08000408 	.word	0x08000408
 80003d0:	08000408 	.word	0x08000408
 80003d4:	0800040c 	.word	0x0800040c
 80003d8:	08000408 	.word	0x08000408

080003dc <_init>:
 80003dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003de:	46c0      	nop			@ (mov r8, r8)
 80003e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003e2:	bc08      	pop	{r3}
 80003e4:	469e      	mov	lr, r3
 80003e6:	4770      	bx	lr

080003e8 <_fini>:
 80003e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ee:	bc08      	pop	{r3}
 80003f0:	469e      	mov	lr, r3
 80003f2:	4770      	bx	lr
 80003f4:	0000      	movs	r0, r0
	...

080003f8 <__main_ram_veneer>:
 80003f8:	b401      	push	{r0}
 80003fa:	4802      	ldr	r0, [pc, #8]	@ (8000404 <__main_ram_veneer+0xc>)
 80003fc:	4684      	mov	ip, r0
 80003fe:	bc01      	pop	{r0}
 8000400:	4760      	bx	ip
 8000402:	bf00      	nop
 8000404:	200003e1 	.word	0x200003e1

Disassembly of section .ramcode:

200003e0 <main_ram>:
void main_ram(void) {
200003e0:	b580      	push	{r7, lr}
200003e2:	b084      	sub	sp, #16
200003e4:	af00      	add	r7, sp, #0
  app_LPTIM1_Delay(6000);
200003e6:	4b30      	ldr	r3, [pc, #192]	@ (200004a8 <main_ram+0xc8>)
200003e8:	0018      	movs	r0, r3
200003ea:	f000 f861 	bl	200004b0 <app_LPTIM1_Delay>
  k1 = 1; k2 = 15; 
200003ee:	2301      	movs	r3, #1
200003f0:	60fb      	str	r3, [r7, #12]
200003f2:	230f      	movs	r3, #15
200003f4:	60bb      	str	r3, [r7, #8]
  k3 = 4;    // Base HSI for 24 MHz        
200003f6:	2304      	movs	r3, #4
200003f8:	607b      	str	r3, [r7, #4]
  RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | (k3 << 13) | (k2 << 9) | k1;
200003fa:	4b2c      	ldr	r3, [pc, #176]	@ (200004ac <main_ram+0xcc>)
200003fc:	685b      	ldr	r3, [r3, #4]
200003fe:	0c1b      	lsrs	r3, r3, #16
20000400:	041a      	lsls	r2, r3, #16
20000402:	687b      	ldr	r3, [r7, #4]
20000404:	035b      	lsls	r3, r3, #13
20000406:	431a      	orrs	r2, r3
20000408:	68bb      	ldr	r3, [r7, #8]
2000040a:	025b      	lsls	r3, r3, #9
2000040c:	431a      	orrs	r2, r3
2000040e:	0011      	movs	r1, r2
20000410:	4b26      	ldr	r3, [pc, #152]	@ (200004ac <main_ram+0xcc>)
20000412:	68fa      	ldr	r2, [r7, #12]
20000414:	430a      	orrs	r2, r1
20000416:	605a      	str	r2, [r3, #4]
  while ( READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0 ) {}; 
20000418:	46c0      	nop			@ (mov r8, r8)
2000041a:	4b24      	ldr	r3, [pc, #144]	@ (200004ac <main_ram+0xcc>)
2000041c:	681a      	ldr	r2, [r3, #0]
2000041e:	2380      	movs	r3, #128	@ 0x80
20000420:	00db      	lsls	r3, r3, #3
20000422:	4013      	ands	r3, r2
20000424:	d0f9      	beq.n	2000041a <main_ram+0x3a>
  RCC->PLLCFGR = 0;		
20000426:	4b21      	ldr	r3, [pc, #132]	@ (200004ac <main_ram+0xcc>)
20000428:	2200      	movs	r2, #0
2000042a:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
2000042c:	4b1f      	ldr	r3, [pc, #124]	@ (200004ac <main_ram+0xcc>)
2000042e:	681a      	ldr	r2, [r3, #0]
20000430:	4b1e      	ldr	r3, [pc, #120]	@ (200004ac <main_ram+0xcc>)
20000432:	2180      	movs	r1, #128	@ 0x80
20000434:	0449      	lsls	r1, r1, #17
20000436:	430a      	orrs	r2, r1
20000438:	601a      	str	r2, [r3, #0]
  while ( READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0 ) {}; 
2000043a:	46c0      	nop			@ (mov r8, r8)
2000043c:	4b1b      	ldr	r3, [pc, #108]	@ (200004ac <main_ram+0xcc>)
2000043e:	681a      	ldr	r2, [r3, #0]
20000440:	2380      	movs	r3, #128	@ 0x80
20000442:	049b      	lsls	r3, r3, #18
20000444:	4013      	ands	r3, r2
20000446:	d1f9      	bne.n	2000043c <main_ram+0x5c>
  RCC->CFGR = (RCC->CFGR & 0xFFFF0000) | 0x00000002;
20000448:	4b18      	ldr	r3, [pc, #96]	@ (200004ac <main_ram+0xcc>)
2000044a:	689b      	ldr	r3, [r3, #8]
2000044c:	0c1b      	lsrs	r3, r3, #16
2000044e:	041a      	lsls	r2, r3, #16
20000450:	4b16      	ldr	r3, [pc, #88]	@ (200004ac <main_ram+0xcc>)
20000452:	2102      	movs	r1, #2
20000454:	430a      	orrs	r2, r1
20000456:	609a      	str	r2, [r3, #8]
  while ( (RCC->CFGR & RCC_CFGR_SWS_Msk ) != 0b010000 ) {}; 
20000458:	46c0      	nop			@ (mov r8, r8)
2000045a:	4b14      	ldr	r3, [pc, #80]	@ (200004ac <main_ram+0xcc>)
2000045c:	689b      	ldr	r3, [r3, #8]
2000045e:	2238      	movs	r2, #56	@ 0x38
20000460:	4013      	ands	r3, r2
20000462:	2b10      	cmp	r3, #16
20000464:	d1f9      	bne.n	2000045a <main_ram+0x7a>
    for ( k1 = 1; k1 < 0x200; k1 += 34 ) {
20000466:	2301      	movs	r3, #1
20000468:	60fb      	str	r3, [r7, #12]
2000046a:	e016      	b.n	2000049a <main_ram+0xba>
        RCC->ICSCR = (RCC->ICSCR & 0xFFFF0000) | (k3 << 13) | (k2 << 9) | k1;
2000046c:	4b0f      	ldr	r3, [pc, #60]	@ (200004ac <main_ram+0xcc>)
2000046e:	685b      	ldr	r3, [r3, #4]
20000470:	0c1b      	lsrs	r3, r3, #16
20000472:	041a      	lsls	r2, r3, #16
20000474:	687b      	ldr	r3, [r7, #4]
20000476:	035b      	lsls	r3, r3, #13
20000478:	431a      	orrs	r2, r3
2000047a:	68bb      	ldr	r3, [r7, #8]
2000047c:	025b      	lsls	r3, r3, #9
2000047e:	431a      	orrs	r2, r3
20000480:	0011      	movs	r1, r2
20000482:	4b0a      	ldr	r3, [pc, #40]	@ (200004ac <main_ram+0xcc>)
20000484:	68fa      	ldr	r2, [r7, #12]
20000486:	430a      	orrs	r2, r1
20000488:	605a      	str	r2, [r3, #4]
        app_LPTIM1_Delay(4000);
2000048a:	23fa      	movs	r3, #250	@ 0xfa
2000048c:	011b      	lsls	r3, r3, #4
2000048e:	0018      	movs	r0, r3
20000490:	f000 f80e 	bl	200004b0 <app_LPTIM1_Delay>
    for ( k1 = 1; k1 < 0x200; k1 += 34 ) {
20000494:	68fb      	ldr	r3, [r7, #12]
20000496:	3322      	adds	r3, #34	@ 0x22
20000498:	60fb      	str	r3, [r7, #12]
2000049a:	68fa      	ldr	r2, [r7, #12]
2000049c:	2380      	movs	r3, #128	@ 0x80
2000049e:	009b      	lsls	r3, r3, #2
200004a0:	429a      	cmp	r2, r3
200004a2:	d3e3      	bcc.n	2000046c <main_ram+0x8c>
200004a4:	e7df      	b.n	20000466 <main_ram+0x86>
200004a6:	46c0      	nop			@ (mov r8, r8)
200004a8:	00001770 	.word	0x00001770
200004ac:	40021000 	.word	0x40021000

200004b0 <app_LPTIM1_Delay>:
    // disable clock to LPTIM
    RCC->APBENR1 &= ~RCC_APBENR1_LPTIMEN;
}

__attribute__((section(".ramcode")))
void app_LPTIM1_Delay(uint32_t ms) {
200004b0:	b580      	push	{r7, lr}
200004b2:	b084      	sub	sp, #16
200004b4:	af00      	add	r7, sp, #0
200004b6:	6078      	str	r0, [r7, #4]
    uint32_t Delay, temp; 

    Delay = (ms * 131U) >> 2;  // ~ 32768/1000
200004b8:	687a      	ldr	r2, [r7, #4]
200004ba:	0013      	movs	r3, r2
200004bc:	019b      	lsls	r3, r3, #6
200004be:	189b      	adds	r3, r3, r2
200004c0:	005b      	lsls	r3, r3, #1
200004c2:	189b      	adds	r3, r3, r2
200004c4:	089b      	lsrs	r3, r3, #2
200004c6:	60fb      	str	r3, [r7, #12]
    // timer is 16 bit - more delay in loop
    while ( Delay > 60000U ) {
200004c8:	e01c      	b.n	20000504 <app_LPTIM1_Delay+0x54>
        // read for clear Counter 
        temp = LPTIM1->CNT;
200004ca:	4b1e      	ldr	r3, [pc, #120]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004cc:	69db      	ldr	r3, [r3, #28]
200004ce:	60bb      	str	r3, [r7, #8]
        Delay -= 60000;      
200004d0:	68fb      	ldr	r3, [r7, #12]
200004d2:	4a1d      	ldr	r2, [pc, #116]	@ (20000548 <app_LPTIM1_Delay+0x98>)
200004d4:	4694      	mov	ip, r2
200004d6:	4463      	add	r3, ip
200004d8:	60fb      	str	r3, [r7, #12]
        LPTIM1->ARR = 60000;
200004da:	4b1a      	ldr	r3, [pc, #104]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004dc:	4a1b      	ldr	r2, [pc, #108]	@ (2000054c <app_LPTIM1_Delay+0x9c>)
200004de:	619a      	str	r2, [r3, #24]
        // single start
        LPTIM1->CR |= LPTIM_CR_SNGSTRT; 
200004e0:	4b18      	ldr	r3, [pc, #96]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004e2:	691a      	ldr	r2, [r3, #16]
200004e4:	4b17      	ldr	r3, [pc, #92]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004e6:	2102      	movs	r1, #2
200004e8:	430a      	orrs	r2, r1
200004ea:	611a      	str	r2, [r3, #16]
        // wait flag
        while ((LPTIM1->ISR & LPTIM_ICR_ARRMCF) == 0) {}
200004ec:	46c0      	nop			@ (mov r8, r8)
200004ee:	4b15      	ldr	r3, [pc, #84]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004f0:	681b      	ldr	r3, [r3, #0]
200004f2:	2202      	movs	r2, #2
200004f4:	4013      	ands	r3, r2
200004f6:	d0fa      	beq.n	200004ee <app_LPTIM1_Delay+0x3e>
        // clear flag
        LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
200004f8:	4b12      	ldr	r3, [pc, #72]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004fa:	685a      	ldr	r2, [r3, #4]
200004fc:	4b11      	ldr	r3, [pc, #68]	@ (20000544 <app_LPTIM1_Delay+0x94>)
200004fe:	2102      	movs	r1, #2
20000500:	430a      	orrs	r2, r1
20000502:	605a      	str	r2, [r3, #4]
    while ( Delay > 60000U ) {
20000504:	68fb      	ldr	r3, [r7, #12]
20000506:	4a11      	ldr	r2, [pc, #68]	@ (2000054c <app_LPTIM1_Delay+0x9c>)
20000508:	4293      	cmp	r3, r2
2000050a:	d8de      	bhi.n	200004ca <app_LPTIM1_Delay+0x1a>
    }    
    // read for clear Counter 
    temp = LPTIM1->CNT;
2000050c:	4b0d      	ldr	r3, [pc, #52]	@ (20000544 <app_LPTIM1_Delay+0x94>)
2000050e:	69db      	ldr	r3, [r3, #28]
20000510:	60bb      	str	r3, [r7, #8]
    LPTIM1->ARR = Delay;
20000512:	4b0c      	ldr	r3, [pc, #48]	@ (20000544 <app_LPTIM1_Delay+0x94>)
20000514:	68fa      	ldr	r2, [r7, #12]
20000516:	619a      	str	r2, [r3, #24]
    // single start
    LPTIM1->CR |= LPTIM_CR_SNGSTRT; 
20000518:	4b0a      	ldr	r3, [pc, #40]	@ (20000544 <app_LPTIM1_Delay+0x94>)
2000051a:	691a      	ldr	r2, [r3, #16]
2000051c:	4b09      	ldr	r3, [pc, #36]	@ (20000544 <app_LPTIM1_Delay+0x94>)
2000051e:	2102      	movs	r1, #2
20000520:	430a      	orrs	r2, r1
20000522:	611a      	str	r2, [r3, #16]
    // wait flag
    while ((LPTIM1->ISR & LPTIM_ICR_ARRMCF) == 0) {}
20000524:	46c0      	nop			@ (mov r8, r8)
20000526:	4b07      	ldr	r3, [pc, #28]	@ (20000544 <app_LPTIM1_Delay+0x94>)
20000528:	681b      	ldr	r3, [r3, #0]
2000052a:	2202      	movs	r2, #2
2000052c:	4013      	ands	r3, r2
2000052e:	d0fa      	beq.n	20000526 <app_LPTIM1_Delay+0x76>
    // clear flag
    LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
20000530:	4b04      	ldr	r3, [pc, #16]	@ (20000544 <app_LPTIM1_Delay+0x94>)
20000532:	685a      	ldr	r2, [r3, #4]
20000534:	4b03      	ldr	r3, [pc, #12]	@ (20000544 <app_LPTIM1_Delay+0x94>)
20000536:	2102      	movs	r1, #2
20000538:	430a      	orrs	r2, r1
2000053a:	605a      	str	r2, [r3, #4]
}
2000053c:	46c0      	nop			@ (mov r8, r8)
2000053e:	46bd      	mov	sp, r7
20000540:	b004      	add	sp, #16
20000542:	bd80      	pop	{r7, pc}
20000544:	40007c00 	.word	0x40007c00
20000548:	ffff15a0 	.word	0xffff15a0
2000054c:	0000ea60 	.word	0x0000ea60

20000550 <app_LPTIM1_Disable>:
void app_LPTIM1_Disable(void) {
20000550:	b580      	push	{r7, lr}
20000552:	af00      	add	r7, sp, #0
    LPTIM1->CR &= ~LPTIM_CR_ENABLE;
20000554:	4b07      	ldr	r3, [pc, #28]	@ (20000574 <app_LPTIM1_Disable+0x24>)
20000556:	691a      	ldr	r2, [r3, #16]
20000558:	4b06      	ldr	r3, [pc, #24]	@ (20000574 <app_LPTIM1_Disable+0x24>)
2000055a:	2101      	movs	r1, #1
2000055c:	438a      	bics	r2, r1
2000055e:	611a      	str	r2, [r3, #16]
    RCC->APBENR1 &= ~RCC_APBENR1_LPTIMEN;
20000560:	4b05      	ldr	r3, [pc, #20]	@ (20000578 <app_LPTIM1_Disable+0x28>)
20000562:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20000564:	4b04      	ldr	r3, [pc, #16]	@ (20000578 <app_LPTIM1_Disable+0x28>)
20000566:	0052      	lsls	r2, r2, #1
20000568:	0852      	lsrs	r2, r2, #1
2000056a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
2000056c:	46c0      	nop			@ (mov r8, r8)
2000056e:	46bd      	mov	sp, r7
20000570:	bd80      	pop	{r7, pc}
20000572:	46c0      	nop			@ (mov r8, r8)
20000574:	40007c00 	.word	0x40007c00
20000578:	40021000 	.word	0x40021000
2000057c:	00000000 	.word	0x00000000

20000580 <Flash_Exit_From_Sleep>:
20000580:	46c0      	nop			@ (mov r8, r8)
20000582:	b507      	push	{r0, r1, r2, lr}
20000584:	4803      	ldr	r0, [pc, #12]	@ (20000594 <Flash_Exit_From_Sleep+0x14>)
20000586:	6801      	ldr	r1, [r0, #0]
20000588:	2201      	movs	r2, #1
2000058a:	4391      	bics	r1, r2
2000058c:	6001      	str	r1, [r0, #0]
2000058e:	46c0      	nop			@ (mov r8, r8)
20000590:	bd07      	pop	{r0, r1, r2, pc}
20000592:	0000      	.short	0x0000
20000594:	40022090 	.word	0x40022090
