Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  8 22:00:14 2019
| Host         : eecs-digital-48 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 282
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties               | 1          |
| DPIP-1    | Warning  | Input pipelining                                                  | 104        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 48         |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 32         |
| DPREG-4   | Warning  | DSP48E1_PregDynOpmodeZmuxP:                                       | 42         |
| PLIO-6    | Warning  | Placement Constraints Check for IO constraints                    | 11         |
| REQP-1617 | Warning  | use_IOB_register                                                  | 11         |
| REQP-1709 | Warning  | Clock output buffering                                            | 1          |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 32         |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/ input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_//A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/0 input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__0 input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__1 input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__2 input design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out input design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__0 input design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__1 input design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__0 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__1 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__2 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__3 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__4 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__0 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__1 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__2 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__3 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__4 output design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/ output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__0 output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__1 output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__2 output design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__0 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__1 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__2 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__3 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__4 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__0 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__1 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__2 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__3 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__4 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/0 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__0 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__1 multiplier stage design_1_i/ip_top_level_0/inst/dut/my_update_cov/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#2 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__0 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#3 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#4 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__2 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#5 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__3 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#6 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_solver/my_solver/p_3_out__4 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#7 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#8 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#9 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#10 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#11 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#12 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#13 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#14 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#15 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#16 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#17 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#18 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#19 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#20 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#21 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#22 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#23 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#24 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#25 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#26 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#27 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#28 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#29 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#30 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#31 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#32 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#33 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#34 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#35 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#36 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#37 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#38 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#39 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/ with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#40 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__0 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#41 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#42 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_2_/__2 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

PLIO-6#1 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#2 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#3 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#4 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#5 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#6 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#7 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#8 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#9 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#10 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#11 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

REQP-1617#1 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#2 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#3 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#4 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#5 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#6 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#7 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#8 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#9 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#10 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#11 Warning
use_IOB_register  
The FDRE cell design_1_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_0/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[0].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[1].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[2].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[0].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[1].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[2].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/ip_top_level_0/inst/dut/my_update_cov/dsp_1/genblk1[3].genblk1[3].dut/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


