#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  6 14:14:08 2019
# Process ID: 970
# Current directory: /home/jbs/lec/Linux/lsp/3
# Command line: vivado
# Log file: /home/jbs/lec/Linux/lsp/3/vivado.log
# Journal file: /home/jbs/lec/Linux/lsp/3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 6216.625 ; gain = 173.215 ; free physical = 127 ; free virtual = 72866
update_compile_order -fileset sources_1
open_bd_design {/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/sources_1/bd/i2c_mpu6050_system/i2c_mpu6050_system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <i2c_mpu6050_system> from BD file </home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/sources_1/bd/i2c_mpu6050_system/i2c_mpu6050_system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6330.680 ; gain = 0.000 ; free physical = 127 ; free virtual = 72785
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/sources_1/bd/i2c_mpu6050_system/ip/i2c_mpu6050_system_processing_system7_0_0/i2c_mpu6050_system_processing_system7_0_0.dcp' for cell 'i2c_mpu6050_system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/sources_1/bd/i2c_mpu6050_system/ip/i2c_mpu6050_system_processing_system7_0_0/i2c_mpu6050_system_processing_system7_0_0.xdc] for cell 'i2c_mpu6050_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/sources_1/bd/i2c_mpu6050_system/ip/i2c_mpu6050_system_processing_system7_0_0/i2c_mpu6050_system_processing_system7_0_0.xdc] for cell 'i2c_mpu6050_system_i/processing_system7_0/inst'
Parsing XDC File [/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/constrs_1/new/zybo_z7.xdc]
Finished Parsing XDC File [/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/constrs_1/new/zybo_z7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 6693.621 ; gain = 362.941 ; free physical = 138 ; free virtual = 72430
open_bd_design {/home/jbs/FPGA/mpu6050_hw_design/mpu6050_hw_design.srcs/sources_1/bd/i2c_mpu6050_system/i2c_mpu6050_system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 14:19:42 2019...
