#ifndef __SOC_ACPU_BASEADDR_INTERFACE_H__
#define __SOC_ACPU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_ACPU_BOOTROM_BASE_ADDR (0xFFFE0000)
#define SOC_ACPU_PERI_LPRAM_BASE_ADDR (0xFFF78000)
#define SOC_ACPU_AO_LPRAM_BASE_ADDR (0xFFF50000)
#define SOC_ACPU_LP_CONFIG_BASE_ADDR (0xFFF0F000)
#define SOC_ACPU_LP_TIMER_BASE_ADDR (0xFFF0E000)
#define SOC_ACPU_LP_WDG_BASE_ADDR (0xFFF0D000)
#define SOC_ACPU_CORE_CRG_B_M_BASE_ADDR (0xFFF09000)
#define SOC_ACPU_CORE_CRG_L_L3_BASE_ADDR (0xFFF08000)
#define SOC_ACPU_LP_PCTRL_BASE_ADDR (0xFFF07000)
#define SOC_ACPU_PERI_CRG_BASE_ADDR (0xFFF05000)
#define SOC_ACPU_APB2SPI_BASE_ADDR (0xFFF04000)
#define SOC_ACPU_UART6_BASE_ADDR (0xFFF02000)
#define SOC_ACPU_PMC_BASE_ADDR (0xFFF01000)
#define SOC_ACPU_TSENSORC_BASE_ADDR (0xFFF00000)
#define SOC_ACPU_AHB_RADIO_VIRTUAL_BASE_ADDR (0xFFEC0000)
#define SOC_ACPU_DMSS_BASE_ADDR (0xFFE80000)
#define SOC_ACPU_DMCPACK1_BASE_ADDR (0xFFE20000)
#define SOC_ACPU_DMCPACK0_BASE_ADDR (0xFFE00000)
#define SOC_ACPU_CODEC_SSI_BASE_ADDR (0xFED3F000)
#define SOC_ACPU_IPC_NS_BASE_ADDR (0xFED20000)
#define SOC_ACPU_IPC_BASE_ADDR (0xFED10000)
#define SOC_ACPU_IOC_BASE_ADDR (0xFED02000)
#define SOC_ACPU_LoadMonitor1_BASE_ADDR (0xFEC41000)
#define SOC_ACPU_LoadMonitor0_BASE_ADDR (0xFEC40000)
#define SOC_ACPU_PCTRL_BASE_ADDR (0xFEC3E000)
#define SOC_ACPU_ATGC_BASE_ADDR (0xFEC3D000)
#define SOC_ACPU_TZPC_BASE_ADDR (0xFEC3C000)
#define SOC_ACPU_ATGC1_BASE_ADDR (0xFEC39000)
#define SOC_ACPU_WD1_BASE_ADDR (0xFEC37000)
#define SOC_ACPU_WD0_BASE_ADDR (0xFEC36000)
#define SOC_ACPU_BLPWM_BASE_ADDR (0xFEC34000)
#define SOC_ACPU_GPUPCR_BASE_ADDR (0xFEC30000)
#define SOC_ACPU_TIMER12_BASE_ADDR (0xFEC2F000)
#define SOC_ACPU_TIMER11_BASE_ADDR (0xFEC2E000)
#define SOC_ACPU_TIMER10_BASE_ADDR (0xFEC2D000)
#define SOC_ACPU_TIMER9_BASE_ADDR (0xFEC2C000)
#define SOC_ACPU_GPIO19_BASE_ADDR (0xFEC25000)
#define SOC_ACPU_GPIO18_BASE_ADDR (0xFEC24000)
#define SOC_ACPU_GPIO17_BASE_ADDR (0xFEC23000)
#define SOC_ACPU_GPIO16_BASE_ADDR (0xFEC22000)
#define SOC_ACPU_GPIO15_BASE_ADDR (0xFEC21000)
#define SOC_ACPU_GPIO14_BASE_ADDR (0xFEC20000)
#define SOC_ACPU_GPIO13_BASE_ADDR (0xFEC1F000)
#define SOC_ACPU_GPIO12_BASE_ADDR (0xFEC1E000)
#define SOC_ACPU_GPIO11_BASE_ADDR (0xFEC1D000)
#define SOC_ACPU_GPIO10_BASE_ADDR (0xFEC1C000)
#define SOC_ACPU_GPIO9_BASE_ADDR (0xFEC1B000)
#define SOC_ACPU_GPIO8_BASE_ADDR (0xFEC1A000)
#define SOC_ACPU_GPIO7_BASE_ADDR (0xFEC19000)
#define SOC_ACPU_GPIO6_BASE_ADDR (0xFEC18000)
#define SOC_ACPU_GPIO5_BASE_ADDR (0xFEC17000)
#define SOC_ACPU_GPIO4_BASE_ADDR (0xFEC16000)
#define SOC_ACPU_GPIO3_BASE_ADDR (0xFEC15000)
#define SOC_ACPU_GPIO2_BASE_ADDR (0xFEC14000)
#define SOC_ACPU_GPIO1_BASE_ADDR (0xFEC13000)
#define SOC_ACPU_GPIO0_BASE_ADDR (0xFEC12000)
#define SOC_ACPU_GPIO0_SE_BASE_ADDR (0xFEC10000)
#define SOC_ACPU_fcm_service_target_BASE_ADDR (0xFEC00000)
#define SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR (0xFEB07000)
#define SOC_ACPU_FCM_LOCAL_GIC_BASE_ADDR (0xFEB05000)
#define SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR (0xFEB04000)
#define SOC_ACPU_FCM_LOCAL_PERI_BASE_ADDR (0xFEB03000)
#define SOC_ACPU_FCM_SECURE_BASE_ADDR (0xFEB02000)
#define SOC_ACPU_FCM_LOCAL_IP_BASE_ADDR (0xFEA0C000)
#define SOC_ACPU_FCM_CORE7_LOCAL_CFG_BASE_ADDR (0xFEA0B000)
#define SOC_ACPU_FCM_CORE6_LOCAL_CFG_BASE_ADDR (0xFEA0A000)
#define SOC_ACPU_FCM_CORE5_LOCAL_CFG_BASE_ADDR (0xFEA09000)
#define SOC_ACPU_FCM_CORE4_LOCAL_CFG_BASE_ADDR (0xFEA08000)
#define SOC_ACPU_FCM_CORE3_LOCAL_CFG_BASE_ADDR (0xFEA07000)
#define SOC_ACPU_FCM_CORE2_LOCAL_CFG_BASE_ADDR (0xFEA06000)
#define SOC_ACPU_FCM_CORE1_LOCAL_CFG_BASE_ADDR (0xFEA05000)
#define SOC_ACPU_FCM_CORE0_LOCAL_CFG_BASE_ADDR (0xFEA04000)
#define SOC_ACPU_PCR_MID_WRAP_BASE_ADDR (0xFEA02000)
#define SOC_ACPU_FCM_LOCAL_CPU_BASE_ADDR (0xFEA01000)
#define SOC_ACPU_GIC600_BASE_ADDR (0xFE800000)
#define SOC_ACPU_MAA_BASE_ADDR (0xFE3A0000)
#define SOC_ACPU_MDM_5G_Service_Target_BASE_ADDR (0xFE290000)
#define SOC_ACPU_FD_BUS_Service_Target_BASE_ADDR (0xFE280000)
#define SOC_ACPU_AOBUS_Service_Target_BASE_ADDR (0xFE270000)
#define SOC_ACPU_DMA_NOC_Service_Target_BASE_ADDR (0xFE260000)
#define SOC_ACPU_CFGBUS_Service_Target_BASE_ADDR (0xFE250000)
#define SOC_ACPU_SYS_BUS_Service_Target_BASE_ADDR (0xFE240000)
#define SOC_ACPU_ASP_Service_Target_BASE_ADDR (0xFE230000)
#define SOC_ACPU_Modem_Service_Target_BASE_ADDR (0xFE220000)
#define SOC_ACPU_HSDT_Service_Target_BASE_ADDR (0xFE210000)
#define SOC_ACPU_MMC0_Service_target_BASE_ADDR (0xFE200000)
#define SOC_ACPU_CSSYS_APB_BASE_ADDR (0xFC000000)
#define SOC_ACPU_G3D_BASE_ADDR (0xFB000000)
#define SOC_ACPU_UFS_SYS_CTRL_BASE_ADDR (0xFABE0000)
#define SOC_ACPU_UFS_MCU_BASE_ADDR (0xFABC0000)
#define SOC_ACPU_UFS_CFG_BASE_ADDR (0xFAA00000)
#define SOC_ACPU_AO_TCP_BASE_ADDR (0xFA980000)
#define SOC_ACPU_DSF_IF_BASE_ADDR (0xFA902000)
#define SOC_ACPU_MAD_Timer_BASE_ADDR (0xFA901000)
#define SOC_ACPU_MAD_REG_BASE_ADDR (0xFA900000)
#define SOC_ACPU_BB_DRX_BASE_ADDR (0xFA8C0000)
#define SOC_ACPU_GPIO36_BASE_ADDR (0xFA8B8000)
#define SOC_ACPU_GPIO35_BASE_ADDR (0xFA8B7000)
#define SOC_ACPU_GPIO34_BASE_ADDR (0xFA8B6000)
#define SOC_ACPU_GPIO33_BASE_ADDR (0xFA8B5000)
#define SOC_ACPU_GPIO32_BASE_ADDR (0xFA8B4000)
#define SOC_ACPU_GPIO31_BASE_ADDR (0xFA8B3000)
#define SOC_ACPU_GPIO30_BASE_ADDR (0xFA8B2000)
#define SOC_ACPU_GPIO29_BASE_ADDR (0xFA8B1000)
#define SOC_ACPU_GPIO28_BASE_ADDR (0xFA8B0000)
#define SOC_ACPU_GPIO27_BASE_ADDR (0xFA8AF000)
#define SOC_ACPU_GPIO26_BASE_ADDR (0xFA8AE000)
#define SOC_ACPU_GPIO25_BASE_ADDR (0xFA8AD000)
#define SOC_ACPU_GPIO24_BASE_ADDR (0xFA8AC000)
#define SOC_ACPU_GPIO23_BASE_ADDR (0xFA8AB000)
#define SOC_ACPU_GPIO22_BASE_ADDR (0xFA8AA000)
#define SOC_ACPU_GPIO21_BASE_ADDR (0xFA8A9000)
#define SOC_ACPU_GPIO20_BASE_ADDR (0xFA8A8000)
#define SOC_ACPU_SPI5_BASE_ADDR (0xFA8A5000)
#define SOC_ACPU_EFUSEC2_BASE_ADDR (0xFA8A4000)
#define SOC_ACPU_TIMER17_BASE_ADDR (0xFA8A3000)
#define SOC_ACPU_TIMER16_BASE_ADDR (0xFA8A2000)
#define SOC_ACPU_GPIO1_SE_BASE_ADDR (0xFA8A1000)
#define SOC_ACPU_AO_WDG_BASE_ADDR (0xFA8A0000)
#define SOC_ACPU_SPI3_BASE_ADDR (0xFA89F000)
#define SOC_ACPU_AO_TZPC_BASE_ADDR (0xFA89E000)
#define SOC_ACPU_AO_LoadMonitor_BASE_ADDR (0xFA89D000)
#define SOC_ACPU_AO_IOC_BASE_ADDR (0xFA89C000)
#define SOC_ACPU_SCTRL_BASE_ADDR (0xFA89B000)
#define SOC_ACPU_EFUSEC_BASE_ADDR (0xFA89A000)
#define SOC_ACPU_AO_IPC_NS_BASE_ADDR (0xFA899000)
#define SOC_ACPU_AO_IPC_S_BASE_ADDR (0xFA898000)
#define SOC_ACPU_SYS_CNT_BASE_ADDR (0xFA896000)
#define SOC_ACPU_SPMI_BASE_ADDR (0xFA890000)
#define SOC_ACPU_SCI1_BASE_ADDR (0xFA88F000)
#define SOC_ACPU_SCI0_BASE_ADDR (0xFA88E000)
#define SOC_ACPU_RTC1_BASE_ADDR (0xFA88D000)
#define SOC_ACPU_RTC0_BASE_ADDR (0xFA88C000)
#define SOC_ACPU_TIMER15_BASE_ADDR (0xFA88B000)
#define SOC_ACPU_TIMER14_BASE_ADDR (0xFA88A000)
#define SOC_ACPU_TIMER13_BASE_ADDR (0xFA889000)
#define SOC_ACPU_TIMER8_BASE_ADDR (0xFA888000)
#define SOC_ACPU_TIMER7_BASE_ADDR (0xFA887000)
#define SOC_ACPU_TIMER6_BASE_ADDR (0xFA886000)
#define SOC_ACPU_TIMER5_BASE_ADDR (0xFA885000)
#define SOC_ACPU_TIMER4_BASE_ADDR (0xFA884000)
#define SOC_ACPU_TIMER3_BASE_ADDR (0xFA883000)
#define SOC_ACPU_TIMER2_BASE_ADDR (0xFA882000)
#define SOC_ACPU_TIMER1_BASE_ADDR (0xFA881000)
#define SOC_ACPU_TIMER0_BASE_ADDR (0xFA880000)
#define SOC_ACPU_IOMCU_RTC_BASE_ADDR (0xFA87F000)
#define SOC_ACPU_IOMCU_CONFIG_BASE_ADDR (0xFA87E000)
#define SOC_ACPU_IOMCU_TIMER_BASE_ADDR (0xFA87D000)
#define SOC_ACPU_IOMCU_WDG_BASE_ADDR (0xFA87C000)
#define SOC_ACPU_IOMCU_GPIO3_BASE_ADDR (0xFA87B000)
#define SOC_ACPU_IOMCU_GPIO2_BASE_ADDR (0xFA87A000)
#define SOC_ACPU_IOMCU_GPIO1_BASE_ADDR (0xFA879000)
#define SOC_ACPU_IOMCU_GPIO0_BASE_ADDR (0xFA878000)
#define SOC_ACPU_IOMCU_DMAC_BASE_ADDR (0xFA877000)
#define SOC_ACPU_IOMCU_UART7_BASE_ADDR (0xFA876000)
#define SOC_ACPU_IOMCU_BLPWM_BASE_ADDR (0xFA875000)
#define SOC_ACPU_IOMCU_UART3_BASE_ADDR (0xFA874000)
#define SOC_ACPU_IOMCU_I3C1_BASE_ADDR (0xFA873000)
#define SOC_ACPU_IOMCU_I2C1_BASE_ADDR (0xFA872000)
#define SOC_ACPU_IOMCU_I2C0_BASE_ADDR (0xFA871000)
#define SOC_ACPU_IOMCU_SPI0_BASE_ADDR (0xFA870000)
#define SOC_ACPU_IOMCU_DTCM1Remap_BASE_ADDR (0xFA86F000)
#define SOC_ACPU_IOMCU_DTCM0Remap_BASE_ADDR (0xFA86E000)
#define SOC_ACPU_IOMCU_ITCMRemap_BASE_ADDR (0xFA86C000)
#define SOC_ACPU_IOMCU_Remapctrl_BASE_ADDR (0xFA86B000)
#define SOC_ACPU_IOMCU_I3C2_BASE_ADDR (0xFA86A000)
#define SOC_ACPU_IOMCU_UART8_BASE_ADDR (0xFA869000)
#define SOC_ACPU_IOMCU_SPI2_BASE_ADDR (0xFA868000)
#define SOC_ACPU_IOMCU_DMMU_BASE_ADDR (0xFA867000)
#define SOC_ACPU_IOMCU_TIMER2_BASE_ADDR (0xFA866000)
#define SOC_ACPU_IOMCU_I3C_BASE_ADDR (0xFA865000)
#define SOC_ACPU_IOMCU_I3C3_BASE_ADDR (0xFA864000)
#define SOC_ACPU_IOMCU_I2C5_BASE_ADDR (0xFA863000)
#define SOC_ACPU_IOMCU_DTCM_BASE_ADDR (0xFA700000)
#define SOC_ACPU_IOMCU_ITCM_BASE_ADDR (0xFA600000)
#define SOC_ACPU_DSP_ITCM_BASE_ADDR (0xFA580000)
#define SOC_ACPU_DSP_DTCM_BASE_ADDR (0xFA558000)
#define SOC_ACPU_ASP_CODEC_BASE_ADDR (0xFA552000)
#define SOC_ACPU_SLIMBUS_BASE_ADDR (0xFA550000)
#define SOC_ACPU_DSD_BASE_ADDR (0xFA54FC00)
#define SOC_ACPU_ASP_CFG_BASE_ADDR (0xFA54E000)
#define SOC_ACPU_ASP_WD_BASE_ADDR (0xFA54D000)
#define SOC_ACPU_ASP_IPC_BASE_ADDR (0xFA54C000)
#define SOC_ACPU_ASP_DMAC_BASE_ADDR (0xFA54B000)
#define SOC_ACPU_ASP_TIMER1_BASE_ADDR (0xFA54A000)
#define SOC_ACPU_ASP_TIMER0_BASE_ADDR (0xFA549000)
#define SOC_ACPU_ASP_GPIO_BASE_ADDR (0xFA548000)
#define SOC_ACPU_ASP_DMMU_BASE_ADDR (0xFA547000)
#define SOC_ACPU_SECRAM_BASE_ADDR (0xFA480000)
#define SOC_ACPU_SOCP_BASE_ADDR (0xFA0A0000)
#define SOC_ACPU_EICC_BASE_ADDR (0xFA090000)
#define SOC_ACPU_IPF_BASE_ADDR (0xFA088000)
#define SOC_ACPU_SPE_BASE_ADDR (0xFA084000)
#define SOC_ACPU_IPC_MDM_NS_BASE_ADDR (0xFA081000)
#define SOC_ACPU_IPC_MDM_S_BASE_ADDR (0xFA080000)
#define SOC_ACPU_LAT_STAT_BASE_ADDR (0xFA057000)
#define SOC_ACPU_PERF_STAT_BASE_ADDR (0xFA056000)
#define SOC_ACPU_UART0_BASE_ADDR (0xFA054000)
#define SOC_ACPU_I3C4_BASE_ADDR (0xFA050000)
#define SOC_ACPU_I2C7_BASE_ADDR (0xFA04F000)
#define SOC_ACPU_I2C6_BASE_ADDR (0xFA04E000)
#define SOC_ACPU_I2C4_BASE_ADDR (0xFA04D000)
#define SOC_ACPU_I2C3_BASE_ADDR (0xFA04C000)
#define SOC_ACPU_I2C9_BASE_ADDR (0xFA04B000)
#define SOC_ACPU_SPI4_BASE_ADDR (0xFA049000)
#define SOC_ACPU_SPI1_BASE_ADDR (0xFA048000)
#define SOC_ACPU_UART5_BASE_ADDR (0xFA045000)
#define SOC_ACPU_UART2_BASE_ADDR (0xFA044000)
#define SOC_ACPU_UART4_BASE_ADDR (0xFA041000)
#define SOC_ACPU_UART1_BASE_ADDR (0xFA040000)
#define SOC_ACPU_PERI_DMAC_BASE_ADDR (0xFA000000)
#define SOC_ACPU_USB20PHY_BASE_ADDR (0xF8587000)
#define SOC_ACPU_USB20_SYSCTRL_BASE_ADDR (0xF8586000)
#define SOC_ACPU_PERI_IOCG_R_BASE_ADDR (0xF8585000)
#define SOC_ACPU_PERI_IOCG_L_BASE_ADDR (0xF8584000)
#define SOC_ACPU_SD3_BASE_ADDR (0xF8583000)
#define SOC_ACPU_MMC0_SYS_CTRL_BASE_ADDR (0xF8582000)
#define SOC_ACPU_MMC0_CRG_BASE_ADDR (0xF8581000)
#define SOC_ACPU_IOC_MMC0_BASE_ADDR (0xF8580000)
#define SOC_ACPU_USB_OTG_BASE_ADDR (0xF8400000)
#define SOC_ACPU_HSDT_TBU_BASE_ADDR (0xF81E0000)
#define SOC_ACPU_HSDT_TCU_BASE_ADDR (0xF8180000)
#define SOC_ACPU_HSDT_SYS_CTRL_BASE_ADDR (0xF817F000)
#define SOC_ACPU_HSDT_CRG_BASE_ADDR (0xF817E000)
#define SOC_ACPU_PCIE_PLL_BASE_ADDR (0xF817D000)
#define SOC_ACPU_MMC1_IOC_BASE_ADDR (0xF8105000)
#define SOC_ACPU_MMC1_SDIO_BASE_ADDR (0xF8104000)
#define SOC_ACPU_PCIE0_APB_CFG_BASE_ADDR (0xF8102000)
#define SOC_ACPU_CCP_BASE_ADDR (0xF8101000)
#define SOC_ACPU_CCS_BASE_ADDR (0xF8100000)
#define SOC_ACPU_PCIE_MCU_BASE_ADDR (0xF80F0000)
#define SOC_ACPU_PCIEPHY0_BASE_ADDR (0xF8000000)
#define SOC_ACPU_TSP_DSS1_L1TCM_GLOBAL_BASE_ADDR (0xF6040000)
#define SOC_ACPU_TSP_DSS0_L1TCM_GLOBAL_BASE_ADDR (0xF6000000)
#define SOC_ACPU_TSP_L1TCM_LOCAL_BASE_ADDR (0xF5F00000)
#define SOC_ACPU_TSP_REG_BASE_ADDR (0xF5800000)
#define SOC_ACPU_TSP_L2M_BASE_ADDR (0xF5000000)
#define SOC_ACPU_NOC_MDMBUS_SERVICE_TARGET_BASE_ADDR (0xF4D00000)
#define SOC_ACPU_MDM_AMON_BASE_ADDR (0xF4C00000)
#define SOC_ACPU_MDM_IPCM3_BASE_ADDR (0xF4B5B000)
#define SOC_ACPU_MDM_IPCM2_BASE_ADDR (0xF4B5A000)
#define SOC_ACPU_MDM_IPCM1_BASE_ADDR (0xF4B59000)
#define SOC_ACPU_MDM_IPCM0_BASE_ADDR (0xF4B58000)
#define SOC_ACPU_CICOM_BASE_ADDR (0xF4B57000)
#define SOC_ACPU_UPACC_BASE_ADDR (0xF4B54000)
#define SOC_ACPU_CIPHER_BASE_ADDR (0xF4B50000)
#define SOC_ACPU_L2DLE_BASE_ADDR (0xF4B40000)
#define SOC_ACPU_MDM_EICC1_BASE_ADDR (0xF4B08000)
#define SOC_ACPU_MDM_EICC0_BASE_ADDR (0xF4B00000)
#define SOC_ACPU_MDM_SYSCNT_BASE_ADDR (0xF4A3A000)
#define SOC_ACPU_MDM_EDMA1_BASE_ADDR (0xF4A39000)
#define SOC_ACPU_MDM_EDMA0_BASE_ADDR (0xF4A38000)
#define SOC_ACPU_LATENCYM_BASE_ADDR (0xF4A33000)
#define SOC_ACPU_RRT_BASE_ADDR (0xF4A32000)
#define SOC_ACPU_MDM_LOAD_MON1_BASE_ADDR (0xF4A2D000)
#define SOC_ACPU_MDM_LOAD_MON0_BASE_ADDR (0xF4A2C000)
#define SOC_ACPU_MDM_RTC_BASE_ADDR (0xF4A2A000)
#define SOC_ACPU_MDM_PM_CTRL0_BASE_ADDR (0xF4A29000)
#define SOC_ACPU_MDM_PM_CTRL1_BASE_ADDR (0xF4A28000)
#define SOC_ACPU_MDM_UART1_BASE_ADDR (0xF4A27000)
#define SOC_ACPU_MDM_UART0_BASE_ADDR (0xF4A26000)
#define SOC_ACPU_MDM_TIMER15_BASE_ADDR (0xF4A24000)
#define SOC_ACPU_MDM_TIMER14_BASE_ADDR (0xF4A23000)
#define SOC_ACPU_MDM_TIMER13_BASE_ADDR (0xF4A22000)
#define SOC_ACPU_MDM_TIMER12_BASE_ADDR (0xF4A21000)
#define SOC_ACPU_MDM_TIMER11_BASE_ADDR (0xF4A20000)
#define SOC_ACPU_MDM_TIMER10_BASE_ADDR (0xF4A1F000)
#define SOC_ACPU_MDM_TIMER9_BASE_ADDR (0xF4A1E000)
#define SOC_ACPU_MDM_TIMER8_BASE_ADDR (0xF4A1D000)
#define SOC_ACPU_MDM_TIMER7_BASE_ADDR (0xF4A1C000)
#define SOC_ACPU_MDM_TIMER6_BASE_ADDR (0xF4A1B000)
#define SOC_ACPU_MDM_TIMER5_BASE_ADDR (0xF4A1A000)
#define SOC_ACPU_MDM_TIMER4_BASE_ADDR (0xF4A19000)
#define SOC_ACPU_MDM_TIMER3_BASE_ADDR (0xF4A18000)
#define SOC_ACPU_MDM_TIMER2_BASE_ADDR (0xF4A17000)
#define SOC_ACPU_MDM_TIMER1_BASE_ADDR (0xF4A16000)
#define SOC_ACPU_MDM_TIMER0_BASE_ADDR (0xF4A15000)
#define SOC_ACPU_MDM_WDT15_BASE_ADDR (0xF4A13000)
#define SOC_ACPU_MDM_WDT14_BASE_ADDR (0xF4A12000)
#define SOC_ACPU_MDM_WDT13_BASE_ADDR (0xF4A11000)
#define SOC_ACPU_MDM_WDT12_BASE_ADDR (0xF4A10000)
#define SOC_ACPU_MDM_WDT11_BASE_ADDR (0xF4A0F000)
#define SOC_ACPU_MDM_WDT10_BASE_ADDR (0xF4A0E000)
#define SOC_ACPU_MDM_WDT9_BASE_ADDR (0xF4A0D000)
#define SOC_ACPU_MDM_WDT8_BASE_ADDR (0xF4A0C000)
#define SOC_ACPU_MDM_WDT7_BASE_ADDR (0xF4A0B000)
#define SOC_ACPU_MDM_WDT6_BASE_ADDR (0xF4A0A000)
#define SOC_ACPU_MDM_WDT5_BASE_ADDR (0xF4A09000)
#define SOC_ACPU_MDM_WDT4_BASE_ADDR (0xF4A08000)
#define SOC_ACPU_MDM_WDT3_BASE_ADDR (0xF4A07000)
#define SOC_ACPU_MDM_WDT2_BASE_ADDR (0xF4A06000)
#define SOC_ACPU_MDM_WDT1_BASE_ADDR (0xF4A05000)
#define SOC_ACPU_MDM_WDT0_BASE_ADDR (0xF4A04000)
#define SOC_ACPU_MDM_AUTO_DFS_BASE_ADDR (0xF4A02000)
#define SOC_ACPU_SYS_MDM_BASE_ADDR (0xF4A01000)
#define SOC_ACPU_CRG_MDM_BASE_ADDR (0xF4A00000)
#define SOC_ACPU_SYS_BBP_APB_BASE_ADDR (0xF42D0000)
#define SOC_ACPU_NOC_BBPBUS_SERVICE_TARGET_BASE_ADDR (0xF4280000)
#define SOC_ACPU_BBP_BASE_ADDR (0xF0000000)
#define SOC_ACPU_PCIECtrl0_DBI_BASE_ADDR (0xEC000000)
#define SOC_ACPU_PCIECtrl0_BASE_ADDR (0xEA000000)
#define SOC_ACPU_HIEPS_BASE_ADDR (0xE9500000)
#define SOC_ACPU_NOC_EPS_Service_Target_BASE_ADDR (0xE93D0000)
#define SOC_ACPU_NOC_VENC_Service_Target_BASE_ADDR (0xE93B0000)
#define SOC_ACPU_NOC_VDEC_Service_Target_BASE_ADDR (0xE93A0000)
#define SOC_ACPU_NOC_VCODECBUS_Service_Target_BASE_ADDR (0xE9390000)
#define SOC_ACPU_NOC_IVP32_Service_Target_BASE_ADDR (0xE9380000)
#define SOC_ACPU_MEDAI2_LoadMonitor_BASE_ADDR (0xE9301000)
#define SOC_ACPU_MEDIA2_CRG_BASE_ADDR (0xE9300000)
#define SOC_ACPU_VENC_BASE_ADDR (0xE9280000)
#define SOC_ACPU_VDEC_BASE_ADDR (0xE9200000)
#define SOC_ACPU_IVP32_SMMU_BASE_ADDR (0xE91C0000)
#define SOC_ACPU_IVP32_TIMER1_BASE_ADDR (0xE9183000)
#define SOC_ACPU_IVP32_TIMER0_BASE_ADDR (0xE9182000)
#define SOC_ACPU_IVP32_WDG_BASE_ADDR (0xE9181000)
#define SOC_ACPU_IVP32_CFG_BASE_ADDR (0xE9180000)
#define SOC_ACPU_IVP32_IRAM_BASE_ADDR (0xE9100000)
#define SOC_ACPU_IVP32_DRAM1_BASE_ADDR (0xE9040000)
#define SOC_ACPU_IVP32_DRAM0_BASE_ADDR (0xE9000000)
#define SOC_ACPU_NOC_VIVO_Service_Target_BASE_ADDR (0xE86A0000)
#define SOC_ACPU_NOC_ISP_Service_Target_BASE_ADDR (0xE8690000)
#define SOC_ACPU_NOC_DSS_Service_Target_BASE_ADDR (0xE8680000)
#define SOC_ACPU_CSI_E_BASE_ADDR (0xE8608000)
#define SOC_ACPU_CSI_D_BASE_ADDR (0xE8607000)
#define SOC_ACPU_CSI_C_BASE_ADDR (0xE8606000)
#define SOC_ACPU_CSI_B_BASE_ADDR (0xE8605000)
#define SOC_ACPU_CSI_A_BASE_ADDR (0xE8604000)
#define SOC_ACPU_CSI_adapter_BASE_ADDR (0xE8603000)
#define SOC_ACPU_MEDIA1_CRG_BASE_ADDR (0xE8601000)
#define SOC_ACPU_MEDIA1_LoadMonitor_BASE_ADDR (0xE8600000)
#define SOC_ACPU_GMP_LUT1_BASE_ADDR (0xE84EE000)
#define SOC_ACPU_GMP_LUT0_BASE_ADDR (0xE84DE000)
#define SOC_ACPU_CROSSBAR_BASE_ADDR (0xE84BE000)
#define SOC_ACPU_DISP_CH1_BASE_ADDR (0xE84A2000)
#define SOC_ACPU_DISP_GLB_BASE_ADDR (0xE84A1000)
#define SOC_ACPU_WB_BASE_ADDR (0xE84A0000)
#define SOC_ACPU_DSS_PRO_BASE_ADDR (0xE8490000)
#define SOC_ACPU_DBCU0_SMMU_BASE_ADDR (0xE8480000)
#define SOC_ACPU_DISP_CH0_BASE_ADDR (0xE8462000)
#define SOC_ACPU_OV2_BASE_ADDR (0xE8460800)
#define SOC_ACPU_OV0_BASE_ADDR (0xE8460000)
#define SOC_ACPU_WCH1_BASE_ADDR (0xE845C000)
#define SOC_ACPU_RCH_D0_BASE_ADDR (0xE8452000)
#define SOC_ACPU_RCH_D3_BASE_ADDR (0xE8451000)
#define SOC_ACPU_RCH_D2_BASE_ADDR (0xE8450000)
#define SOC_ACPU_RCH_G0_BASE_ADDR (0xE8438000)
#define SOC_ACPU_RCH_V1_BASE_ADDR (0xE8428000)
#define SOC_ACPU_RCH_V0_BASE_ADDR (0xE8420000)
#define SOC_ACPU_GLB_BASE_ADDR (0xE8412000)
#define SOC_ACPU_DBUG_BASE_ADDR (0xE8411000)
#define SOC_ACPU_MCTL_MUTEX_BASE_ADDR (0xE8410800)
#define SOC_ACPU_MCTL_SYS_BASE_ADDR (0xE8410000)
#define SOC_ACPU_DBCU0_MIF_BASE_ADDR (0xE840A000)
#define SOC_ACPU_DBCU1_AIF_BASE_ADDR (0xE8409000)
#define SOC_ACPU_DBCU0_AIF_BASE_ADDR (0xE8407000)
#define SOC_ACPU_CMD_BASE_ADDR (0xE8402000)
#define SOC_ACPU_ASC_BASE_ADDR (0xE8401800)
#define SOC_ACPU_DSI0_BASE_ADDR (0xE8401000)
#define SOC_ACPU_MMBUF_CFG_BASE_ADDR (0xE8400000)
#define SOC_ACPU_SMMUv500_CFG_BASE_ADDR (0xE83F0000)
#define SOC_ACPU_ISP_R8_PERI_BASE_BASE_ADDR (0xE83EE000)
#define SOC_ACPU_ISP_TCMDMA_BASE_ADDR (0xE83E4000)
#define SOC_ACPU_ISP_SUB_CTRL_BASE_ADDR (0xE83E3000)
#define SOC_ACPU_ISP_IPC_BASE_ADDR (0xE83E2000)
#define SOC_ACPU_ISP_TIMER_BASE_ADDR (0xE83E1000)
#define SOC_ACPU_ISP_WDT_BASE_ADDR (0xE83E0000)
#define SOC_ACPU_ISP_R8_DTCM_BASE_ADDR (0xE83D0000)
#define SOC_ACPU_ISP_R8_ITCM_BASE_ADDR (0xE83C0000)
#define SOC_ACPU_ISP_Core_CFG_BASE_ADDR (0xE8200000)
#define SOC_ACPU_SMMU_BASE_ADDR (0xE8020000)
#define SOC_ACPU_ORB_BASE_ADDR (0xE800C000)
#define SOC_ACPU_CVDR_BASE_ADDR (0xE8006000)
#define SOC_ACPU_CMDLST_BASE_ADDR (0xE8005000)
#define SOC_ACPU_TOP_BASE_ADDR (0xE8004000)
#define SOC_ACPU_JPGENC_BASE_ADDR (0xE8000000)
#define SOC_ACPU_NPU_TCU_BASE_ADDR (0xE5F40000)
#define SOC_ACPU_SYSDMA_TBU_BASE_ADDR (0xE5F20000)
#define SOC_ACPU_AIC_TBU_BASE_ADDR (0xE5F00000)
#define SOC_ACPU_sysdma_cfg_BASE_ADDR (0xE5EE0000)
#define SOC_ACPU_npu_etzpc_BASE_ADDR (0xE5E07000)
#define SOC_ACPU_npu_hw_exp_irq_BASE_ADDR (0xE5E06000)
#define SOC_ACPU_npu_uart_BASE_ADDR (0xE5E05000)
#define SOC_ACPU_npu_sysctrl_BASE_ADDR (0xE5E04000)
#define SOC_ACPU_npu_crg_BASE_ADDR (0xE5E03000)
#define SOC_ACPU_npu_tzpc_BASE_ADDR (0xE5E02000)
#define SOC_ACPU_npu_ipc_ns_BASE_ADDR (0xE5E01000)
#define SOC_ACPU_npu_ipc_s_BASE_ADDR (0xE5E00000)
#define SOC_ACPU_gic_cfg_BASE_ADDR (0xE5C00000)
#define SOC_ACPU_aic0_subsys_cfg_BASE_ADDR (0xE5000000)
#define SOC_ACPU_npu_bus_service_target_BASE_ADDR (0xE4D30000)
#define SOC_ACPU_SRAM_reg_BASE_ADDR (0xE4230000)
#define SOC_ACPU_SRAM_atomicdec_BASE_ADDR (0xE4220000)
#define SOC_ACPU_SRAM_atomicadd_BASE_ADDR (0xE4210000)
#define SOC_ACPU_SRAM_normal_BASE_ADDR (0xE4200000)
#define SOC_ACPU_bs_slv_BASE_ADDR (0xE4110000)
#define SOC_ACPU_doorbell_sts_BASE_ADDR (0xE4100000)
#define SOC_ACPU_doorbell_cfg_BASE_ADDR (0xE4080000)
#define SOC_ACPU_npu_cpu_secure_BASE_ADDR (0xE4037000)
#define SOC_ACPU_axi_mon_soc_BASE_ADDR (0xE4036000)
#define SOC_ACPU_axi_mon_bs_BASE_ADDR (0xE4035000)
#define SOC_ACPU_axi_mon_cpu_BASE_ADDR (0xE4034000)
#define SOC_ACPU_ai_cpu_local_ctrl_BASE_ADDR (0xE4032000)
#define SOC_ACPU_ts_cpu_local_ctrl_BASE_ADDR (0xE4031000)
#define SOC_ACPU_sysctrl_npu_cpu_BASE_ADDR (0xE4030000)
#define SOC_ACPU_fcm_local_ctrl_BASE_ADDR (0xE4022000)
#define SOC_ACPU_ts_cpu_a55_ctrl_BASE_ADDR (0xE4021000)
#define SOC_ACPU_ts_cpu_timer_BASE_ADDR (0xE4011000)
#define SOC_ACPU_ai_cpu_timer_BASE_ADDR (0xE4010000)
#define SOC_ACPU_ts_cpu_watchdog_BASE_ADDR (0xE4001000)
#define SOC_ACPU_ai_cpu_watchdog_BASE_ADDR (0xE4000000)
#define SOC_ACPU_DRAM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
