/dts-v1/;
#include <nordic/nrf54l15_cpuapp.dtsi>
#include "NRF54L15_BD-pinctrl.dtsi"

/ {
	model = "nrf54l15_bd";
	compatible = "baram,NRF54L15-BD-cpuapp";

	chosen {
		zephyr,code-partition = &slot0_partition;
		zephyr,sram = &cpuapp_sram;
		zephyr,flash = &cpuapp_rram;
		zephyr,flash-controller = &rram_controller;
    zephyr,console = &uart20;
	};

  leds {
    compatible = "gpio-leds";
    led: led_0 {
      gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
      label = "LED";
    };
  };

  buttons {
		compatible = "gpio-keys";
		btn0: btn_0 { 
			gpios = <&gpio1 4 (GPIO_ACTIVE_HIGH)>;
			label = "btn0";
		};
		btn1: btn_1 {
			gpios = <&gpio1 5 (GPIO_ACTIVE_HIGH)>;
			label = "btn1";
		};  
		btn2: btn_2 {
			gpios = <&gpio1 6 (GPIO_ACTIVE_HIGH)>;
			label = "btn2";
		};
  };

  vbat_gpio {    		
		compatible = "gpio-leds";
    vbat_en: vbat_en {			
      gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;     
			label = "vbat_en";			 
    };

		stdby: stdby {
			gpios = <&gpio0 3 GPIO_OPEN_DRAIN>;
			label = "stdby";
		};
  };

  gpio_pins {    		
		compatible = "gpio-leds";
    lcd_rst: lcd_rst {			
      gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;     
			label = "lcd_rst";			 
    };

		lcd_power: lcd_power {
			gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
			label = "lcd_power";
		}; 		

		spi_cs: spi_cs {
			gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
			label = "lcd_cs";
		};    
  };

	zephyr,user {
		io-channels = <&adc 5>, <&adc 7>;
		io-channel-names = "A0", "A1";
	};
};

&grtc {
	owned-channels = <0 1 2 3 4 5 6 7 8 9 10 11>;
	/* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
	child-owned-channels = <3 4 7 8 9 10 11>;
	status = "okay";
};

&cpuapp_sram {
	status = "okay";
};

#include <nordic/nrf54l15_partition.dtsi>

&clock {
  status = "okay";
};

&gpio1 {
  status = "okay";
};

&gpio2 {
  status = "okay";
};

&gpiote20 {
  status = "okay";
};

&gpiote30 {
  status = "okay";
};

&gpio0 {
	status = "okay";
};

&uart20 {
  status = "okay";
  current-speed = <115200>;
  pinctrl-0 = <&uart20_default>;
  pinctrl-1 = <&uart20_sleep>;
	zephyr,pm-device-runtime-auto;
  pinctrl-names = "default", "sleep";
};

&adc {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	channel@5 {
		reg = <5>;
		zephyr,gain = "ADC_GAIN_2_7";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN5>;
		zephyr,resolution = <12>;
	};	
	channel@7 {
		reg = <7>;
		zephyr,gain = "ADC_GAIN_2_7";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,input-positive = <NRF_SAADC_AIN7>; 
		zephyr,resolution = <12>;
	};		
};


&pinctrl {
  uart20_default: uart20_default {
    group1 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>, <NRF_PSEL(UART_TX, 1, 8)>;
    };
  };

  uart20_sleep: uart20_sleep {
    group1 {
      psels = <NRF_PSEL(UART_TX, 1, 8)>;
			bias-pull-up;
			low-power-enable;
    };

    group2 {
      psels = <NRF_PSEL(UART_RX, 1, 9)>;
			bias-pull-down;
      low-power-enable;
    };
  };

	spi00_default: spi00_default {
		group1 {
			psels = <NRF_PSEL(SPIM_SCK, 2, 1)>,
							<NRF_PSEL(SPIM_MOSI, 2, 2)>,
							<NRF_PSEL(SPIM_MISO, 2, 4)>;
		};
	};

	spi00_sleep: spi00_sleep {
		group1 {
			psels = <NRF_PSEL(SPIM_SCK, 2, 1)>,
							<NRF_PSEL(SPIM_MOSI, 2, 2)>,
							<NRF_PSEL(SPIM_MISO, 2, 4)>;
			low-power-enable;
		};
	};
};

&spi00 {
	status = "okay";
	pinctrl-0 = <&spi00_default>;
	pinctrl-1 = <&spi00_sleep>;
	pinctrl-names = "default", "sleep";

	zephyr,pm-device-runtime-auto;
	gendev: gendev@0 {
		compatible = "vnd,spi-device";
		reg = <0>;
		spi-max-frequency = <32000000>;
		label = "GenDev";
	};	
};
