// Seed: 1346448563
module module_0 #(
    parameter id_3 = 32'd18
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout logic [7:0] id_1;
  wire _id_3;
  assign id_1[id_3] = -1 + id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_8 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  inout logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  localparam id_10 = -1;
  assign id_2 = id_10;
  tri1 [1 : id_8  ==  -1 'b0] id_11 = -1;
  assign id_5[id_2] = id_6;
endmodule
