module mux(ALUresult,dataRead ,MEMtoREG ,writeData);
input [31:0] ALUresult,dataRead;
output [31:0]writeData;
input MEMtoREG;
reg [31:0] writeData ;
always@(ALUresult or dataRead  or MEMtoREG)
begin
if (MEMtoREG==1'b0) writeData=ALUresult;
else writeData=dataRead ;
end
endmodule
