98__SamuLevel_3_Divider__SHIFT 0x18
#define DPM_TABLE_399__SamuLevel_4_Frequency_MASK 0xffffffff
#define DPM_TABLE_399__SamuLevel_4_Frequency__SHIFT 0x0
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_400__SamuLevel_4_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_401__SamuLevel_4_padding_2_MASK 0xff
#define DPM_TABLE_401__SamuLevel_4_padding_2__SHIFT 0x0
#define DPM_TABLE_401__SamuLevel_4_padding_1_MASK 0xff00
#define DPM_TABLE_401__SamuLevel_4_padding_1__SHIFT 0x8
#define DPM_TABLE_401__SamuLevel_4_padding_0_MASK 0xff0000
#define DPM_TABLE_401__SamuLevel_4_padding_0__SHIFT 0x10
#define DPM_TABLE_401__SamuLevel_4_Divider_MASK 0xff000000
#define DPM_TABLE_401__SamuLevel_4_Divider__SHIFT 0x18
#define DPM_TABLE_402__SamuLevel_5_Frequency_MASK 0xffffffff
#define DPM_TABLE_402__SamuLevel_5_Frequency__SHIFT 0x0
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_403__SamuLevel_5_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_404__SamuLevel_5_padding_2_MASK 0xff
#define DPM_TABLE_404__SamuLevel_5_padding_2__SHIFT 0x0
#define DPM_TABLE_404__SamuLevel_5_padding_1_MASK 0xff00
#define DPM_TABLE_404__SamuLevel_5_padding_1__SHIFT 0x8
#define DPM_TABLE_404__SamuLevel_5_padding_0_MASK 0xff0000
#define DPM_TABLE_404__SamuLevel_5_padding_0__SHIFT 0x10
#define DPM_TABLE_404__SamuLevel_5_Divider_MASK 0xff000000
#define DPM_TABLE_404__SamuLevel_5_Divider__SHIFT 0x18
#define DPM_TABLE_405__SamuLevel_6_Frequency_MASK 0xffffffff
#define DPM_TABLE_405__SamuLevel_6_Frequency__SHIFT 0x0
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_406__SamuLevel_6_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_407__SamuLevel_6_padding_2_MASK 0xff
#define DPM_TABLE_407__SamuLevel_6_padding_2__SHIFT 0x0
#define DPM_TABLE_407__SamuLevel_6_padding_1_MASK 0xff00
#define DPM_TABLE_407__SamuLevel_6_padding_1__SHIFT 0x8
#define DPM_TABLE_407__SamuLevel_6_padding_0_MASK 0xff0000
#define DPM_TABLE_407__SamuLevel_6_padding_0__SHIFT 0x10
#define DPM_TABLE_407__SamuLevel_6_Divider_MASK 0xff000000
#define DPM_TABLE_407__SamuLevel_6_Divider__SHIFT 0x18
#define DPM_TABLE_408__SamuLevel_7_Frequency_MASK 0xffffffff
#define DPM_TABLE_408__SamuLevel_7_Frequency__SHIFT 0x0
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_409__SamuLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_410__SamuLevel_7_padding_2_MASK 0xff
#define DPM_TABLE_