# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do 04_PWM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM {C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM/top_level_PWM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:05:00 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM" C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM/top_level_PWM.v 
# -- Compiling module top_level_PWM
# 
# Top level modules:
# 	top_level_PWM
# End time: 09:05:00 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts {C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/clk_divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:05:00 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts" C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/clk_divider.v 
# -- Compiling module clk_divider
# 
# Top level modules:
# 	clk_divider
# End time: 09:05:00 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts {C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:05:00 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts" C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 09:05:00 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches {C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:05:00 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches" C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v 
# -- Compiling module top_level_PWM_tb
# 
# Top level modules:
# 	top_level_PWM_tb
# End time: 09:05:00 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  top_level_PWM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" top_level_PWM_tb 
# Start time: 09:05:01 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(14): (vopt-2685) [TFMPC] - Too few port connections for 'd0'.  Expected 5, found 3.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'prn'.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(14): (vopt-2718) [TFMPC] - Missing connection for port 'clrn'.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(20): (vopt-2685) [TFMPC] - Too few port connections for 'd1'.  Expected 5, found 3.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(20): (vopt-2718) [TFMPC] - Missing connection for port 'prn'.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(20): (vopt-2718) [TFMPC] - Missing connection for port 'clrn'.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(26): (vopt-2685) [TFMPC] - Too few port connections for 'd2'.  Expected 5, found 3.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(26): (vopt-2718) [TFMPC] - Missing connection for port 'prn'.
# ** Warning: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/scripts/debouncer.v(26): (vopt-2718) [TFMPC] - Missing connection for port 'clrn'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10.
# Loading work.top_level_PWM_tb(fast)
# Loading work.top_level_PWM(fast)
# Loading work.clk_divider(fast)
# Loading work.debouncer(fast)
# Loading work.clk_divider(fast__1)
# Loading altera_ver.dff(fast)
# Loading altera_ver.prim_gdff(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM/top_level_PWM.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_PWM_tb/uut File: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v Line: 8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v(40)
#    Time: 26050 ns  Iteration: 0  Instance: /top_level_PWM_tb
# Break in Module top_level_PWM_tb at C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v line 40
add wave -position end  sim:/top_level_PWM_tb/uut/DC
add wave -position end  sim:/top_level_PWM_tb/uut/DC_counter
add wave -position end  sim:/top_level_PWM_tb/uut/pwm_out_reg
restart
# Closing VCD file "top_level_PWM_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10.
# Loading work.top_level_PWM_tb(fast)
# Loading work.top_level_PWM(fast)
# Loading work.clk_divider(fast)
# Loading work.debouncer(fast)
# Loading work.clk_divider(fast__1)
# Loading altera_ver.dff(fast)
# Loading altera_ver.prim_gdff(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM/top_level_PWM.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_PWM_tb/uut File: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v Line: 8
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10.
# Loading work.top_level_PWM_tb(fast)
# Loading work.top_level_PWM(fast)
# Loading work.clk_divider(fast)
# Loading work.debouncer(fast)
# Loading work.clk_divider(fast__1)
# Loading altera_ver.dff(fast)
# Loading altera_ver.prim_gdff(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'SW'. The port definition is at: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/top_level_PWM/top_level_PWM.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_PWM_tb/uut File: C:/Users/dmart/Logica-Programable-/QuartusProjects/04_PWM/testbenches/top_level_PWB_tb.v Line: 8
# End time: 09:07:43 on Feb 26,2025, Elapsed time: 0:02:42
# Errors: 0, Warnings: 11
