============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:31 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk    900.0 
VCLK   900.0 


  Cost    Critical            Violating 
 Group   Path Slack    TNS      Paths   
----------------------------------------
clk           -16.5   -109.6         11 
default    No paths      0.0            
VCLK           66.2      0.0          0 
----------------------------------------
Total                 -109.6         11 

Instance Count
--------------
Leaf Instance Count             128 
Physical Instance count           0 
Sequential Instance Count        26 
Combinational Instance Count    102 
Hierarchical Instance Count       0 

Area
----
Cell Area                          910.551
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    910.551
Net Area                           0.000
Total Area (Cell+Physical+Net)     910.551

Runtime                            0.0 seconds
Elapsed Runtime                    21 seconds
Genus peak memory usage            745.75 
Innovus peak memory usage          no_value 
Hostname                           localhost
