{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577350091070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577350091070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 12:18:10 2019 " "Processing started: Thu Dec 26 12:18:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577350091070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577350091070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA5_Quartus -c CA5_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA5_Quartus -c CA5_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577350091070 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577350091592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577350091671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577350091671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smbs.v 1 1 " "Found 1 design units, including 1 entities, in source file smbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 smbs " "Found entity 1: smbs" {  } { { "SMBS.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/SMBS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577350091676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577350091676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SReg6 " "Found entity 1: SReg6" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577350091681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577350091681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577350091686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577350091686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca5_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca5_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA5_Quartus " "Found entity 1: CA5_Quartus" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577350091690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577350091690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA5_Quartus " "Elaborating entity \"CA5_Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577350091735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:inst3 " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:inst3\"" {  } { { "CA5_Quartus.bdf" "inst3" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 328 776 1016 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577350091756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SReg6 DataPath:inst3\|SReg6:address_finder_Sreg " "Elaborating entity \"SReg6\" for hierarchy \"DataPath:inst3\|SReg6:address_finder_Sreg\"" {  } { { "DataPath.v" "address_finder_Sreg" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/DataPath.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577350091763 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ShiftRegister.v(4) " "Verilog HDL Always Construct warning at ShiftRegister.v(4): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577350091766 "|CA5_Quartus|DataPath:inst3|SReg6:address_finder_Sreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] ShiftRegister.v(4) " "Inferred latch for \"Q\[0\]\" at ShiftRegister.v(4)" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577350091766 "|CA5_Quartus|DataPath:inst3|SReg6:address_finder_Sreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] ShiftRegister.v(4) " "Inferred latch for \"Q\[1\]\" at ShiftRegister.v(4)" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577350091766 "|CA5_Quartus|DataPath:inst3|SReg6:address_finder_Sreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] ShiftRegister.v(4) " "Inferred latch for \"Q\[2\]\" at ShiftRegister.v(4)" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577350091766 "|CA5_Quartus|DataPath:inst3|SReg6:address_finder_Sreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] ShiftRegister.v(4) " "Inferred latch for \"Q\[3\]\" at ShiftRegister.v(4)" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577350091766 "|CA5_Quartus|DataPath:inst3|SReg6:address_finder_Sreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] ShiftRegister.v(4) " "Inferred latch for \"Q\[4\]\" at ShiftRegister.v(4)" {  } { { "ShiftRegister.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/ShiftRegister.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577350091766 "|CA5_Quartus|DataPath:inst3|SReg6:address_finder_Sreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smbs DataPath:inst3\|smbs:cut_smbs " "Elaborating entity \"smbs\" for hierarchy \"DataPath:inst3\|smbs:cut_smbs\"" {  } { { "DataPath.v" "cut_smbs" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/DataPath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577350091771 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "serIn SMBS.v(10) " "Verilog HDL Always Construct warning at SMBS.v(10): variable \"serIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SMBS.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/SMBS.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577350091775 "|CA5_Quartus|DataPath:inst3|smbs:cut_smbs"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "serIn SMBS.v(11) " "Verilog HDL Always Construct warning at SMBS.v(11): variable \"serIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SMBS.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/SMBS.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577350091775 "|CA5_Quartus|DataPath:inst3|smbs:cut_smbs"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "serIn SMBS.v(12) " "Verilog HDL Always Construct warning at SMBS.v(12): variable \"serIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SMBS.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/SMBS.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577350091775 "|CA5_Quartus|DataPath:inst3|smbs:cut_smbs"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "serIn SMBS.v(13) " "Verilog HDL Always Construct warning at SMBS.v(13): variable \"serIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SMBS.v" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/SMBS.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577350091775 "|CA5_Quartus|DataPath:inst3|smbs:cut_smbs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "CA5_Quartus.bdf" "inst" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 392 400 648 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577350091779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[15\] GND " "Pin \"smbs_output\[15\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[14\] GND " "Pin \"smbs_output\[14\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[13\] GND " "Pin \"smbs_output\[13\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[12\] GND " "Pin \"smbs_output\[12\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[11\] GND " "Pin \"smbs_output\[11\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[10\] GND " "Pin \"smbs_output\[10\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[9\] GND " "Pin \"smbs_output\[9\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[8\] GND " "Pin \"smbs_output\[8\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[7\] GND " "Pin \"smbs_output\[7\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[6\] GND " "Pin \"smbs_output\[6\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[5\] GND " "Pin \"smbs_output\[5\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[4\] GND " "Pin \"smbs_output\[4\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[3\] GND " "Pin \"smbs_output\[3\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[2\] GND " "Pin \"smbs_output\[2\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[1\] GND " "Pin \"smbs_output\[1\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "smbs_output\[0\] GND " "Pin \"smbs_output\[0\]\" is stuck at GND" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 368 1016 1207 384 "smbs_output\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577350092409 "|CA5_Quartus|smbs_output[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577350092409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577350092437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577350092623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577350092623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serIn " "No output dependent on input pin \"serIn\"" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 448 88 256 464 "serIn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577350092713 "|CA5_Quartus|serIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spacer " "No output dependent on input pin \"spacer\"" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 408 96 264 424 "spacer" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577350092713 "|CA5_Quartus|spacer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 496 88 256 512 "Clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577350092713 "|CA5_Quartus|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CA5_Quartus.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA5/CA5_Quartus.bdf" { { 544 88 256 560 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577350092713 "|CA5_Quartus|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1577350092713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577350092715 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577350092715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577350092715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577350092745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 12:18:12 2019 " "Processing ended: Thu Dec 26 12:18:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577350092745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577350092745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577350092745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577350092745 ""}
