$date
	Tue Aug 23 14:17:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladd_tb $end
$var wire 1 ! cy $end
$var wire 1 " ss $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$var reg 1 % cc $end
$scope module add1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$var wire 1 - w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
1(
#10
1)
0%
0(
1$
1'
#15
1!
1-
0"
1+
1%
1(
#20
0!
0-
1"
0+
0%
0(
0$
0'
1#
1&
#25
1!
1-
0"
1,
1%
1(
#30
0-
0,
0)
1*
0%
0(
1$
1'
#35
1-
1"
1+
1,
1%
1(
