{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 15:38:33 2016 " "Info: Processing started: Sun Sep 04 15:38:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Info: Found entity 1: frequency" {  } { { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nixie_tube.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nixie_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 nixie_tube " "Info: Found entity 1: nixie_tube" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic_light.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Info: Found entity 1: traffic_light" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Info: Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "" "Warning: Found inconsistent dimensions" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } { 112 608 784 128 "MR" "" } } } }  } 0 0 "Found inconsistent dimensions" 0 0 "" 0}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "" "Warning: Found inconsistent dimensions" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } { 160 664 840 176 "CR" "" } } } }  } 0 0 "Found inconsistent dimensions" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "traffic_light.bdf" "inst3" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 56 496 608 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(49) " "Warning (10230): Verilog HDL assignment warning at FSM.v(49): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(55) " "Warning (10230): Verilog HDL assignment warning at FSM.v(55): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(56) " "Warning (10230): Verilog HDL assignment warning at FSM.v(56): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(70) " "Warning (10230): Verilog HDL assignment warning at FSM.v(70): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(71) " "Warning (10230): Verilog HDL assignment warning at FSM.v(71): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(83) " "Warning (10230): Verilog HDL assignment warning at FSM.v(83): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(90) " "Warning (10230): Verilog HDL assignment warning at FSM.v(90): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(91) " "Warning (10230): Verilog HDL assignment warning at FSM.v(91): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(103) " "Warning (10230): Verilog HDL assignment warning at FSM.v(103): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FSM.v(104) " "Warning (10230): Verilog HDL assignment warning at FSM.v(104): truncated value with size 32 to match size of target (5)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM.v(117) " "Warning (10230): Verilog HDL assignment warning at FSM.v(117): truncated value with size 32 to match size of target (11)" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:inst " "Info: Elaborating entity \"frequency\" for hierarchy \"frequency:inst\"" {  } { { "traffic_light.bdf" "inst" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 160 232 328 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nixie_tube nixie_tube:inst5 " "Info: Elaborating entity \"nixie_tube\" for hierarchy \"nixie_tube:inst5\"" {  } { { "traffic_light.bdf" "inst5" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 208 784 1000 336 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nixie_tube:inst5\|MR\[7\] High " "Info: Power-up level of register \"nixie_tube:inst5\|MR\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nixie_tube:inst5\|MR\[7\] data_in VCC " "Warning: Reduced register \"nixie_tube:inst5\|MR\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nixie_tube:inst5\|CL\[7\] High " "Info: Power-up level of register \"nixie_tube:inst5\|CL\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nixie_tube:inst5\|CL\[7\] data_in VCC " "Warning: Reduced register \"nixie_tube:inst5\|CL\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nixie_tube:inst5\|CR\[7\] High " "Info: Power-up level of register \"nixie_tube:inst5\|CR\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nixie_tube:inst5\|CR\[7\] data_in VCC " "Warning: Reduced register \"nixie_tube:inst5\|CR\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nixie_tube:inst5\|ML\[7\] High " "Info: Power-up level of register \"nixie_tube:inst5\|ML\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nixie_tube:inst5\|ML\[7\] data_in VCC " "Warning: Reduced register \"nixie_tube:inst5\|ML\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "nixie_tube:inst5\|CL\[0\] nixie_tube:inst5\|CL\[3\] " "Info: Duplicate register \"nixie_tube:inst5\|CL\[0\]\" merged to single register \"nixie_tube:inst5\|CL\[3\]\"" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nixie_tube:inst5\|ML\[3\] nixie_tube:inst5\|ML\[0\] " "Info: Duplicate register \"nixie_tube:inst5\|ML\[3\]\" merged to single register \"nixie_tube:inst5\|ML\[0\]\"" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|traffic_light\|FSM:inst3\|state 4 " "Info: State machine \"\|traffic_light\|FSM:inst3\|state\" contains 4 states" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|traffic_light\|FSM:inst3\|state " "Info: Selected Auto state machine encoding method for state machine \"\|traffic_light\|FSM:inst3\|state\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|traffic_light\|FSM:inst3\|state " "Info: Encoding result for state machine \"\|traffic_light\|FSM:inst3\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FSM:inst3\|state.s4 " "Info: Encoded state bit \"FSM:inst3\|state.s4\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FSM:inst3\|state.s3 " "Info: Encoded state bit \"FSM:inst3\|state.s3\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FSM:inst3\|state.s2 " "Info: Encoded state bit \"FSM:inst3\|state.s2\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "FSM:inst3\|state.s1 " "Info: Encoded state bit \"FSM:inst3\|state.s1\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_light\|FSM:inst3\|state.s1 0000 " "Info: State \"\|traffic_light\|FSM:inst3\|state.s1\" uses code string \"0000\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_light\|FSM:inst3\|state.s3 0101 " "Info: State \"\|traffic_light\|FSM:inst3\|state.s3\" uses code string \"0101\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_light\|FSM:inst3\|state.s2 0011 " "Info: State \"\|traffic_light\|FSM:inst3\|state.s2\" uses code string \"0011\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traffic_light\|FSM:inst3\|state.s4 1001 " "Info: State \"\|traffic_light\|FSM:inst3\|state.s4\" uses code string \"1001\"" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 12 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CL\[7\] VCC " "Warning: Pin \"CL\[7\]\" stuck at VCC" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 264 1024 1200 280 "CL\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CR7 VCC " "Warning: Pin \"CR7\" stuck at VCC" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ML\[7\] VCC " "Warning: Pin \"ML\[7\]\" stuck at VCC" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 232 1072 1248 248 "ML\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MR7 VCC " "Warning: Pin \"MR7\" stuck at VCC" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 248 1048 1224 264 "MR\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Info: Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Info: Implemented 275 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Allocated 235 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 15:38:48 2016 " "Info: Processing ended: Sun Sep 04 15:38:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
