#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000258593654e0 .scope module, "tb_train_controller" "tb_train_controller" 2 3;
 .timescale -9 -11;
v0000025859354a80_0 .net "DA", 1 0, v000002585936fde0_0;  1 drivers
v0000025859354b20_0 .net "DB", 1 0, v0000025859322ee0_0;  1 drivers
v00000258593c3c80_0 .var "S1", 0 0;
v00000258593c3e60_0 .var "S2", 0 0;
v00000258593c3be0_0 .var "S3", 0 0;
v00000258593c4040_0 .var "S4", 0 0;
v00000258593c4720_0 .net "SW1", 0 0, v000002585934b8b0_0;  1 drivers
v00000258593c40e0_0 .net "SW2", 0 0, v000002585934b950_0;  1 drivers
v00000258593c4540_0 .var "clk", 0 0;
v00000258593c3f00_0 .var "rst_n", 0 0;
S_0000025859365670 .scope module, "t_instance" "train_controller" 2 34, 3 3 0, S_00000258593654e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "S1";
    .port_info 3 /INPUT 1 "S2";
    .port_info 4 /INPUT 1 "S3";
    .port_info 5 /INPUT 1 "S4";
    .port_info 6 /OUTPUT 1 "SW1";
    .port_info 7 /OUTPUT 1 "SW2";
    .port_info 8 /OUTPUT 2 "DA";
    .port_info 9 /OUTPUT 2 "DB";
P_0000025859307380 .param/l "ABout" 0 3 26, C4<00001>;
P_00000258593073b8 .param/l "Ain" 0 3 27, C4<00010>;
P_00000258593073f0 .param/l "Astop" 0 3 28, C4<00100>;
P_0000025859307428 .param/l "Bin" 0 3 29, C4<01000>;
P_0000025859307460 .param/l "Bstop" 0 3 30, C4<10000>;
v000002585936fde0_0 .var "DA", 1 0;
v0000025859322ee0_0 .var "DB", 1 0;
v000002585936fe80_0 .net "S1", 0 0, v00000258593c3c80_0;  1 drivers
v0000025859365800_0 .net "S2", 0 0, v00000258593c3e60_0;  1 drivers
v00000258593658a0_0 .net "S3", 0 0, v00000258593c3be0_0;  1 drivers
v000002585934b810_0 .net "S4", 0 0, v00000258593c4040_0;  1 drivers
v000002585934b8b0_0 .var "SW1", 0 0;
v000002585934b950_0 .var "SW2", 0 0;
v000002585934b9f0_0 .net "clk", 0 0, v00000258593c4540_0;  1 drivers
v000002585934ba90_0 .var "curr_st", 4 0;
v000002585934bb30_0 .var "next_st", 4 0;
v000002585934bbd0_0 .net "rst_n", 0 0, v00000258593c3f00_0;  1 drivers
E_000002585934a840/0 .event negedge, v000002585934bbd0_0;
E_000002585934a840/1 .event posedge, v000002585934b9f0_0;
E_000002585934a840 .event/or E_000002585934a840/0, E_000002585934a840/1;
E_000002585934ab40/0 .event anyedge, v000002585934ba90_0, v000002585936fe80_0, v0000025859365800_0, v00000258593658a0_0;
E_000002585934ab40/1 .event anyedge, v000002585934b810_0;
E_000002585934ab40 .event/or E_000002585934ab40/0, E_000002585934ab40/1;
    .scope S_0000025859365670;
T_0 ;
    %wait E_000002585934a840;
    %load/vec4 v000002585934bbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000002585934ba90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002585934bb30_0;
    %assign/vec4 v000002585934ba90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025859365670;
T_1 ;
    %wait E_000002585934ab40;
    %load/vec4 v000002585934ba90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000002585936fe80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025859365800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002585936fe80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025859365800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000002585936fe80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025859365800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000002585936fe80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025859365800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
T_1.14 ;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v000002585936fe80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000258593658a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000002585936fe80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002585936fe80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v00000258593658a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000002585936fe80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000258593658a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
T_1.20 ;
T_1.18 ;
T_1.16 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000258593658a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v00000258593658a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
T_1.24 ;
T_1.22 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000002585934b810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v000002585934b810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
T_1.28 ;
T_1.26 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000025859365800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002585934b810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0000025859365800_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025859365800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000002585934b810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0000025859365800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002585934b810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002585934bb30_0, 0, 5;
T_1.34 ;
T_1.32 ;
T_1.30 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000025859365670;
T_2 ;
    %wait E_000002585934a840;
    %load/vec4 v000002585934bbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002585934bb30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002585934b950_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002585936fde0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025859322ee0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000258593654e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000258593c4540_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000258593654e0;
T_4 ;
    %delay 500, 0;
    %load/vec4 v00000258593c4540_0;
    %inv;
    %store/vec4 v00000258593c4540_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000258593654e0;
T_5 ;
    %vpi_call 2 15 "$monitor", "%t clk=%b, rst_n=%b, sw1=%b, sw2=%b, da10=%b, db10=%b, S1 = %b, S2 = %b, S3 = %b, S4 = %b, curr_st = %b", $time, v00000258593c4540_0, v00000258593c3f00_0, v00000258593c4720_0, v00000258593c40e0_0, v0000025859354a80_0, v0000025859354b20_0, v00000258593c3c80_0, v00000258593c3e60_0, v00000258593c3be0_0, v00000258593c4040_0, v000002585934ba90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c4040_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3f00_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3f00_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3c80_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3e60_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c4040_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c4040_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3be0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3be0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3e60_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c3be0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c3be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000258593c4040_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000258593c4040_0, 0;
    %delay 1000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_train_controller.v";
    ".\train_controller.v";
