VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
address0 input std_input
address1 input std_input
in0 input std_input
in1 input std_input
in2 input std_input
in3 input std_input
