# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Gen_For_Loop.srcs/sources_1/new/Full_Adder.v" \
"../../../../Gen_For_Loop.srcs/sources_1/new/RCA_N_Bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
