INFO: [HLS 200-10] Running '/tool/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yhp' on host 'yhp' (Linux_x86_64 version 5.15.0-48-generic) on Fri Oct 14 02:17:42 CST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3'
Sourcing Tcl script '/home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3/array_io_prj/solution2/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3/array_io_prj/solution2/csynth.tcl
INFO: [HLS 200-1510] Running: open_project array_io_prj 
INFO: [HLS 200-10] Opening project '/home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3/array_io_prj'.
INFO: [HLS 200-1510] Running: set_top array_io 
INFO: [HLS 200-1510] Running: add_files array_io.c 
INFO: [HLS 200-10] Adding design file 'array_io.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb result.golden.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'result.golden.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb array_io_test.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'array_io_test.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution2 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3/array_io_prj/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./array_io_prj/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3/array_io_prj/solution2/directives.tcl:8:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabA/Interface_Synthesis/lab3/array_io_prj/solution2/directives.tcl:9:9)
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (array_io.c:65:12) in function 'array_io' completely with a factor of 32 (array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.3 seconds; current allocated memory: 462.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.469 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 485.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 485.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 485.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 485.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 485.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 488.105 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 493.020 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 492.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.96 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.72 seconds; current allocated memory: -1003.234 MB.
INFO: [HLS 200-112] Total CPU user time: 5.85 seconds. Total CPU system time: 0.97 seconds. Total elapsed time: 5.09 seconds; peak allocated memory: 1.461 GB.
