#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2063db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2063f40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20552d0 .functor NOT 1, L_0x20c0a40, C4<0>, C4<0>, C4<0>;
L_0x20c0820 .functor XOR 2, L_0x20c06c0, L_0x20c0780, C4<00>, C4<00>;
L_0x20c0930 .functor XOR 2, L_0x20c0820, L_0x20c0890, C4<00>, C4<00>;
v0x20b8380_0 .net *"_ivl_10", 1 0, L_0x20c0890;  1 drivers
v0x20b8480_0 .net *"_ivl_12", 1 0, L_0x20c0930;  1 drivers
v0x20b8560_0 .net *"_ivl_2", 1 0, L_0x20bb6a0;  1 drivers
v0x20b8620_0 .net *"_ivl_4", 1 0, L_0x20c06c0;  1 drivers
v0x20b8700_0 .net *"_ivl_6", 1 0, L_0x20c0780;  1 drivers
v0x20b8830_0 .net *"_ivl_8", 1 0, L_0x20c0820;  1 drivers
v0x20b8910_0 .net "a", 0 0, v0x20b3040_0;  1 drivers
v0x20b89b0_0 .net "b", 0 0, v0x20b30e0_0;  1 drivers
v0x20b8a50_0 .net "c", 0 0, v0x20b3180_0;  1 drivers
v0x20b8af0_0 .var "clk", 0 0;
v0x20b8b90_0 .net "d", 0 0, v0x20b32c0_0;  1 drivers
v0x20b8c30_0 .net "out_pos_dut", 0 0, L_0x20c0310;  1 drivers
v0x20b8cd0_0 .net "out_pos_ref", 0 0, L_0x20ba200;  1 drivers
v0x20b8d70_0 .net "out_sop_dut", 0 0, L_0x20bd580;  1 drivers
v0x20b8e10_0 .net "out_sop_ref", 0 0, L_0x208d7f0;  1 drivers
v0x20b8eb0_0 .var/2u "stats1", 223 0;
v0x20b8f50_0 .var/2u "strobe", 0 0;
v0x20b8ff0_0 .net "tb_match", 0 0, L_0x20c0a40;  1 drivers
v0x20b90c0_0 .net "tb_mismatch", 0 0, L_0x20552d0;  1 drivers
v0x20b9160_0 .net "wavedrom_enable", 0 0, v0x20b3590_0;  1 drivers
v0x20b9230_0 .net "wavedrom_title", 511 0, v0x20b3630_0;  1 drivers
L_0x20bb6a0 .concat [ 1 1 0 0], L_0x20ba200, L_0x208d7f0;
L_0x20c06c0 .concat [ 1 1 0 0], L_0x20ba200, L_0x208d7f0;
L_0x20c0780 .concat [ 1 1 0 0], L_0x20c0310, L_0x20bd580;
L_0x20c0890 .concat [ 1 1 0 0], L_0x20ba200, L_0x208d7f0;
L_0x20c0a40 .cmp/eeq 2, L_0x20bb6a0, L_0x20c0930;
S_0x20640d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2063f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20556b0 .functor AND 1, v0x20b3180_0, v0x20b32c0_0, C4<1>, C4<1>;
L_0x2055a90 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x2055e70 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20560f0 .functor AND 1, L_0x2055a90, L_0x2055e70, C4<1>, C4<1>;
L_0x206e940 .functor AND 1, L_0x20560f0, v0x20b3180_0, C4<1>, C4<1>;
L_0x208d7f0 .functor OR 1, L_0x20556b0, L_0x206e940, C4<0>, C4<0>;
L_0x20b9680 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20b96f0 .functor OR 1, L_0x20b9680, v0x20b32c0_0, C4<0>, C4<0>;
L_0x20b9800 .functor AND 1, v0x20b3180_0, L_0x20b96f0, C4<1>, C4<1>;
L_0x20b98c0 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20b9990 .functor OR 1, L_0x20b98c0, v0x20b30e0_0, C4<0>, C4<0>;
L_0x20b9a00 .functor AND 1, L_0x20b9800, L_0x20b9990, C4<1>, C4<1>;
L_0x20b9b80 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20b9bf0 .functor OR 1, L_0x20b9b80, v0x20b32c0_0, C4<0>, C4<0>;
L_0x20b9b10 .functor AND 1, v0x20b3180_0, L_0x20b9bf0, C4<1>, C4<1>;
L_0x20b9d80 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20b9e80 .functor OR 1, L_0x20b9d80, v0x20b32c0_0, C4<0>, C4<0>;
L_0x20b9f40 .functor AND 1, L_0x20b9b10, L_0x20b9e80, C4<1>, C4<1>;
L_0x20ba0f0 .functor XNOR 1, L_0x20b9a00, L_0x20b9f40, C4<0>, C4<0>;
v0x2054c00_0 .net *"_ivl_0", 0 0, L_0x20556b0;  1 drivers
v0x2055000_0 .net *"_ivl_12", 0 0, L_0x20b9680;  1 drivers
v0x20553e0_0 .net *"_ivl_14", 0 0, L_0x20b96f0;  1 drivers
v0x20557c0_0 .net *"_ivl_16", 0 0, L_0x20b9800;  1 drivers
v0x2055ba0_0 .net *"_ivl_18", 0 0, L_0x20b98c0;  1 drivers
v0x2055f80_0 .net *"_ivl_2", 0 0, L_0x2055a90;  1 drivers
v0x2056200_0 .net *"_ivl_20", 0 0, L_0x20b9990;  1 drivers
v0x20b15b0_0 .net *"_ivl_24", 0 0, L_0x20b9b80;  1 drivers
v0x20b1690_0 .net *"_ivl_26", 0 0, L_0x20b9bf0;  1 drivers
v0x20b1770_0 .net *"_ivl_28", 0 0, L_0x20b9b10;  1 drivers
v0x20b1850_0 .net *"_ivl_30", 0 0, L_0x20b9d80;  1 drivers
v0x20b1930_0 .net *"_ivl_32", 0 0, L_0x20b9e80;  1 drivers
v0x20b1a10_0 .net *"_ivl_36", 0 0, L_0x20ba0f0;  1 drivers
L_0x7f63f4768018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20b1ad0_0 .net *"_ivl_38", 0 0, L_0x7f63f4768018;  1 drivers
v0x20b1bb0_0 .net *"_ivl_4", 0 0, L_0x2055e70;  1 drivers
v0x20b1c90_0 .net *"_ivl_6", 0 0, L_0x20560f0;  1 drivers
v0x20b1d70_0 .net *"_ivl_8", 0 0, L_0x206e940;  1 drivers
v0x20b1e50_0 .net "a", 0 0, v0x20b3040_0;  alias, 1 drivers
v0x20b1f10_0 .net "b", 0 0, v0x20b30e0_0;  alias, 1 drivers
v0x20b1fd0_0 .net "c", 0 0, v0x20b3180_0;  alias, 1 drivers
v0x20b2090_0 .net "d", 0 0, v0x20b32c0_0;  alias, 1 drivers
v0x20b2150_0 .net "out_pos", 0 0, L_0x20ba200;  alias, 1 drivers
v0x20b2210_0 .net "out_sop", 0 0, L_0x208d7f0;  alias, 1 drivers
v0x20b22d0_0 .net "pos0", 0 0, L_0x20b9a00;  1 drivers
v0x20b2390_0 .net "pos1", 0 0, L_0x20b9f40;  1 drivers
L_0x20ba200 .functor MUXZ 1, L_0x7f63f4768018, L_0x20b9a00, L_0x20ba0f0, C4<>;
S_0x20b2510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2063f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20b3040_0 .var "a", 0 0;
v0x20b30e0_0 .var "b", 0 0;
v0x20b3180_0 .var "c", 0 0;
v0x20b3220_0 .net "clk", 0 0, v0x20b8af0_0;  1 drivers
v0x20b32c0_0 .var "d", 0 0;
v0x20b33b0_0 .var/2u "fail", 0 0;
v0x20b3450_0 .var/2u "fail1", 0 0;
v0x20b34f0_0 .net "tb_match", 0 0, L_0x20c0a40;  alias, 1 drivers
v0x20b3590_0 .var "wavedrom_enable", 0 0;
v0x20b3630_0 .var "wavedrom_title", 511 0;
E_0x2062720/0 .event negedge, v0x20b3220_0;
E_0x2062720/1 .event posedge, v0x20b3220_0;
E_0x2062720 .event/or E_0x2062720/0, E_0x2062720/1;
S_0x20b2840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20b2510;
 .timescale -12 -12;
v0x20b2a80_0 .var/2s "i", 31 0;
E_0x20625c0 .event posedge, v0x20b3220_0;
S_0x20b2b80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20b2510;
 .timescale -12 -12;
v0x20b2d80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20b2e60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20b2510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20b3810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2063f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20ba3b0 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20ba550 .functor AND 1, v0x20b3040_0, L_0x20ba3b0, C4<1>, C4<1>;
L_0x20ba630 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20ba7b0 .functor AND 1, L_0x20ba550, L_0x20ba630, C4<1>, C4<1>;
L_0x20ba8f0 .functor NOT 1, v0x20b32c0_0, C4<0>, C4<0>, C4<0>;
L_0x20baa70 .functor AND 1, L_0x20ba7b0, L_0x20ba8f0, C4<1>, C4<1>;
L_0x20babc0 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bad40 .functor AND 1, L_0x20babc0, v0x20b30e0_0, C4<1>, C4<1>;
L_0x20bae50 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20baec0 .functor AND 1, L_0x20bad40, L_0x20bae50, C4<1>, C4<1>;
L_0x20bb030 .functor NOT 1, v0x20b32c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb0a0 .functor AND 1, L_0x20baec0, L_0x20bb030, C4<1>, C4<1>;
L_0x20bb1d0 .functor OR 1, L_0x20baa70, L_0x20bb0a0, C4<0>, C4<0>;
L_0x20bb2e0 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bb160 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb3d0 .functor AND 1, L_0x20bb2e0, L_0x20bb160, C4<1>, C4<1>;
L_0x20bb570 .functor AND 1, L_0x20bb3d0, v0x20b3180_0, C4<1>, C4<1>;
L_0x20bb630 .functor NOT 1, v0x20b32c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb740 .functor AND 1, L_0x20bb570, L_0x20bb630, C4<1>, C4<1>;
L_0x20bb850 .functor OR 1, L_0x20bb1d0, L_0x20bb740, C4<0>, C4<0>;
L_0x20bba10 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bba80 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20bbbb0 .functor AND 1, L_0x20bba10, L_0x20bba80, C4<1>, C4<1>;
L_0x20bbcc0 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20bbe00 .functor AND 1, L_0x20bbbb0, L_0x20bbcc0, C4<1>, C4<1>;
L_0x20bbf10 .functor AND 1, L_0x20bbe00, v0x20b32c0_0, C4<1>, C4<1>;
L_0x20bc0b0 .functor OR 1, L_0x20bb850, L_0x20bbf10, C4<0>, C4<0>;
L_0x20bc1c0 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bc320 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20bc390 .functor AND 1, L_0x20bc1c0, L_0x20bc320, C4<1>, C4<1>;
L_0x20bc5a0 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20bc610 .functor AND 1, L_0x20bc390, L_0x20bc5a0, C4<1>, C4<1>;
L_0x20bc830 .functor NOT 1, v0x20b32c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bc8a0 .functor AND 1, L_0x20bc610, L_0x20bc830, C4<1>, C4<1>;
L_0x20bcad0 .functor OR 1, L_0x20bc0b0, L_0x20bc8a0, C4<0>, C4<0>;
L_0x20bcbe0 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bcd80 .functor AND 1, L_0x20bcbe0, v0x20b30e0_0, C4<1>, C4<1>;
L_0x20bce40 .functor AND 1, L_0x20bcd80, v0x20b3180_0, C4<1>, C4<1>;
L_0x20bcc50 .functor AND 1, L_0x20bce40, v0x20b32c0_0, C4<1>, C4<1>;
L_0x20bcd10 .functor OR 1, L_0x20bcad0, L_0x20bcc50, C4<0>, C4<0>;
L_0x20bd230 .functor AND 1, v0x20b3040_0, v0x20b30e0_0, C4<1>, C4<1>;
L_0x20bd2a0 .functor AND 1, L_0x20bd230, v0x20b3180_0, C4<1>, C4<1>;
L_0x20bd4c0 .functor AND 1, L_0x20bd2a0, v0x20b32c0_0, C4<1>, C4<1>;
L_0x20bd580 .functor OR 1, L_0x20bcd10, L_0x20bd4c0, C4<0>, C4<0>;
L_0x20bd850 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bd8c0 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20bdab0 .functor OR 1, L_0x20bd850, L_0x20bd8c0, C4<0>, C4<0>;
L_0x20bdbc0 .functor OR 1, L_0x20bdab0, v0x20b3180_0, C4<0>, C4<0>;
L_0x20bde10 .functor OR 1, L_0x20bdbc0, v0x20b32c0_0, C4<0>, C4<0>;
L_0x20bded0 .functor NOT 1, v0x20b30e0_0, C4<0>, C4<0>, C4<0>;
L_0x20be0e0 .functor OR 1, v0x20b3040_0, L_0x20bded0, C4<0>, C4<0>;
L_0x20be1a0 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20be5d0 .functor OR 1, L_0x20be0e0, L_0x20be1a0, C4<0>, C4<0>;
L_0x20be6e0 .functor NOT 1, v0x20b32c0_0, C4<0>, C4<0>, C4<0>;
L_0x20beb20 .functor OR 1, L_0x20be5d0, L_0x20be6e0, C4<0>, C4<0>;
L_0x20bec30 .functor AND 1, L_0x20bde10, L_0x20beb20, C4<1>, C4<1>;
L_0x20bef10 .functor NOT 1, v0x20b3040_0, C4<0>, C4<0>, C4<0>;
L_0x20bf190 .functor OR 1, L_0x20bef10, v0x20b30e0_0, C4<0>, C4<0>;
L_0x20bf430 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20bf4a0 .functor OR 1, L_0x20bf190, L_0x20bf430, C4<0>, C4<0>;
L_0x20bf7a0 .functor NOT 1, v0x20b32c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bf810 .functor OR 1, L_0x20bf4a0, L_0x20bf7a0, C4<0>, C4<0>;
L_0x20bfb20 .functor AND 1, L_0x20bec30, L_0x20bf810, C4<1>, C4<1>;
L_0x20bfc30 .functor OR 1, v0x20b3040_0, v0x20b30e0_0, C4<0>, C4<0>;
L_0x20bfeb0 .functor NOT 1, v0x20b3180_0, C4<0>, C4<0>, C4<0>;
L_0x20bff20 .functor OR 1, L_0x20bfc30, L_0x20bfeb0, C4<0>, C4<0>;
L_0x20c0250 .functor OR 1, L_0x20bff20, v0x20b32c0_0, C4<0>, C4<0>;
L_0x20c0310 .functor AND 1, L_0x20bfb20, L_0x20c0250, C4<1>, C4<1>;
v0x20b39d0_0 .net *"_ivl_0", 0 0, L_0x20ba3b0;  1 drivers
v0x20b3ab0_0 .net *"_ivl_10", 0 0, L_0x20baa70;  1 drivers
v0x20b3b90_0 .net *"_ivl_100", 0 0, L_0x20be0e0;  1 drivers
v0x20b3c80_0 .net *"_ivl_102", 0 0, L_0x20be1a0;  1 drivers
v0x20b3d60_0 .net *"_ivl_104", 0 0, L_0x20be5d0;  1 drivers
v0x20b3e90_0 .net *"_ivl_106", 0 0, L_0x20be6e0;  1 drivers
v0x20b3f70_0 .net *"_ivl_108", 0 0, L_0x20beb20;  1 drivers
v0x20b4050_0 .net *"_ivl_110", 0 0, L_0x20bec30;  1 drivers
v0x20b4130_0 .net *"_ivl_112", 0 0, L_0x20bef10;  1 drivers
v0x20b42a0_0 .net *"_ivl_114", 0 0, L_0x20bf190;  1 drivers
v0x20b4380_0 .net *"_ivl_116", 0 0, L_0x20bf430;  1 drivers
v0x20b4460_0 .net *"_ivl_118", 0 0, L_0x20bf4a0;  1 drivers
v0x20b4540_0 .net *"_ivl_12", 0 0, L_0x20babc0;  1 drivers
v0x20b4620_0 .net *"_ivl_120", 0 0, L_0x20bf7a0;  1 drivers
v0x20b4700_0 .net *"_ivl_122", 0 0, L_0x20bf810;  1 drivers
v0x20b47e0_0 .net *"_ivl_124", 0 0, L_0x20bfb20;  1 drivers
v0x20b48c0_0 .net *"_ivl_126", 0 0, L_0x20bfc30;  1 drivers
v0x20b4ab0_0 .net *"_ivl_128", 0 0, L_0x20bfeb0;  1 drivers
v0x20b4b90_0 .net *"_ivl_130", 0 0, L_0x20bff20;  1 drivers
v0x20b4c70_0 .net *"_ivl_132", 0 0, L_0x20c0250;  1 drivers
v0x20b4d50_0 .net *"_ivl_14", 0 0, L_0x20bad40;  1 drivers
v0x20b4e30_0 .net *"_ivl_16", 0 0, L_0x20bae50;  1 drivers
v0x20b4f10_0 .net *"_ivl_18", 0 0, L_0x20baec0;  1 drivers
v0x20b4ff0_0 .net *"_ivl_2", 0 0, L_0x20ba550;  1 drivers
v0x20b50d0_0 .net *"_ivl_20", 0 0, L_0x20bb030;  1 drivers
v0x20b51b0_0 .net *"_ivl_22", 0 0, L_0x20bb0a0;  1 drivers
v0x20b5290_0 .net *"_ivl_24", 0 0, L_0x20bb1d0;  1 drivers
v0x20b5370_0 .net *"_ivl_26", 0 0, L_0x20bb2e0;  1 drivers
v0x20b5450_0 .net *"_ivl_28", 0 0, L_0x20bb160;  1 drivers
v0x20b5530_0 .net *"_ivl_30", 0 0, L_0x20bb3d0;  1 drivers
v0x20b5610_0 .net *"_ivl_32", 0 0, L_0x20bb570;  1 drivers
v0x20b56f0_0 .net *"_ivl_34", 0 0, L_0x20bb630;  1 drivers
v0x20b57d0_0 .net *"_ivl_36", 0 0, L_0x20bb740;  1 drivers
v0x20b5ac0_0 .net *"_ivl_38", 0 0, L_0x20bb850;  1 drivers
v0x20b5ba0_0 .net *"_ivl_4", 0 0, L_0x20ba630;  1 drivers
v0x20b5c80_0 .net *"_ivl_40", 0 0, L_0x20bba10;  1 drivers
v0x20b5d60_0 .net *"_ivl_42", 0 0, L_0x20bba80;  1 drivers
v0x20b5e40_0 .net *"_ivl_44", 0 0, L_0x20bbbb0;  1 drivers
v0x20b5f20_0 .net *"_ivl_46", 0 0, L_0x20bbcc0;  1 drivers
v0x20b6000_0 .net *"_ivl_48", 0 0, L_0x20bbe00;  1 drivers
v0x20b60e0_0 .net *"_ivl_50", 0 0, L_0x20bbf10;  1 drivers
v0x20b61c0_0 .net *"_ivl_52", 0 0, L_0x20bc0b0;  1 drivers
v0x20b62a0_0 .net *"_ivl_54", 0 0, L_0x20bc1c0;  1 drivers
v0x20b6380_0 .net *"_ivl_56", 0 0, L_0x20bc320;  1 drivers
v0x20b6460_0 .net *"_ivl_58", 0 0, L_0x20bc390;  1 drivers
v0x20b6540_0 .net *"_ivl_6", 0 0, L_0x20ba7b0;  1 drivers
v0x20b6620_0 .net *"_ivl_60", 0 0, L_0x20bc5a0;  1 drivers
v0x20b6700_0 .net *"_ivl_62", 0 0, L_0x20bc610;  1 drivers
v0x20b67e0_0 .net *"_ivl_64", 0 0, L_0x20bc830;  1 drivers
v0x20b68c0_0 .net *"_ivl_66", 0 0, L_0x20bc8a0;  1 drivers
v0x20b69a0_0 .net *"_ivl_68", 0 0, L_0x20bcad0;  1 drivers
v0x20b6a80_0 .net *"_ivl_70", 0 0, L_0x20bcbe0;  1 drivers
v0x20b6b60_0 .net *"_ivl_72", 0 0, L_0x20bcd80;  1 drivers
v0x20b6c40_0 .net *"_ivl_74", 0 0, L_0x20bce40;  1 drivers
v0x20b6d20_0 .net *"_ivl_76", 0 0, L_0x20bcc50;  1 drivers
v0x20b6e00_0 .net *"_ivl_78", 0 0, L_0x20bcd10;  1 drivers
v0x20b6ee0_0 .net *"_ivl_8", 0 0, L_0x20ba8f0;  1 drivers
v0x20b6fc0_0 .net *"_ivl_80", 0 0, L_0x20bd230;  1 drivers
v0x20b70a0_0 .net *"_ivl_82", 0 0, L_0x20bd2a0;  1 drivers
v0x20b7180_0 .net *"_ivl_84", 0 0, L_0x20bd4c0;  1 drivers
v0x20b7260_0 .net *"_ivl_88", 0 0, L_0x20bd850;  1 drivers
v0x20b7340_0 .net *"_ivl_90", 0 0, L_0x20bd8c0;  1 drivers
v0x20b7420_0 .net *"_ivl_92", 0 0, L_0x20bdab0;  1 drivers
v0x20b7500_0 .net *"_ivl_94", 0 0, L_0x20bdbc0;  1 drivers
v0x20b75e0_0 .net *"_ivl_96", 0 0, L_0x20bde10;  1 drivers
v0x20b7ad0_0 .net *"_ivl_98", 0 0, L_0x20bded0;  1 drivers
v0x20b7bb0_0 .net "a", 0 0, v0x20b3040_0;  alias, 1 drivers
v0x20b7c50_0 .net "b", 0 0, v0x20b30e0_0;  alias, 1 drivers
v0x20b7d40_0 .net "c", 0 0, v0x20b3180_0;  alias, 1 drivers
v0x20b7e30_0 .net "d", 0 0, v0x20b32c0_0;  alias, 1 drivers
v0x20b7f20_0 .net "out_pos", 0 0, L_0x20c0310;  alias, 1 drivers
v0x20b7fe0_0 .net "out_sop", 0 0, L_0x20bd580;  alias, 1 drivers
S_0x20b8160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2063f40;
 .timescale -12 -12;
E_0x204a9f0 .event anyedge, v0x20b8f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20b8f50_0;
    %nor/r;
    %assign/vec4 v0x20b8f50_0, 0;
    %wait E_0x204a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20b2510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b33b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b3450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20b2510;
T_4 ;
    %wait E_0x2062720;
    %load/vec4 v0x20b34f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20b33b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20b2510;
T_5 ;
    %wait E_0x20625c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %wait E_0x20625c0;
    %load/vec4 v0x20b33b0_0;
    %store/vec4 v0x20b3450_0, 0, 1;
    %fork t_1, S_0x20b2840;
    %jmp t_0;
    .scope S_0x20b2840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20b2a80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20b2a80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20625c0;
    %load/vec4 v0x20b2a80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b2a80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20b2a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20b2510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2062720;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20b32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b30e0_0, 0;
    %assign/vec4 v0x20b3040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20b33b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20b3450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2063f40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b8f50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2063f40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20b8af0_0;
    %inv;
    %store/vec4 v0x20b8af0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2063f40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20b3220_0, v0x20b90c0_0, v0x20b8910_0, v0x20b89b0_0, v0x20b8a50_0, v0x20b8b90_0, v0x20b8e10_0, v0x20b8d70_0, v0x20b8cd0_0, v0x20b8c30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2063f40;
T_9 ;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2063f40;
T_10 ;
    %wait E_0x2062720;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b8eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
    %load/vec4 v0x20b8ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b8eb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20b8e10_0;
    %load/vec4 v0x20b8e10_0;
    %load/vec4 v0x20b8d70_0;
    %xor;
    %load/vec4 v0x20b8e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20b8cd0_0;
    %load/vec4 v0x20b8cd0_0;
    %load/vec4 v0x20b8c30_0;
    %xor;
    %load/vec4 v0x20b8cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20b8eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8eb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
