Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Apr 30 18:55:31 2020
| Host         : big03 running 64-bit openSUSE Leap 15.1
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                   Path #1                                                                                                                                                                                                  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                                     57.250 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                                     54.993 |
| Logic Delay               | 14.139(26%)                                                                                                                                                                                                                                                                                                                                                                                                |
| Net Delay                 | 40.854(74%)                                                                                                                                                                                                                                                                                                                                                                                                |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                                      0.023 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                                      1.447 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                               |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                                         67 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                                         60 |
| Logical Path              | FDRE LUT6 LUT2 LUT6 LUT4 LUT6 LUT4 LUT4 CARRY4 CARRY4 LUT5 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT6 LUT3 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 RAMB36E1 |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                         |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                         |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                       |
| BRAM                      | Input                                                                                                                                                                                                                                                                                                                                                                                                      |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                                        450 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                     |
| End Point Pin Primitive   | RAMB36E1/DIADI[1]                                                                                                                                                                                                                                                                                                                                                                                          |
| Start Point Pin           | state_reg[4]/C                                                                                                                                                                                                                                                                                                                                                                                             |
| End Point Pin             | VRAM_reg_2/DIADI[1]                                                                                                                                                                                                                                                                                                                                                                                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+----+----+---+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1 |  2 | 3 |  62 |  63 |  64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 |
+------------------------------------+-------------+----+----+----+---+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  0 |  0 |  0 | 0 | 258 | 307 | 123 | 25 | 20 | 51 |  4 |  7 |  4 |  4 |  4 |  4 |  4 |  4 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 | 24 |  0 | 0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 14 | 20 | 29 | 6 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+----+----+---+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


