; bdiGDB configuration file for AT91SAM9261-EK
; --------------------------------------------
;
[INIT]
;
; Configure Master clock and PLL
WM32    0x400040BC  0x00000000  ;disable watchdog and high speed timer

WM32    0x40004050  0x00000140  ;sysclk control
WM32    0x40004040  0x0000003d	;periph arm/16 eq 13M, hclk arm/2 eq 104M
WM32    0x40004058  0x0001401e  ;0x0000A000  ;HCLK control 208M
DELAY   20

WM32    0x40004044  0x0000004   ;enable the HCLK ARM_CLK from PLL
WM32    0x40004044  0x0000014   ;enable the HCLK ARM_CLK from PLL
WM32    0x40004044  0x0000004   ;enable the HCLK ARM_CLK from PLL

WM32    0x40004048  0x0000002   ;disable PLL397 

;SDRAM
WM32    0x40028134  0x00ffffff
WM32    0x4002802c  0x00000008

WM32    0x31080000  0x00000001
WM32    0x31080008  0x00000000
WM32    0x40004068  0x0001c000
WM32    0x31080028  0x00000011

WM32    0x31080400  0x00000000  ;disable AHB buffers
WM32    0x31080440  0x00000000 
WM32    0x31080460  0x00000000
WM32    0x31080480  0x00000000

;1000000000.0/208000000*2=9.6ns /clk
WM32    0x31080030  0x00000002    ;3 clk
WM32    0x31080034  0x00000004	  ; 45ns
WM32    0x31080038  0x00000006    ; 64nm
WM32    0x31080044  0x00000001    ;2 clk
WM32    0x31080048  0x00000007    ;60ns
WM32    0x3108004c  0x00000007    ;60ns 4    ;4 clk 5
WM32    0x31080050  0x0000000a;not clear
WM32    0x31080054  0x00000001    ;12 ns 
WM32    0x31080058  0x00000002;notclear5
WM32    0x3108005c  0x00000006;not cleare

WM32    0x31080100  0x00005682
WM32    0x31080104  0x00000303


;WM32    0x31080020  0x00000193
;DELAY   1
;WM32    0x31080020  0x00000103
;WM32    0x31080020  0x00000193
;WM32    0x31080024  0x00000002
;DELAY   1
;WM32    0x31080024  0x00000032
;DELAY   1

;WM32    0x31080020  0x00000083
;RM32    0x80018000              ; read to set SDRAM mode

;WM32    0x31080020  0x00000013

WM32    0x31080020  0x00000193
DELAY   1
WM32    0x31080024  0x00000002
WM32    0x31080020  0x00000103
DELAY   1
WM32    0x31080020  0x00000193
DELAY   1
WM32    0x31080024  0x00000032
WM32    0x31080020  0x00000083
RM32    0x80018000              ; read to set SDRAM mode
WM32    0x31080020  0x00000013

;
WM32    0x31080200  0x00000181  ; FLASH CS
WM32    0x31080220  0x00000082  ; ethernet CS

WM32    0x40004014  0x00000001  ; map the IRAM at 0x00000000

;WM32    0x31080400  0x00000001  ; enable AHB buffers
;WM32    0x31080440  0x00000001  ; enable AHB buffers
;WM32    0x31080460  0x00000001  ;
;WM32    0x31080480  0x00000001  ;
;WM32    0x31080408  0x00000064  ; enable AHB timeouts
;WM32    0x31080468  0x00000064  ;
;WM32    0x31080488  0x00000064  ;

[TARGET]
CPUTYPE     ARM926E
CLOCK       1 6                 ; JTAG clock : 16MHz fro normal 200K for init
;POWERUP     5000               ; 5 sec delay
WAKEUP      3000                ; 3 sec to wake
TRST        PUSHPULL
RESET       HARD 1000           ; 1 sec reset pulse
;VECTOR CATCH 0x1f          	; catch D_Abort, P_Abort, SWI, Undef and Reset
;VECTOR CATCH 0x0b          	; catch D_Abort, P_Abort, SWI, Undef and Reset
;BREAKMODE   HARD                ; SOFT or HARD, ARM / Thumb break code
BREAKMODE   SOFT                ; SOFT or HARD, ARM / Thumb break code
; Low level JTAG configuration
SCANPRED   0 0  ;no device before the ARM926
SCANSUCC   1 4  ;the ETB after the ARM926

;STARTUP	   RUN          ; after boot, it run without break
STARTUP	   STOP         ; default

[HOST]
IP          192.168.4.253
FILE        u-boot.bin.iplus
FORMAT      BIN  0x80000000
START       0x80000000
PROMPT      LPC32XX>            ;new Telnet prompt
START       0x80000000

[REGS]
FILE	$reg926e.def
