#* This automatically generated file is a part of Verilog testbench.
#*   This file was generated by Active-HDL 4.0 (TB_verilog v.1.0).
#*   Copyright (C) ALDEC Inc.
#* This MACRO file contains the set of commands initializes the Test Bench simulation
#* and is a part of Verilog Testbench for module "TOP_FRQM"
#* This file was generated on: Mon Jan 10 12:24:09 2000

vlog "$dsn/src/FUNCTIONAL/AND2.v "
vlog "$dsn/src/FUNCTIONAL/CNT_4b.v"  
vlog "$dsn/src/FUNCTIONAL/CNT_BCD.bde"
vlog "$dsn/src/FUNCTIONAL/CONTROL.asf"
vlog "$dsn/src/FUNCTIONAL/HEX2LED.v"  
vlog "$dsn/src/FUNCTIONAL/TOP_FRQM.bde"
#Compiling UUT module design files
vlog "$dsn/src/TestBench/TOP_FRQM_TB.v"
vsim -advdataflow +access +r top_frqm_tb

wave
wave F_INPUT
wave F_PATTERN
wave RESET
wave START
wave UUT/GATE
wave UUT/END_RESET
wave UUT/BCD_B
wave UUT/BCD_A
wave LED_A
wave LED_B
wave LED_C
wave LED_D

run 7.9954 us

#End simulation macro
