--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml usr.twx usr.ncd -o usr.twr usr.pcf -ucf USR_planAhead.ucf

Design file:              usr.ncd
Physical constraint file: usr.pcf
Device,package,speed:     xc3s250e,pq208,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
mode<0>     |    3.113(F)|   -0.283(F)|clk_BUFGP         |   0.000|
mode<1>     |    2.189(F)|    0.026(F)|clk_BUFGP         |   0.000|
pin<0>      |    0.590(F)|    0.716(F)|clk_BUFGP         |   0.000|
pin<1>      |    0.463(F)|    0.817(F)|clk_BUFGP         |   0.000|
pin<2>      |    1.318(F)|    0.133(F)|clk_BUFGP         |   0.000|
pin<3>      |    0.820(F)|    0.532(F)|clk_BUFGP         |   0.000|
rst         |    1.673(F)|    0.071(F)|clk_BUFGP         |   0.000|
sin         |    1.139(F)|    0.277(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pout<0>     |    7.087(F)|clk_BUFGP         |   0.000|
pout<1>     |    7.761(F)|clk_BUFGP         |   0.000|
pout<2>     |    7.682(F)|clk_BUFGP         |   0.000|
pout<3>     |    7.634(F)|clk_BUFGP         |   0.000|
sout        |    7.841(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    2.160|
---------------+---------+---------+---------+---------+


Analysis completed Mon Aug 05 05:41:17 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



