0.6
2016.4
Jan 23 2017
19:19:20
/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Lab4.vhf,1521542860,vhdl,/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab5/Lab5Controller.vhf,,,alu;maindatapath;memorymodule;multiplier;processormemorypath;registerfile;shifter,,,,,,,,
/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Processor_4/Processor_4.ip_user_files/bd/BRAM/hdl/BRAM.vhd,1521541044,vhdl,,,,bram,,,,,,,,
/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Processor_4/Processor_4.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v,1521541044,verilog,,,,BRAM_blk_mem_gen_0_0,,,,,,,,
/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Processor_4/Processor_4.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Processor_4/Processor_4.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd,1521541044,vhdl,/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab4And5/Lab4.vhf,,,bram_wrapper,,,,,,,,
/home/mayanksingh2298/IIT_Course/sem4/col216/Labs/Lab5/Lab5Controller.vhf,1521543156,vhdl,,,,flagctrl;global;maincontroller;mastercontroller;opcodegen;statecontroller,,,,,,,,
