Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 22 09:07:44 2018
| Host         : Luis-TOSH running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: Inst_Clock_Divider_Display/clk_sig_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Inst_Clock_Divider_FSM/clk_sig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.962        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.962        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.890ns (21.968%)  route 3.161ns (78.032%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y86          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  Inst_Clock_Divider_FSM/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.711    Inst_Clock_Divider_FSM/count[18]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  Inst_Clock_Divider_FSM/count[31]_i_8__0/O
                         net (fo=1, routed)           0.660     7.495    Inst_Clock_Divider_FSM/count[31]_i_8__0_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  Inst_Clock_Divider_FSM/count[31]_i_4__0/O
                         net (fo=33, routed)          1.631     9.250    Inst_Clock_Divider_FSM/count[31]_i_4__0_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.124     9.374 r  Inst_Clock_Divider_FSM/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.374    Inst_Clock_Divider_FSM/count_0[1]
    SLICE_X2Y82          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.597    15.020    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y82          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDCE (Setup_fdce_C_D)        0.077    15.336    Inst_Clock_Divider_FSM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.890ns (22.022%)  route 3.151ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y86          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  Inst_Clock_Divider_FSM/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.711    Inst_Clock_Divider_FSM/count[18]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  Inst_Clock_Divider_FSM/count[31]_i_8__0/O
                         net (fo=1, routed)           0.660     7.495    Inst_Clock_Divider_FSM/count[31]_i_8__0_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  Inst_Clock_Divider_FSM/count[31]_i_4__0/O
                         net (fo=33, routed)          1.621     9.240    Inst_Clock_Divider_FSM/count[31]_i_4__0_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.124     9.364 r  Inst_Clock_Divider_FSM/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.364    Inst_Clock_Divider_FSM/count_0[2]
    SLICE_X2Y82          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.597    15.020    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y82          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDCE (Setup_fdce_C_D)        0.081    15.340    Inst_Clock_Divider_FSM/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.890ns (23.158%)  route 2.953ns (76.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y86          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  Inst_Clock_Divider_FSM/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.711    Inst_Clock_Divider_FSM/count[18]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  Inst_Clock_Divider_FSM/count[31]_i_8__0/O
                         net (fo=1, routed)           0.660     7.495    Inst_Clock_Divider_FSM/count[31]_i_8__0_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  Inst_Clock_Divider_FSM/count[31]_i_4__0/O
                         net (fo=33, routed)          1.423     9.042    Inst_Clock_Divider_FSM/count[31]_i_4__0_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     9.166 r  Inst_Clock_Divider_FSM/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.166    Inst_Clock_Divider_FSM/count_0[5]
    SLICE_X4Y83          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.596    15.019    Inst_Clock_Divider_FSM/CLK
    SLICE_X4Y83          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[5]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.029    15.271    Inst_Clock_Divider_FSM/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.890ns (23.202%)  route 2.946ns (76.798%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y86          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  Inst_Clock_Divider_FSM/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.711    Inst_Clock_Divider_FSM/count[18]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  Inst_Clock_Divider_FSM/count[31]_i_8__0/O
                         net (fo=1, routed)           0.660     7.495    Inst_Clock_Divider_FSM/count[31]_i_8__0_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  Inst_Clock_Divider_FSM/count[31]_i_4__0/O
                         net (fo=33, routed)          1.416     9.035    Inst_Clock_Divider_FSM/count[31]_i_4__0_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     9.159 r  Inst_Clock_Divider_FSM/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.159    Inst_Clock_Divider_FSM/count_0[6]
    SLICE_X4Y83          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.596    15.019    Inst_Clock_Divider_FSM/CLK
    SLICE_X4Y83          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[6]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.031    15.273    Inst_Clock_Divider_FSM/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_Display/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.625%)  route 3.001ns (78.375%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.716     5.319    Inst_Clock_Divider_Display/clk
    SLICE_X7Y83          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  Inst_Clock_Divider_Display/count_reg[7]/Q
                         net (fo=2, routed)           0.695     6.470    Inst_Clock_Divider_Display/count_reg_n_0_[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.594 r  Inst_Clock_Divider_Display/count[31]_i_6/O
                         net (fo=1, routed)           0.403     6.997    Inst_Clock_Divider_Display/count[31]_i_6_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  Inst_Clock_Divider_Display/count[31]_i_3/O
                         net (fo=33, routed)          1.902     9.024    Inst_Clock_Divider_Display/count[31]_i_3_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.148 r  Inst_Clock_Divider_Display/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.148    Inst_Clock_Divider_Display/count[31]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    15.024    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[31]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.032    15.296    Inst_Clock_Divider_Display/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_Display/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.828ns (21.653%)  route 2.996ns (78.347%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.716     5.319    Inst_Clock_Divider_Display/clk
    SLICE_X7Y83          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  Inst_Clock_Divider_Display/count_reg[7]/Q
                         net (fo=2, routed)           0.695     6.470    Inst_Clock_Divider_Display/count_reg_n_0_[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.594 r  Inst_Clock_Divider_Display/count[31]_i_6/O
                         net (fo=1, routed)           0.403     6.997    Inst_Clock_Divider_Display/count[31]_i_6_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  Inst_Clock_Divider_Display/count[31]_i_3/O
                         net (fo=33, routed)          1.897     9.019    Inst_Clock_Divider_Display/count[31]_i_3_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.143 r  Inst_Clock_Divider_Display/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.143    Inst_Clock_Divider_Display/count[29]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    15.024    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[29]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.031    15.295    Inst_Clock_Divider_Display/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 2.441ns (62.779%)  route 1.447ns (37.221%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.723     5.326    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Inst_Clock_Divider_FSM/count_reg[0]/Q
                         net (fo=34, routed)          0.640     6.484    Inst_Clock_Divider_FSM/count[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.064 r  Inst_Clock_Divider_FSM/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.064    Inst_Clock_Divider_FSM/count0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Inst_Clock_Divider_FSM/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.178    Inst_Clock_Divider_FSM/count0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Inst_Clock_Divider_FSM/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.292    Inst_Clock_Divider_FSM/count0_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Inst_Clock_Divider_FSM/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.406    Inst_Clock_Divider_FSM/count0_carry__2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Inst_Clock_Divider_FSM/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.520    Inst_Clock_Divider_FSM/count0_carry__3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  Inst_Clock_Divider_FSM/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.634    Inst_Clock_Divider_FSM/count0_carry__4_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  Inst_Clock_Divider_FSM/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_Clock_Divider_FSM/count0_carry__5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.082 r  Inst_Clock_Divider_FSM/count0_carry__6/O[1]
                         net (fo=1, routed)           0.807     8.889    Inst_Clock_Divider_FSM/data0[30]
    SLICE_X2Y89          LUT5 (Prop_lut5_I4_O)        0.325     9.214 r  Inst_Clock_Divider_FSM/count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.214    Inst_Clock_Divider_FSM/count_0[30]
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.603    15.026    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[30]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.118    15.408    Inst_Clock_Divider_FSM/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_Display/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 2.327ns (61.830%)  route 1.437ns (38.170%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.715     5.318    Inst_Clock_Divider_Display/clk
    SLICE_X5Y82          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.456     5.774 r  Inst_Clock_Divider_Display/count_reg[2]/Q
                         net (fo=2, routed)           0.633     6.407    Inst_Clock_Divider_Display/count_reg_n_0_[2]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.064 r  Inst_Clock_Divider_Display/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.064    Inst_Clock_Divider_Display/count0_carry_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  Inst_Clock_Divider_Display/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.181    Inst_Clock_Divider_Display/count0_carry__0_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  Inst_Clock_Divider_Display/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.298    Inst_Clock_Divider_Display/count0_carry__1_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  Inst_Clock_Divider_Display/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.415    Inst_Clock_Divider_Display/count0_carry__2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  Inst_Clock_Divider_Display/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.532    Inst_Clock_Divider_Display/count0_carry__3_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  Inst_Clock_Divider_Display/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.649    Inst_Clock_Divider_Display/count0_carry__4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.972 r  Inst_Clock_Divider_Display/count0_carry__5/O[1]
                         net (fo=1, routed)           0.803     8.775    Inst_Clock_Divider_Display/count0_carry__5_n_6
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.306     9.081 r  Inst_Clock_Divider_Display/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.081    Inst_Clock_Divider_Display/count[26]
    SLICE_X5Y88          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.600    15.023    Inst_Clock_Divider_Display/clk
    SLICE_X5Y88          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[26]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.029    15.292    Inst_Clock_Divider_Display/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.890ns (23.501%)  route 2.897ns (76.499%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.720     5.323    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y86          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  Inst_Clock_Divider_FSM/count_reg[18]/Q
                         net (fo=2, routed)           0.870     6.711    Inst_Clock_Divider_FSM/count[18]
    SLICE_X2Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  Inst_Clock_Divider_FSM/count[31]_i_8__0/O
                         net (fo=1, routed)           0.660     7.495    Inst_Clock_Divider_FSM/count[31]_i_8__0_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  Inst_Clock_Divider_FSM/count[31]_i_4__0/O
                         net (fo=33, routed)          1.367     8.986    Inst_Clock_Divider_FSM/count[31]_i_4__0_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.124     9.110 r  Inst_Clock_Divider_FSM/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.110    Inst_Clock_Divider_FSM/count_0[8]
    SLICE_X2Y83          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    15.021    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y83          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.081    15.341    Inst_Clock_Divider_FSM/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 2.303ns (60.510%)  route 1.503ns (39.490%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.723     5.326    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Inst_Clock_Divider_FSM/count_reg[0]/Q
                         net (fo=34, routed)          0.640     6.484    Inst_Clock_Divider_FSM/count[0]
    SLICE_X3Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.064 r  Inst_Clock_Divider_FSM/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.064    Inst_Clock_Divider_FSM/count0_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  Inst_Clock_Divider_FSM/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.178    Inst_Clock_Divider_FSM/count0_carry__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  Inst_Clock_Divider_FSM/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.292    Inst_Clock_Divider_FSM/count0_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  Inst_Clock_Divider_FSM/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.406    Inst_Clock_Divider_FSM/count0_carry__2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  Inst_Clock_Divider_FSM/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.520    Inst_Clock_Divider_FSM/count0_carry__3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  Inst_Clock_Divider_FSM/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.634    Inst_Clock_Divider_FSM/count0_carry__4_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  Inst_Clock_Divider_FSM/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.748    Inst_Clock_Divider_FSM/count0_carry__5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.970 r  Inst_Clock_Divider_FSM/count0_carry__6/O[0]
                         net (fo=1, routed)           0.863     8.833    Inst_Clock_Divider_FSM/data0[29]
    SLICE_X2Y89          LUT5 (Prop_lut5_I4_O)        0.299     9.132 r  Inst_Clock_Divider_FSM/count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.132    Inst_Clock_Divider_FSM/count_0[29]
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.603    15.026    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[29]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.081    15.371    Inst_Clock_Divider_FSM/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  6.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.390%)  route 0.190ns (47.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Inst_Clock_Divider_FSM/count_reg[0]/Q
                         net (fo=34, routed)          0.190     1.875    Inst_Clock_Divider_FSM/count[0]
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  Inst_Clock_Divider_FSM/count[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    Inst_Clock_Divider_FSM/count_0[28]
    SLICE_X2Y88          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y88          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[28]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.121     1.658    Inst_Clock_Divider_FSM/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_Display/clk_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/clk_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.597     1.516    Inst_Clock_Divider_Display/clk
    SLICE_X5Y82          FDCE                                         r  Inst_Clock_Divider_Display/clk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Inst_Clock_Divider_Display/clk_sig_reg/Q
                         net (fo=29, routed)          0.180     1.838    Inst_Clock_Divider_Display/CLK
    SLICE_X5Y82          LUT5 (Prop_lut5_I4_O)        0.045     1.883 r  Inst_Clock_Divider_Display/clk_sig_i_1/O
                         net (fo=1, routed)           0.000     1.883    Inst_Clock_Divider_Display/clk_sig_i_1_n_0
    SLICE_X5Y82          FDCE                                         r  Inst_Clock_Divider_Display/clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.866     2.031    Inst_Clock_Divider_Display/clk
    SLICE_X5Y82          FDCE                                         r  Inst_Clock_Divider_Display/clk_sig_reg/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.091     1.607    Inst_Clock_Divider_Display/clk_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.631%)  route 0.218ns (54.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_Clock_Divider_Display/count_reg[0]/Q
                         net (fo=34, routed)          0.218     1.879    Inst_Clock_Divider_Display/count_reg_n_0_[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.042     1.921 r  Inst_Clock_Divider_Display/count[30]_i_1/O
                         net (fo=1, routed)           0.000     1.921    Inst_Clock_Divider_Display/count[30]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[30]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.107     1.627    Inst_Clock_Divider_Display/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.435%)  route 0.206ns (52.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_Clock_Divider_Display/count_reg[0]/Q
                         net (fo=34, routed)          0.206     1.867    Inst_Clock_Divider_Display/count_reg_n_0_[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.912 r  Inst_Clock_Divider_Display/count[29]_i_1/O
                         net (fo=1, routed)           0.000     1.912    Inst_Clock_Divider_Display/count[29]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[29]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.092     1.612    Inst_Clock_Divider_Display/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.435%)  route 0.206ns (52.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_Clock_Divider_Display/count_reg[0]/Q
                         net (fo=34, routed)          0.206     1.867    Inst_Clock_Divider_Display/count_reg_n_0_[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.912 r  Inst_Clock_Divider_Display/count[31]_i_1/O
                         net (fo=1, routed)           0.000     1.912    Inst_Clock_Divider_Display/count[31]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[31]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.092     1.612    Inst_Clock_Divider_Display/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.207ns (47.919%)  route 0.225ns (52.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Inst_Clock_Divider_FSM/count_reg[0]/Q
                         net (fo=34, routed)          0.225     1.910    Inst_Clock_Divider_FSM/count[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.043     1.953 r  Inst_Clock_Divider_FSM/count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.953    Inst_Clock_Divider_FSM/count_0[30]
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[30]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.131     1.652    Inst_Clock_Divider_FSM/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.159%)  route 0.225ns (51.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Inst_Clock_Divider_FSM/count_reg[0]/Q
                         net (fo=34, routed)          0.225     1.910    Inst_Clock_Divider_FSM/count[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.955 r  Inst_Clock_Divider_FSM/count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.955    Inst_Clock_Divider_FSM/count_0[29]
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[29]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     1.642    Inst_Clock_Divider_FSM/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.035%)  route 0.218ns (53.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  Inst_Clock_Divider_Display/count_reg[0]/Q
                         net (fo=34, routed)          0.218     1.879    Inst_Clock_Divider_Display/count_reg_n_0_[0]
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  Inst_Clock_Divider_Display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    Inst_Clock_Divider_Display/count[0]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.091     1.611    Inst_Clock_Divider_Display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_FSM/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.159%)  route 0.225ns (51.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  Inst_Clock_Divider_FSM/count_reg[0]/Q
                         net (fo=34, routed)          0.225     1.910    Inst_Clock_Divider_FSM/count[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.955 r  Inst_Clock_Divider_FSM/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.955    Inst_Clock_Divider_FSM/count_0[0]
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    Inst_Clock_Divider_FSM/CLK
    SLICE_X2Y89          FDCE                                         r  Inst_Clock_Divider_FSM/count_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.120     1.641    Inst_Clock_Divider_FSM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Inst_Clock_Divider_Display/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Divider_Display/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.808%)  route 0.220ns (54.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.520    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_Clock_Divider_Display/count_reg[0]/Q
                         net (fo=34, routed)          0.220     1.881    Inst_Clock_Divider_Display/count_reg_n_0_[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.926 r  Inst_Clock_Divider_Display/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.926    Inst_Clock_Divider_Display/count[28]
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     2.037    Inst_Clock_Divider_Display/clk
    SLICE_X7Y89          FDCE                                         r  Inst_Clock_Divider_Display/count_reg[28]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.092     1.612    Inst_Clock_Divider_Display/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     Inst_Clock_Divider_Display/clk_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     Inst_Clock_Divider_Display/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     Inst_Clock_Divider_Display/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     Inst_Clock_Divider_Display/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     Inst_Clock_Divider_Display/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     Inst_Clock_Divider_Display/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     Inst_Clock_Divider_Display/clk_sig_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     Inst_Clock_Divider_Display/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     Inst_Clock_Divider_Display/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     Inst_Clock_Divider_Display/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     Inst_Clock_Divider_Display/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_Clock_Divider_FSM/count_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_Clock_Divider_FSM/count_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     Inst_Clock_Divider_Display/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     Inst_Clock_Divider_Display/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     Inst_Clock_Divider_Display/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     Inst_Clock_Divider_Display/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     Inst_Clock_Divider_Display/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     Inst_Clock_Divider_Display/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     Inst_Clock_Divider_FSM/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     Inst_Clock_Divider_FSM/count_reg[7]/C



