/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera  -prodtype  synplify_premier  -encrypt  -pro  -rundir  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1   -part EP4CE115FC23-7    -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 0 -RWCheckOnRam 1 -summaryfile /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/synlog/report/grayscale_top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  grayscale_top  -map  -licensetype  synplifypremierdp  -flow mapping  -mp  4  -prjfile  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/scratchproject.prs  -implementation  rev_1  -multisrs  -vqm41  -ovqm  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.vqm   -autoconstraint  -freq 1.000   /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/synwork/grayscale_top_prem.srd  -sap  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.sap  -otap  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.tap  -omap  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.map  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -sap  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.sap  -ologparam  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/syntmp/grayscale_top.plg  -osyn  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.srm  -prjdir  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/  -prjname  grayscale  -log  /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/synlog/grayscale_top_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera -prodtype synplify_premier -encrypt -pro -rundir ../../rev_1 -part EP4CE115FC23-7 -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 0 -RWCheckOnRam 1 -summaryfile ../synlog/report/grayscale_top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module grayscale_top -map -licensetype synplifypremierdp -flow mapping -mp 4 -prjfile ../scratchproject.prs -implementation rev_1 -multisrs -vqm41 -ovqm ../grayscale_top.vqm -autoconstraint -freq 1.000 ../synwork/grayscale_top_prem.srd -sap ../grayscale_top.sap -otap ../grayscale_top.tap -omap ../grayscale_top.map -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -sap ../grayscale_top.sap -ologparam grayscale_top.plg -osyn ../grayscale_top.srm -prjdir ../../ -prjname grayscale -log ../synlog/grayscale_top_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:../scratchproject.prs|io:o|time:1706647801|size:2203|exec:0|csum:
file:../grayscale_top.vqm|io:o|time:1706647806|size:70335|exec:0|csum:
file:../synwork/grayscale_top_prem.srd|io:i|time:1706647804|size:10008|exec:0|csum:447D1B80ED4083027C991D0B43F191D3
file:../grayscale_top.sap|io:o|time:1706647805|size:680|exec:0|csum:
file:../grayscale_top.tap|io:o|time:0|size:-1|exec:0|csum:
file:../grayscale_top.map|io:o|time:1706647807|size:27|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|io:i|time:1543381840|size:248626|exec:0|csum:B7FC851277DB49C2CA5F418047EB2E4F
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:../grayscale_top.sap|io:o|time:1706647805|size:680|exec:0|csum:
file:grayscale_top.plg|io:o|time:1706647807|size:549|exec:0|csum:
file:../grayscale_top.srm|io:o|time:1706647807|size:32396|exec:0|csum:
file:../synlog/grayscale_top_fpga_mapper.srr|io:o|time:1706647807|size:92193|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/m_altera|io:i|time:1543382473|size:31613712|exec:1|csum:5FBEB6EEDF3364EAF4B7F14711D19D39
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera|io:i|time:1543381999|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
