// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.494000,HLS_SYN_LAT=8353,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=20,HLS_SYN_FF=5098,HLS_SYN_LUT=5284}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        b_3_Addr_A,
        b_3_EN_A,
        b_3_WEN_A,
        b_3_Din_A,
        b_3_Dout_A,
        b_3_Clk_A,
        b_3_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 10'b1;
parameter    ap_ST_fsm_pp0_stage0 = 10'b10;
parameter    ap_ST_fsm_pp0_stage1 = 10'b100;
parameter    ap_ST_fsm_pp0_stage2 = 10'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 10'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 10'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 10'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 10'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 10'b100000000;
parameter    ap_ST_fsm_state170 = 10'b1000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_9 = 32'b1001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] b_3_Addr_A;
output   b_3_EN_A;
output  [3:0] b_3_WEN_A;
output  [31:0] b_3_Din_A;
input  [31:0] b_3_Dout_A;
output   b_3_Clk_A;
output   b_3_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg a_3_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg b_3_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1538;
reg   [5:0] i_reg_1549;
reg   [5:0] j_reg_1560;
reg   [31:0] reg_1636;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_2711;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_3_reg_2891;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [31:0] reg_1640;
reg   [31:0] reg_1644;
reg   [31:0] reg_1648;
reg   [31:0] reg_1652;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [31:0] reg_1656;
reg   [31:0] reg_1660;
reg   [31:0] reg_1664;
wire   [31:0] grp_fu_1584_p2;
reg   [31:0] reg_1668;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter17;
reg   [0:0] ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_2711;
reg    ap_enable_reg_pp0_iter20;
reg   [0:0] ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_2711;
wire   [0:0] exitcond_flatten_fu_1674_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_2711;
reg   [0:0] ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_2711;
wire   [10:0] indvar_flatten_next_fu_1680_p2;
reg   [10:0] indvar_flatten_next_reg_2715;
wire   [5:0] j_mid2_fu_1698_p3;
reg   [5:0] j_mid2_reg_2720;
wire   [0:0] tmp_mid2_fu_1718_p3;
reg   [0:0] tmp_mid2_reg_2734;
wire   [5:0] tmp_1_mid2_v_fu_1726_p3;
reg   [5:0] tmp_1_mid2_v_reg_2738;
wire   [8:0] tmp_1_fu_1734_p3;
reg   [8:0] tmp_1_reg_2744;
wire   [63:0] tmp_6_fu_1750_p1;
reg   [63:0] tmp_6_reg_2775;
wire   [0:0] tmp_3_fu_1809_p2;
wire   [63:0] tmp_9_fu_1825_p1;
reg   [63:0] tmp_9_reg_2947;
wire   [31:0] a_row_load_24_fu_1861_p3;
wire   [31:0] a_row_load_16_fu_1869_p3;
wire   [31:0] a_row_load_8_fu_1877_p3;
wire   [31:0] a_row_load_fu_1885_p3;
wire   [7:0] tmp_6_cast5_fu_1913_p1;
reg   [7:0] tmp_6_cast5_reg_3039;
wire   [31:0] b_copy_0_q0;
wire   [31:0] b_copy_8_q0;
wire   [31:0] b_copy_16_q0;
wire   [31:0] b_copy_24_q0;
wire   [31:0] a_row_load_25_fu_1959_p3;
wire   [31:0] a_row_load_17_fu_1967_p3;
wire   [31:0] a_row_load_9_fu_1975_p3;
wire   [31:0] a_row_load_1_fu_1983_p3;
wire   [31:0] b_copy_1_q0;
wire   [31:0] b_copy_9_q0;
wire   [31:0] b_copy_17_q0;
wire   [31:0] b_copy_25_q0;
wire   [31:0] a_row_load_26_fu_2051_p3;
wire   [31:0] a_row_load_18_fu_2059_p3;
wire   [31:0] a_row_load_10_fu_2067_p3;
wire   [31:0] a_row_load_2_fu_2075_p3;
wire   [31:0] b_copy_2_q0;
wire   [31:0] b_copy_10_q0;
wire   [31:0] b_copy_18_q0;
wire   [31:0] b_copy_26_q0;
wire   [31:0] a_row_load_27_fu_2145_p3;
wire   [31:0] a_row_load_19_fu_2153_p3;
wire   [31:0] a_row_load_11_fu_2161_p3;
wire   [31:0] a_row_load_3_fu_2169_p3;
wire   [31:0] grp_fu_1588_p2;
reg   [31:0] tmp_s_reg_3364;
wire   [31:0] b_copy_3_q0;
wire   [31:0] grp_fu_1593_p2;
reg   [31:0] tmp_2_8_reg_3379;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_3379;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_3379;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_3379;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_3379;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_3379;
wire   [31:0] b_copy_11_q0;
wire   [31:0] grp_fu_1598_p2;
reg   [31:0] tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_15_reg_3394;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_15_reg_3394;
wire   [31:0] b_copy_19_q0;
wire   [31:0] grp_fu_1603_p2;
reg   [31:0] tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_23_reg_3409;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_23_reg_3409;
wire   [31:0] b_copy_27_q0;
wire   [31:0] a_row_load_28_fu_2237_p3;
wire   [31:0] a_row_load_20_fu_2245_p3;
wire   [31:0] a_row_load_12_fu_2253_p3;
wire   [31:0] a_row_load_4_fu_2261_p3;
reg   [31:0] tmp_2_1_reg_3484;
wire   [31:0] b_copy_4_q0;
reg   [31:0] tmp_2_9_reg_3499;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_3499;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_3499;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_3499;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_3499;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_3499;
wire   [31:0] b_copy_12_q0;
reg   [31:0] tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_16_reg_3514;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_16_reg_3514;
wire   [31:0] b_copy_20_q0;
reg   [31:0] tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_24_reg_3529;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_24_reg_3529;
wire   [31:0] b_copy_28_q0;
wire   [5:0] j_1_fu_2306_p2;
reg   [5:0] j_1_reg_3544;
wire   [31:0] a_row_load_31_fu_2358_p3;
reg   [31:0] a_row_load_31_reg_3549;
wire   [31:0] a_row_load_30_fu_2365_p3;
reg   [31:0] a_row_load_30_reg_3554;
wire   [31:0] a_row_load_29_fu_2372_p3;
wire   [31:0] a_row_load_23_fu_2380_p3;
reg   [31:0] a_row_load_23_reg_3564;
wire   [31:0] a_row_load_22_fu_2387_p3;
reg   [31:0] a_row_load_22_reg_3569;
wire   [31:0] a_row_load_21_fu_2394_p3;
wire   [31:0] a_row_load_15_fu_2402_p3;
reg   [31:0] a_row_load_15_reg_3579;
wire   [31:0] a_row_load_14_fu_2409_p3;
reg   [31:0] a_row_load_14_reg_3584;
wire   [31:0] a_row_load_13_fu_2416_p3;
wire   [31:0] a_row_load_7_fu_2424_p3;
reg   [31:0] a_row_load_7_reg_3594;
wire   [31:0] a_row_load_6_fu_2431_p3;
reg   [31:0] a_row_load_6_reg_3599;
wire   [31:0] a_row_load_5_fu_2438_p3;
wire   [11:0] tmp_30_fu_2509_p2;
reg   [11:0] tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter2_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter3_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter4_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter5_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter6_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter7_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter8_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter9_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter10_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter11_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter12_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter13_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter14_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter15_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter16_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter17_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter18_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter19_tmp_30_reg_3609;
reg   [11:0] ap_pipeline_reg_pp0_iter20_tmp_30_reg_3609;
reg   [31:0] tmp_2_2_reg_3614;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_3614;
wire   [31:0] b_copy_5_q0;
reg   [31:0] tmp_2_s_reg_3629;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_3629;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_3629;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_3629;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_3629;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_3629;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_3629;
wire   [31:0] b_copy_13_q0;
reg   [31:0] tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_17_reg_3644;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_17_reg_3644;
wire   [31:0] b_copy_21_q0;
reg   [31:0] tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_25_reg_3659;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_25_reg_3659;
wire   [31:0] b_copy_29_q0;
reg   [31:0] tmp_2_3_reg_3674;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_3674;
wire   [31:0] b_copy_6_q0;
reg   [31:0] tmp_2_10_reg_3689;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_3689;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_3689;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_3689;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_3689;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_3689;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_3689;
wire   [31:0] b_copy_14_q0;
reg   [31:0] tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_18_reg_3704;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_18_reg_3704;
wire   [31:0] b_copy_22_q0;
reg   [31:0] tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_26_reg_3719;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_26_reg_3719;
wire   [31:0] b_copy_30_q0;
reg   [31:0] tmp_2_4_reg_3734;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_3734;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_3734;
wire   [31:0] b_copy_7_q0;
reg   [31:0] tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_3744;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_3744;
wire   [31:0] b_copy_15_q0;
reg   [31:0] tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_19_reg_3754;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_19_reg_3754;
wire   [31:0] b_copy_23_q0;
reg   [31:0] tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_27_reg_3764;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_2_27_reg_3764;
wire   [31:0] b_copy_31_q0;
wire   [31:0] grp_fu_1571_p2;
reg   [31:0] tmp_5_reg_3774;
reg   [31:0] tmp_2_5_reg_3779;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_3779;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_3779;
reg   [31:0] tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_3784;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_3784;
reg   [31:0] tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_20_reg_3789;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_20_reg_3789;
reg   [31:0] tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_28_reg_3794;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_2_28_reg_3794;
reg   [31:0] tmp_2_6_reg_3799;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_3799;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_3799;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_3799;
reg   [31:0] tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_3804;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_3804;
reg   [31:0] tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_21_reg_3809;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_21_reg_3809;
reg   [31:0] tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_2_29_reg_3814;
reg   [31:0] ap_pipeline_reg_pp0_iter19_tmp_2_29_reg_3814;
reg   [31:0] tmp_2_7_reg_3819;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_3819;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_3819;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_3819;
reg   [31:0] tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_3824;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_3824;
reg   [31:0] tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_22_reg_3829;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_22_reg_3829;
reg   [31:0] tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_2_30_reg_3834;
reg   [31:0] ap_pipeline_reg_pp0_iter19_tmp_2_30_reg_3834;
reg   [31:0] tmp_5_1_reg_3839;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_5_2_reg_3844;
reg   [31:0] tmp_5_3_reg_3849;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_5_4_reg_3854;
reg   [31:0] tmp_5_5_reg_3859;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_5_6_reg_3864;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_5_7_reg_3869;
wire   [31:0] grp_fu_1576_p2;
reg   [31:0] tmp_5_8_reg_3874;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_5_9_reg_3879;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_5_s_reg_3884;
reg   [31:0] tmp_5_10_reg_3889;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_5_11_reg_3894;
reg   [31:0] tmp_5_12_reg_3899;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_5_13_reg_3904;
reg    ap_enable_reg_pp0_iter10;
reg   [31:0] tmp_5_14_reg_3909;
wire   [31:0] grp_fu_1580_p2;
reg   [31:0] tmp_5_15_reg_3914;
reg    ap_enable_reg_pp0_iter11;
reg   [31:0] tmp_5_16_reg_3919;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] tmp_5_17_reg_3924;
reg   [31:0] tmp_5_18_reg_3929;
reg    ap_enable_reg_pp0_iter13;
reg   [31:0] tmp_5_19_reg_3934;
reg   [31:0] tmp_5_20_reg_3939;
reg    ap_enable_reg_pp0_iter14;
reg   [31:0] tmp_5_21_reg_3944;
reg    ap_enable_reg_pp0_iter15;
reg   [31:0] tmp_5_22_reg_3949;
reg   [31:0] tmp_5_23_reg_3954;
reg    ap_enable_reg_pp0_iter16;
reg   [31:0] tmp_5_25_reg_3959;
reg   [31:0] tmp_5_26_reg_3964;
reg    ap_enable_reg_pp0_iter18;
reg   [31:0] tmp_5_27_reg_3969;
reg   [31:0] tmp_5_28_reg_3974;
reg    ap_enable_reg_pp0_iter19;
reg   [31:0] tmp_5_29_reg_3979;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1542_p4;
reg   [5:0] i_phi_fu_1553_p4;
reg   [5:0] j_phi_fu_1564_p4;
wire   [63:0] tmp_4_fu_1742_p1;
wire   [63:0] tmp_8_fu_1763_p3;
wire   [63:0] tmp_24_cast_fu_1784_p1;
wire   [63:0] tmp_11_fu_1797_p3;
wire   [63:0] tmp_24_fu_1814_p3;
wire   [63:0] tmp_13_fu_1849_p3;
wire   [63:0] tmp_26_cast_fu_1922_p1;
wire   [63:0] tmp_15_fu_1947_p3;
wire   [63:0] tmp_26_fu_2011_p3;
wire   [63:0] tmp_17_fu_2039_p3;
wire   [63:0] tmp_28_cast_fu_2108_p1;
wire   [63:0] tmp_19_fu_2133_p3;
wire   [63:0] tmp_28_fu_2197_p3;
wire   [63:0] tmp_21_fu_2225_p3;
wire   [63:0] tmp_30_cast_fu_2298_p1;
wire   [63:0] tmp_31_cast_fu_2515_p1;
reg   [31:0] a_row_load_017_fu_118;
reg   [31:0] a_row_load_61_fu_122;
reg   [31:0] a_row_load_60_fu_126;
reg   [31:0] a_row_load_59_fu_130;
reg   [31:0] a_row_load_58_fu_134;
reg   [31:0] a_row_load_57_fu_138;
reg   [31:0] a_row_load_56_fu_142;
reg   [31:0] a_row_load_55_fu_146;
reg   [31:0] a_row_load_54_fu_150;
reg   [31:0] a_row_load_53_fu_154;
reg   [31:0] a_row_load_52_fu_158;
reg   [31:0] a_row_load_51_fu_162;
reg   [31:0] a_row_load_50_fu_166;
reg   [31:0] a_row_load_49_fu_170;
reg   [31:0] a_row_load_48_fu_174;
reg   [31:0] a_row_load_47_fu_178;
reg   [31:0] a_row_load_46_fu_182;
reg   [31:0] a_row_load_45_fu_186;
reg   [31:0] a_row_load_44_fu_190;
reg   [31:0] a_row_load_43_fu_194;
reg   [31:0] a_row_load_42_fu_198;
reg   [31:0] a_row_load_41_fu_202;
reg   [31:0] a_row_load_40_fu_206;
reg   [31:0] a_row_load_39_fu_210;
reg   [31:0] a_row_load_38_fu_214;
reg   [31:0] a_row_load_37_fu_218;
reg   [31:0] a_row_load_36_fu_222;
reg   [31:0] a_row_load_35_fu_226;
reg   [31:0] a_row_load_34_fu_230;
reg   [31:0] a_row_load_33_fu_234;
reg   [31:0] a_row_load_32_fu_238;
reg   [31:0] a_row_load_s_fu_242;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] a_3_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
reg   [31:0] b_3_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_1571_p0;
reg   [31:0] grp_fu_1571_p1;
reg   [31:0] grp_fu_1576_p0;
reg   [31:0] grp_fu_1576_p1;
reg   [31:0] grp_fu_1580_p0;
reg   [31:0] grp_fu_1580_p1;
reg   [31:0] grp_fu_1584_p0;
reg   [31:0] grp_fu_1584_p1;
reg   [31:0] grp_fu_1588_p0;
reg   [31:0] grp_fu_1588_p1;
reg   [31:0] grp_fu_1593_p0;
reg   [31:0] grp_fu_1593_p1;
reg   [31:0] grp_fu_1598_p0;
reg   [31:0] grp_fu_1598_p1;
reg   [31:0] grp_fu_1603_p0;
reg   [31:0] grp_fu_1603_p1;
wire   [0:0] exitcond_fu_1692_p2;
wire   [5:0] i_1_fu_1686_p2;
wire   [0:0] tmp_mid1_fu_1706_p2;
wire   [0:0] tmp1_fu_1712_p2;
wire   [8:0] tmp_7_fu_1758_p2;
wire   [6:0] tmp_6_cast_fu_1775_p1;
wire   [6:0] tmp_23_fu_1778_p2;
wire   [8:0] tmp_10_fu_1792_p2;
wire   [8:0] tmp_12_fu_1844_p2;
wire   [7:0] tmp_25_fu_1916_p2;
wire   [8:0] tmp_14_fu_1942_p2;
wire   [8:0] tmp_16_fu_2034_p2;
wire   [7:0] tmp_27_fu_2103_p2;
wire   [8:0] tmp_18_fu_2128_p2;
wire   [8:0] tmp_20_fu_2220_p2;
wire   [8:0] tmp_6_cast6_fu_2289_p1;
wire   [8:0] tmp_29_fu_2292_p2;
wire   [10:0] tmp_22_fu_2347_p3;
wire   [11:0] tmp_23_cast_fu_2354_p1;
wire   [11:0] tmp_9_cast_fu_2506_p1;
wire   [0:0] ap_CS_fsm_state170;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(b_3_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1571_p0),
    .din1(grp_fu_1571_p1),
    .ce(1'b1),
    .dout(grp_fu_1571_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1576_p0),
    .din1(grp_fu_1576_p1),
    .ce(1'b1),
    .dout(grp_fu_1576_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1580_p0),
    .din1(grp_fu_1580_p1),
    .ce(1'b1),
    .dout(grp_fu_1580_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1584_p0),
    .din1(grp_fu_1584_p1),
    .ce(1'b1),
    .dout(grp_fu_1584_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1588_p0),
    .din1(grp_fu_1588_p1),
    .ce(1'b1),
    .dout(grp_fu_1588_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1593_p0),
    .din1(grp_fu_1593_p1),
    .ce(1'b1),
    .dout(grp_fu_1593_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1598_p0),
    .din1(grp_fu_1598_p1),
    .ce(1'b1),
    .dout(grp_fu_1598_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1603_p0),
    .din1(grp_fu_1603_p1),
    .ce(1'b1),
    .dout(grp_fu_1603_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1674_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & ~(exitcond_flatten_reg_2711 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter20 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1549 <= tmp_1_mid2_v_reg_2738;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1549 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1538 <= indvar_flatten_next_reg_2715;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1538 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1560 <= j_1_reg_3544;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1560 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_017_fu_118 <= a_row_load_fu_1885_p3;
        a_row_load_38_fu_214 <= a_row_load_24_fu_1861_p3;
        a_row_load_46_fu_182 <= a_row_load_16_fu_1869_p3;
        a_row_load_54_fu_150 <= a_row_load_8_fu_1877_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_14_reg_3584 <= a_row_load_14_fu_2409_p3;
        a_row_load_15_reg_3579 <= a_row_load_15_fu_2402_p3;
        a_row_load_22_reg_3569 <= a_row_load_22_fu_2387_p3;
        a_row_load_23_reg_3564 <= a_row_load_23_fu_2380_p3;
        a_row_load_30_reg_3554 <= a_row_load_30_fu_2365_p3;
        a_row_load_31_reg_3549 <= a_row_load_31_fu_2358_p3;
        a_row_load_6_reg_3599 <= a_row_load_6_fu_2431_p3;
        a_row_load_7_reg_3594 <= a_row_load_7_fu_2424_p3;
        tmp_30_reg_3609 <= tmp_30_fu_2509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_32_fu_238 <= a_row_load_30_fu_2365_p3;
        a_row_load_33_fu_234 <= a_row_load_29_fu_2372_p3;
        a_row_load_39_fu_210 <= a_row_load_23_fu_2380_p3;
        a_row_load_40_fu_206 <= a_row_load_22_fu_2387_p3;
        a_row_load_41_fu_202 <= a_row_load_21_fu_2394_p3;
        a_row_load_47_fu_178 <= a_row_load_15_fu_2402_p3;
        a_row_load_48_fu_174 <= a_row_load_14_fu_2409_p3;
        a_row_load_49_fu_170 <= a_row_load_13_fu_2416_p3;
        a_row_load_55_fu_146 <= a_row_load_7_fu_2424_p3;
        a_row_load_56_fu_142 <= a_row_load_6_fu_2431_p3;
        a_row_load_57_fu_138 <= a_row_load_5_fu_2438_p3;
        a_row_load_s_fu_242 <= a_row_load_31_fu_2358_p3;
        tmp_2_17_reg_3644 <= grp_fu_1598_p2;
        tmp_2_25_reg_3659 <= grp_fu_1603_p2;
        tmp_2_2_reg_3614 <= grp_fu_1588_p2;
        tmp_2_s_reg_3629 <= grp_fu_1593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_load_34_fu_230 <= a_row_load_28_fu_2237_p3;
        a_row_load_42_fu_198 <= a_row_load_20_fu_2245_p3;
        a_row_load_50_fu_166 <= a_row_load_12_fu_2253_p3;
        a_row_load_58_fu_134 <= a_row_load_4_fu_2261_p3;
        j_1_reg_3544 <= j_1_fu_2306_p2;
        tmp_2_16_reg_3514 <= grp_fu_1598_p2;
        tmp_2_1_reg_3484 <= grp_fu_1588_p2;
        tmp_2_24_reg_3529 <= grp_fu_1603_p2;
        tmp_2_9_reg_3499 <= grp_fu_1593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_load_35_fu_226 <= a_row_load_27_fu_2145_p3;
        a_row_load_43_fu_194 <= a_row_load_19_fu_2153_p3;
        a_row_load_51_fu_162 <= a_row_load_11_fu_2161_p3;
        a_row_load_59_fu_130 <= a_row_load_3_fu_2169_p3;
        tmp_2_15_reg_3394 <= grp_fu_1598_p2;
        tmp_2_23_reg_3409 <= grp_fu_1603_p2;
        tmp_2_8_reg_3379 <= grp_fu_1593_p2;
        tmp_s_reg_3364 <= grp_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_load_36_fu_222 <= a_row_load_26_fu_2051_p3;
        a_row_load_44_fu_190 <= a_row_load_18_fu_2059_p3;
        a_row_load_52_fu_158 <= a_row_load_10_fu_2067_p3;
        a_row_load_60_fu_126 <= a_row_load_2_fu_2075_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_load_37_fu_218 <= a_row_load_25_fu_1959_p3;
        a_row_load_45_fu_186 <= a_row_load_17_fu_1967_p3;
        a_row_load_53_fu_154 <= a_row_load_9_fu_1975_p3;
        a_row_load_61_fu_122 <= a_row_load_1_fu_1983_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter10_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter9_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter10_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter9_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter10_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter9_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter11_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter10_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter11_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter10_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter11_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter10_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter12_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter11_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter12_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter11_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter12_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter11_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter13_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter12_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter13_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter12_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter14_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter13_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter14_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter13_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter15_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter14_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter15_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter14_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter16_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter15_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter16_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter15_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter17_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter16_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter17_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter16_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter18_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter17_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter19_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter18_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711 <= exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter20_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter19_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter2_tmp_2_17_reg_3644 <= tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter2_tmp_2_25_reg_3659 <= tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_3614 <= tmp_2_2_reg_3614;
        ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_3629 <= tmp_2_s_reg_3629;
        ap_pipeline_reg_pp0_iter2_tmp_30_reg_3609 <= tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter3_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter2_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter3_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter2_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_3629 <= ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_3629;
        ap_pipeline_reg_pp0_iter3_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter2_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter4_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter3_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter4_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter3_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_3629 <= ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_3629;
        ap_pipeline_reg_pp0_iter4_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter3_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter5_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter4_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter5_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter4_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_3629 <= ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_3629;
        ap_pipeline_reg_pp0_iter5_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter4_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter6_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter5_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter6_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter5_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_3629 <= ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_3629;
        ap_pipeline_reg_pp0_iter6_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter5_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter7_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter6_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter7_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter6_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_3629 <= ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_3629;
        ap_pipeline_reg_pp0_iter7_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter6_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter8_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter7_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter8_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter7_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter8_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter7_tmp_30_reg_3609;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2711 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2711;
        ap_pipeline_reg_pp0_iter9_tmp_2_17_reg_3644 <= ap_pipeline_reg_pp0_iter8_tmp_2_17_reg_3644;
        ap_pipeline_reg_pp0_iter9_tmp_2_25_reg_3659 <= ap_pipeline_reg_pp0_iter8_tmp_2_25_reg_3659;
        ap_pipeline_reg_pp0_iter9_tmp_30_reg_3609 <= ap_pipeline_reg_pp0_iter8_tmp_30_reg_3609;
        exitcond_flatten_reg_2711 <= exitcond_flatten_fu_1674_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter9_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter10_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter9_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter11_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter10_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter12_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter11_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter13_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter12_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter14_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter13_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter15_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter14_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter1_tmp_2_15_reg_3394 <= tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter1_tmp_2_23_reg_3409 <= tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_3379 <= tmp_2_8_reg_3379;
        ap_pipeline_reg_pp0_iter2_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter1_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter2_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter1_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_3379 <= ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_3379;
        ap_pipeline_reg_pp0_iter3_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter2_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter3_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter2_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_3379 <= ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_3379;
        ap_pipeline_reg_pp0_iter4_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter3_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter4_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter3_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_3379 <= ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_3379;
        ap_pipeline_reg_pp0_iter5_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter4_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter5_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter4_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_3379 <= ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_3379;
        ap_pipeline_reg_pp0_iter6_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter5_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter6_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter5_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter7_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter6_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter7_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter6_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter8_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter7_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter8_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter7_tmp_2_23_reg_3409;
        ap_pipeline_reg_pp0_iter9_tmp_2_15_reg_3394 <= ap_pipeline_reg_pp0_iter8_tmp_2_15_reg_3394;
        ap_pipeline_reg_pp0_iter9_tmp_2_23_reg_3409 <= ap_pipeline_reg_pp0_iter8_tmp_2_23_reg_3409;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter9_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter10_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter9_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter11_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter10_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter12_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter11_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter13_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter12_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter14_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter13_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter15_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter14_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter1_tmp_2_16_reg_3514 <= tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter1_tmp_2_24_reg_3529 <= tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_3499 <= tmp_2_9_reg_3499;
        ap_pipeline_reg_pp0_iter2_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter1_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter2_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter1_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_3499 <= ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_3499;
        ap_pipeline_reg_pp0_iter3_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter2_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter3_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter2_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_3499 <= ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_3499;
        ap_pipeline_reg_pp0_iter4_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter3_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter4_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter3_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_3499 <= ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_3499;
        ap_pipeline_reg_pp0_iter5_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter4_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter5_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter4_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_3499 <= ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_3499;
        ap_pipeline_reg_pp0_iter6_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter5_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter6_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter5_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter7_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter6_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter7_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter6_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter8_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter7_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter8_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter7_tmp_2_24_reg_3529;
        ap_pipeline_reg_pp0_iter9_tmp_2_16_reg_3514 <= ap_pipeline_reg_pp0_iter8_tmp_2_16_reg_3514;
        ap_pipeline_reg_pp0_iter9_tmp_2_24_reg_3529 <= ap_pipeline_reg_pp0_iter8_tmp_2_24_reg_3529;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter9_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter10_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter9_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter11_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter10_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter11_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter10_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter12_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter11_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter12_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter11_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter13_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter12_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter14_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter13_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter15_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter14_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter16_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter15_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter17_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter16_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_3689 <= tmp_2_10_reg_3689;
        ap_pipeline_reg_pp0_iter2_tmp_2_18_reg_3704 <= tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter2_tmp_2_26_reg_3719 <= tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_3674 <= tmp_2_3_reg_3674;
        ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_3689 <= ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_3689;
        ap_pipeline_reg_pp0_iter3_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter2_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter3_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter2_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_3689 <= ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_3689;
        ap_pipeline_reg_pp0_iter4_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter3_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter4_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter3_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_3689 <= ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_3689;
        ap_pipeline_reg_pp0_iter5_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter4_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter5_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter4_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_3689 <= ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_3689;
        ap_pipeline_reg_pp0_iter6_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter5_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter6_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter5_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_3689 <= ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_3689;
        ap_pipeline_reg_pp0_iter7_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter6_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter7_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter6_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter8_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter7_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter8_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter7_tmp_2_26_reg_3719;
        ap_pipeline_reg_pp0_iter9_tmp_2_18_reg_3704 <= ap_pipeline_reg_pp0_iter8_tmp_2_18_reg_3704;
        ap_pipeline_reg_pp0_iter9_tmp_2_26_reg_3719 <= ap_pipeline_reg_pp0_iter8_tmp_2_26_reg_3719;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter9_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter10_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter9_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter11_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter10_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter11_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter10_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter12_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter11_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter12_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter11_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter13_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter12_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter13_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter12_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter14_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter13_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter15_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter14_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter16_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter15_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter17_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter16_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter18_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter17_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_3744 <= tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter2_tmp_2_19_reg_3754 <= tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter2_tmp_2_27_reg_3764 <= tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_3734 <= tmp_2_4_reg_3734;
        ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_3744 <= ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter3_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter2_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter3_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter2_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_3734 <= ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_3734;
        ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_3744 <= ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter4_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter3_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter4_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter3_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_3744 <= ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter5_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter4_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter5_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter4_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_3744 <= ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter6_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter5_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter6_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter5_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_3744 <= ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter7_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter6_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter7_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter6_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_3744 <= ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_3744;
        ap_pipeline_reg_pp0_iter8_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter7_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter8_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter7_tmp_2_27_reg_3764;
        ap_pipeline_reg_pp0_iter9_tmp_2_19_reg_3754 <= ap_pipeline_reg_pp0_iter8_tmp_2_19_reg_3754;
        ap_pipeline_reg_pp0_iter9_tmp_2_27_reg_3764 <= ap_pipeline_reg_pp0_iter8_tmp_2_27_reg_3764;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter9_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter10_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter9_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter11_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter10_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter11_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter10_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter12_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter11_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter12_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter11_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter13_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter12_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter13_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter12_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter14_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter13_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter15_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter14_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter16_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter15_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter17_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter16_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter18_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter17_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_3784 <= tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter2_tmp_2_20_reg_3789 <= tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter2_tmp_2_28_reg_3794 <= tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_3779 <= tmp_2_5_reg_3779;
        ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_3784 <= ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter3_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter2_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter3_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter2_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_3779 <= ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_3779;
        ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_3784 <= ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter4_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter3_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter4_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter3_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_3784 <= ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter5_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter4_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter5_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter4_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_3784 <= ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter6_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter5_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter6_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter5_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_3784 <= ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter7_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter6_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter7_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter6_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_3784 <= ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_3784;
        ap_pipeline_reg_pp0_iter8_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter7_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter8_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter7_tmp_2_28_reg_3794;
        ap_pipeline_reg_pp0_iter9_tmp_2_20_reg_3789 <= ap_pipeline_reg_pp0_iter8_tmp_2_20_reg_3789;
        ap_pipeline_reg_pp0_iter9_tmp_2_28_reg_3794 <= ap_pipeline_reg_pp0_iter8_tmp_2_28_reg_3794;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter9_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter10_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter9_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter11_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter10_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter11_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter10_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter12_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter11_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter12_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter11_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter13_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter12_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter13_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter12_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter14_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter13_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter14_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter13_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter15_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter14_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter16_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter15_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter17_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter16_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter18_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter17_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter19_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter18_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_3804 <= tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter2_tmp_2_21_reg_3809 <= tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter2_tmp_2_29_reg_3814 <= tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_3799 <= tmp_2_6_reg_3799;
        ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter3_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter2_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter3_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter2_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_3799 <= ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_3799;
        ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter4_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter3_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter4_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter3_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_3799 <= ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_3799;
        ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter5_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter4_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter5_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter4_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter6_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter5_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter6_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter5_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter7_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter6_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter7_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter6_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter8_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter7_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter8_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter7_tmp_2_29_reg_3814;
        ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_3804 <= ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_3804;
        ap_pipeline_reg_pp0_iter9_tmp_2_21_reg_3809 <= ap_pipeline_reg_pp0_iter8_tmp_2_21_reg_3809;
        ap_pipeline_reg_pp0_iter9_tmp_2_29_reg_3814 <= ap_pipeline_reg_pp0_iter8_tmp_2_29_reg_3814;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter9_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter10_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter9_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter11_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter10_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter11_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter10_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter12_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter11_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter12_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter11_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter13_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter12_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter13_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter12_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter14_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter13_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter14_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter13_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter15_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter14_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter16_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter15_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter17_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter16_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter18_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter17_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter19_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter18_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_3824 <= tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter2_tmp_2_22_reg_3829 <= tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter2_tmp_2_30_reg_3834 <= tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_3819 <= tmp_2_7_reg_3819;
        ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter3_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter2_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter3_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter2_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_3819 <= ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_3819;
        ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter4_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter3_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter4_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter3_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_3819 <= ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_3819;
        ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter5_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter4_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter5_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter4_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter6_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter5_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter6_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter5_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter7_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter6_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter7_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter6_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter8_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter7_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter8_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter7_tmp_2_30_reg_3834;
        ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_3824 <= ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_3824;
        ap_pipeline_reg_pp0_iter9_tmp_2_22_reg_3829 <= ap_pipeline_reg_pp0_iter8_tmp_2_22_reg_3829;
        ap_pipeline_reg_pp0_iter9_tmp_2_30_reg_3834 <= ap_pipeline_reg_pp0_iter8_tmp_2_30_reg_3834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_2715 <= indvar_flatten_next_fu_1680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1674_p2))) begin
        j_mid2_reg_2720 <= j_mid2_fu_1698_p3;
        tmp_1_reg_2744[8 : 3] <= tmp_1_fu_1734_p3[8 : 3];
        tmp_mid2_reg_2734 <= tmp_mid2_fu_1718_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_3_reg_2891)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_3_reg_2891) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1636 <= a_0_Dout_A;
        reg_1640 <= a_1_Dout_A;
        reg_1644 <= a_2_Dout_A;
        reg_1648 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_3_reg_2891) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_3_reg_2891) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1652 <= a_0_Dout_A;
        reg_1656 <= a_1_Dout_A;
        reg_1660 <= a_2_Dout_A;
        reg_1664 <= a_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_2711)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'b0 == ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_2711)))) begin
        reg_1668 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1674_p2))) begin
        tmp_1_mid2_v_reg_2738 <= tmp_1_mid2_v_fu_1726_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711))) begin
        tmp_2_10_reg_3689 <= grp_fu_1593_p2;
        tmp_2_18_reg_3704 <= grp_fu_1598_p2;
        tmp_2_26_reg_3719 <= grp_fu_1603_p2;
        tmp_2_3_reg_3674 <= grp_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711))) begin
        tmp_2_11_reg_3744 <= grp_fu_1593_p2;
        tmp_2_19_reg_3754 <= grp_fu_1598_p2;
        tmp_2_27_reg_3764 <= grp_fu_1603_p2;
        tmp_2_4_reg_3734 <= grp_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711))) begin
        tmp_2_12_reg_3784 <= grp_fu_1593_p2;
        tmp_2_20_reg_3789 <= grp_fu_1598_p2;
        tmp_2_28_reg_3794 <= grp_fu_1603_p2;
        tmp_2_5_reg_3779 <= grp_fu_1588_p2;
        tmp_5_reg_3774 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711))) begin
        tmp_2_13_reg_3804 <= grp_fu_1593_p2;
        tmp_2_21_reg_3809 <= grp_fu_1598_p2;
        tmp_2_29_reg_3814 <= grp_fu_1603_p2;
        tmp_2_6_reg_3799 <= grp_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711))) begin
        tmp_2_14_reg_3824 <= grp_fu_1593_p2;
        tmp_2_22_reg_3829 <= grp_fu_1598_p2;
        tmp_2_30_reg_3834 <= grp_fu_1603_p2;
        tmp_2_7_reg_3819 <= grp_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_3_reg_2891 <= tmp_3_fu_1809_p2;
        tmp_9_reg_2947[5 : 0] <= tmp_9_fu_1825_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2711))) begin
        tmp_5_10_reg_3889 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2711))) begin
        tmp_5_11_reg_3894 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2711))) begin
        tmp_5_12_reg_3899 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2711))) begin
        tmp_5_13_reg_3904 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2711))) begin
        tmp_5_14_reg_3909 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_2711))) begin
        tmp_5_15_reg_3914 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_2711) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        tmp_5_16_reg_3919 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_2711))) begin
        tmp_5_17_reg_3924 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_2711))) begin
        tmp_5_18_reg_3929 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_2711))) begin
        tmp_5_19_reg_3934 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2711) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        tmp_5_1_reg_3839 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_2711))) begin
        tmp_5_20_reg_3939 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_2711))) begin
        tmp_5_21_reg_3944 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_2711))) begin
        tmp_5_22_reg_3949 <= grp_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_2711) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        tmp_5_23_reg_3954 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_2711))) begin
        tmp_5_25_reg_3959 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter18) & (1'b0 == ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_2711))) begin
        tmp_5_26_reg_3964 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter18) & (1'b0 == ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_2711))) begin
        tmp_5_27_reg_3969 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter19) & (1'b0 == ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_2711))) begin
        tmp_5_28_reg_3974 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'b0 == ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_2711))) begin
        tmp_5_29_reg_3979 <= grp_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2711))) begin
        tmp_5_2_reg_3844 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2711))) begin
        tmp_5_3_reg_3849 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2711))) begin
        tmp_5_4_reg_3854 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2711))) begin
        tmp_5_5_reg_3859 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2711))) begin
        tmp_5_6_reg_3864 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2711))) begin
        tmp_5_7_reg_3869 <= grp_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2711))) begin
        tmp_5_8_reg_3874 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2711) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        tmp_5_9_reg_3879 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2711))) begin
        tmp_5_s_reg_3884 <= grp_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        tmp_6_cast5_reg_3039[5 : 0] <= tmp_6_cast5_fu_1913_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1674_p2) & ~(1'b0 == tmp_mid2_fu_1718_p3))) begin
        tmp_6_reg_2775[5 : 0] <= tmp_6_fu_1750_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_21_fu_2225_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_19_fu_2133_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_17_fu_2039_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_15_fu_1947_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_13_fu_1849_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_11_fu_1797_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_8_fu_1763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_1742_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_21_fu_2225_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_19_fu_2133_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_17_fu_2039_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_15_fu_1947_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_13_fu_1849_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_11_fu_1797_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_8_fu_1763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_4_fu_1742_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_2_Addr_A_orig = tmp_21_fu_2225_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_2_Addr_A_orig = tmp_19_fu_2133_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_2_Addr_A_orig = tmp_17_fu_2039_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_2_Addr_A_orig = tmp_15_fu_1947_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_13_fu_1849_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_11_fu_1797_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_8_fu_1763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_4_fu_1742_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_3_Addr_A_orig = tmp_21_fu_2225_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_3_Addr_A_orig = tmp_19_fu_2133_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_3_Addr_A_orig = tmp_17_fu_2039_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_3_Addr_A_orig = tmp_15_fu_1947_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_3_Addr_A_orig = tmp_13_fu_1849_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_3_Addr_A_orig = tmp_11_fu_1797_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_3_Addr_A_orig = tmp_8_fu_1763_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_3_Addr_A_orig = tmp_4_fu_1742_p1;
        end else begin
            a_3_Addr_A_orig = 'bx;
        end
    end else begin
        a_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_30_cast_fu_2298_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_28_fu_2197_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_28_cast_fu_2108_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_26_fu_2011_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_26_cast_fu_1922_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_24_fu_1814_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_24_cast_fu_1784_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1750_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_30_cast_fu_2298_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_28_fu_2197_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_28_cast_fu_2108_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_26_fu_2011_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_26_cast_fu_1922_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_24_fu_1814_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_24_cast_fu_1784_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1750_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_2_Addr_A_orig = tmp_30_cast_fu_2298_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_2_Addr_A_orig = tmp_28_fu_2197_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_2_Addr_A_orig = tmp_28_cast_fu_2108_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_2_Addr_A_orig = tmp_26_fu_2011_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_26_cast_fu_1922_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_24_fu_1814_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_24_cast_fu_1784_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_6_fu_1750_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_3_Addr_A_orig = tmp_30_cast_fu_2298_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_3_Addr_A_orig = tmp_28_fu_2197_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_3_Addr_A_orig = tmp_28_cast_fu_2108_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_3_Addr_A_orig = tmp_26_fu_2011_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_3_Addr_A_orig = tmp_26_cast_fu_1922_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_3_Addr_A_orig = tmp_24_fu_1814_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_3_Addr_A_orig = tmp_24_cast_fu_1784_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_3_Addr_A_orig = tmp_6_fu_1750_p1;
        end else begin
            b_3_Addr_A_orig = 'bx;
        end
    end else begin
        b_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_3_EN_A = 1'b1;
    end else begin
        b_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1825_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_10_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_10_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_11_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_11_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_12_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_12_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_13_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_13_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_9_reg_2947;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_14_address0 = tmp_6_reg_2775;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2734) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_16_address0 = tmp_9_fu_1825_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_16_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_17_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_17_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_18_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_18_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_19_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_19_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_20_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_20_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_20_address0 = 'bx;
        end
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_21_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_21_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_22_address0 = tmp_9_reg_2947;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_22_address0 = tmp_6_reg_2775;
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_23_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_23_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2734) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_24_address0 = tmp_9_fu_1825_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_24_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_25_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_25_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_26_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_26_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_27_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_27_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_28_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_28_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_29_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_29_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_30_address0 = tmp_9_reg_2947;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_30_address0 = tmp_6_reg_2775;
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_31_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_31_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_31_address0 = 'bx;
        end
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2734) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_6_address0 = tmp_9_reg_2947;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_6_address0 = tmp_6_reg_2775;
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_7_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_7_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_2734) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_8_address0 = tmp_9_fu_1825_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_8_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_9_address0 = tmp_9_reg_2947;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_9_address0 = tmp_6_reg_2775;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2734))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'b0 == ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_2711))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1571_p0 = tmp_5_6_reg_3864;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1571_p0 = tmp_5_5_reg_3859;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1571_p0 = tmp_5_4_reg_3854;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_1571_p0 = tmp_5_3_reg_3849;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1571_p0 = tmp_5_2_reg_3844;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1571_p0 = tmp_5_1_reg_3839;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1571_p0 = tmp_5_reg_3774;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1571_p0 = tmp_s_reg_3364;
    end else begin
        grp_fu_1571_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1571_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_3819;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1571_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_3799;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1571_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_3779;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_1571_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_3734;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1571_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_3674;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1571_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_3614;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1571_p1 = tmp_2_1_reg_3484;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1571_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_1571_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_1576_p0 = tmp_5_13_reg_3904;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1576_p0 = tmp_5_12_reg_3899;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1576_p0 = tmp_5_11_reg_3894;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_1576_p0 = tmp_5_10_reg_3889;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1576_p0 = tmp_5_s_reg_3884;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1576_p0 = tmp_5_9_reg_3879;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_1576_p0 = tmp_5_8_reg_3874;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1576_p0 = tmp_5_7_reg_3869;
    end else begin
        grp_fu_1576_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_3824;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_3804;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_3784;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_3744;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_3689;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_3629;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_3499;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1576_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_3379;
    end else begin
        grp_fu_1576_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_1580_p0 = tmp_5_21_reg_3944;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_1580_p0 = tmp_5_20_reg_3939;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_1580_p0 = tmp_5_19_reg_3934;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_1580_p0 = tmp_5_18_reg_3929;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_1580_p0 = tmp_5_17_reg_3924;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_1580_p0 = tmp_5_16_reg_3919;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_1580_p0 = tmp_5_15_reg_3914;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_1580_p0 = tmp_5_14_reg_3909;
    end else begin
        grp_fu_1580_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter14_tmp_2_22_reg_3829;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter14_tmp_2_21_reg_3809;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter13_tmp_2_20_reg_3789;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter13_tmp_2_19_reg_3754;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter12_tmp_2_18_reg_3704;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter12_tmp_2_17_reg_3644;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter10_tmp_2_16_reg_3514;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_1580_p1 = ap_pipeline_reg_pp0_iter10_tmp_2_15_reg_3394;
    end else begin
        grp_fu_1580_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_1584_p0 = tmp_5_29_reg_3979;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        grp_fu_1584_p0 = tmp_5_28_reg_3974;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        grp_fu_1584_p0 = tmp_5_27_reg_3969;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        grp_fu_1584_p0 = tmp_5_26_reg_3964;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_1584_p0 = tmp_5_25_reg_3959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_1584_p0 = reg_1668;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_1584_p0 = tmp_5_23_reg_3954;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_1584_p0 = tmp_5_22_reg_3949;
    end else begin
        grp_fu_1584_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter19_tmp_2_30_reg_3834;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter19_tmp_2_29_reg_3814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter19))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter18_tmp_2_28_reg_3794;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter18_tmp_2_27_reg_3764;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter17_tmp_2_26_reg_3719;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter17_tmp_2_25_reg_3659;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter15_tmp_2_24_reg_3529;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_1584_p1 = ap_pipeline_reg_pp0_iter15_tmp_2_23_reg_3409;
    end else begin
        grp_fu_1584_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1588_p0 = a_row_load_7_reg_3594;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1588_p0 = a_row_load_6_reg_3599;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1588_p0 = a_row_load_5_fu_2438_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1588_p0 = a_row_load_4_fu_2261_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1588_p0 = a_row_load_3_fu_2169_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1588_p0 = a_row_load_2_fu_2075_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1588_p0 = a_row_load_1_fu_1983_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1588_p0 = a_row_load_fu_1885_p3;
    end else begin
        grp_fu_1588_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1588_p1 = b_copy_7_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1588_p1 = b_copy_6_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1588_p1 = b_copy_5_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1588_p1 = b_copy_4_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1588_p1 = b_copy_3_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1588_p1 = b_copy_2_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1588_p1 = b_copy_1_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1588_p1 = b_copy_0_q0;
    end else begin
        grp_fu_1588_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1593_p0 = a_row_load_15_reg_3579;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1593_p0 = a_row_load_14_reg_3584;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1593_p0 = a_row_load_13_fu_2416_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1593_p0 = a_row_load_12_fu_2253_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1593_p0 = a_row_load_11_fu_2161_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1593_p0 = a_row_load_10_fu_2067_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1593_p0 = a_row_load_9_fu_1975_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1593_p0 = a_row_load_8_fu_1877_p3;
    end else begin
        grp_fu_1593_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1593_p1 = b_copy_15_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1593_p1 = b_copy_14_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1593_p1 = b_copy_13_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1593_p1 = b_copy_12_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1593_p1 = b_copy_11_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1593_p1 = b_copy_10_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1593_p1 = b_copy_9_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1593_p1 = b_copy_8_q0;
    end else begin
        grp_fu_1593_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1598_p0 = a_row_load_23_reg_3564;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1598_p0 = a_row_load_22_reg_3569;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1598_p0 = a_row_load_21_fu_2394_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1598_p0 = a_row_load_20_fu_2245_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1598_p0 = a_row_load_19_fu_2153_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1598_p0 = a_row_load_18_fu_2059_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1598_p0 = a_row_load_17_fu_1967_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1598_p0 = a_row_load_16_fu_1869_p3;
    end else begin
        grp_fu_1598_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1598_p1 = b_copy_23_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1598_p1 = b_copy_22_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1598_p1 = b_copy_21_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1598_p1 = b_copy_20_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1598_p1 = b_copy_19_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1598_p1 = b_copy_18_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1598_p1 = b_copy_17_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1598_p1 = b_copy_16_q0;
    end else begin
        grp_fu_1598_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1603_p0 = a_row_load_31_reg_3549;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1603_p0 = a_row_load_30_reg_3554;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1603_p0 = a_row_load_29_fu_2372_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1603_p0 = a_row_load_28_fu_2237_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1603_p0 = a_row_load_27_fu_2145_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1603_p0 = a_row_load_26_fu_2051_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1603_p0 = a_row_load_25_fu_1959_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1603_p0 = a_row_load_24_fu_1861_p3;
    end else begin
        grp_fu_1603_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1603_p1 = b_copy_31_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1603_p1 = b_copy_30_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1603_p1 = b_copy_29_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1603_p1 = b_copy_28_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1603_p1 = b_copy_27_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1603_p1 = b_copy_26_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1603_p1 = b_copy_25_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1603_p1 = b_copy_24_q0;
    end else begin
        grp_fu_1603_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1553_p4 = tmp_1_mid2_v_reg_2738;
    end else begin
        i_phi_fu_1553_p4 = i_reg_1549;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1542_p4 = indvar_flatten_next_reg_2715;
    end else begin
        indvar_flatten_phi_fu_1542_p4 = indvar_flatten_reg_1538;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2711 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1564_p4 = j_1_reg_3544;
    end else begin
        j_phi_fu_1564_p4 = j_reg_1560;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1674_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter20) & ~(1'b1 == ap_enable_reg_pp0_iter19))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = ap_const_lv32_0;

assign a_3_Rst_A = ap_rst;

assign a_3_WEN_A = ap_const_lv4_0;

assign a_row_load_10_fu_2067_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1640 : a_row_load_52_fu_158);

assign a_row_load_11_fu_2161_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1656 : a_row_load_51_fu_162);

assign a_row_load_12_fu_2253_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1640 : a_row_load_50_fu_166);

assign a_row_load_13_fu_2416_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1656 : a_row_load_49_fu_170);

assign a_row_load_14_fu_2409_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1640 : a_row_load_48_fu_174);

assign a_row_load_15_fu_2402_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? a_1_Dout_A : a_row_load_47_fu_178);

assign a_row_load_16_fu_1869_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1644 : a_row_load_46_fu_182);

assign a_row_load_17_fu_1967_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1660 : a_row_load_45_fu_186);

assign a_row_load_18_fu_2059_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1644 : a_row_load_44_fu_190);

assign a_row_load_19_fu_2153_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1660 : a_row_load_43_fu_194);

assign a_row_load_1_fu_1983_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1652 : a_row_load_61_fu_122);

assign a_row_load_20_fu_2245_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1644 : a_row_load_42_fu_198);

assign a_row_load_21_fu_2394_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1660 : a_row_load_41_fu_202);

assign a_row_load_22_fu_2387_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1644 : a_row_load_40_fu_206);

assign a_row_load_23_fu_2380_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? a_2_Dout_A : a_row_load_39_fu_210);

assign a_row_load_24_fu_1861_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1648 : a_row_load_38_fu_214);

assign a_row_load_25_fu_1959_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1664 : a_row_load_37_fu_218);

assign a_row_load_26_fu_2051_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1648 : a_row_load_36_fu_222);

assign a_row_load_27_fu_2145_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1664 : a_row_load_35_fu_226);

assign a_row_load_28_fu_2237_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1648 : a_row_load_34_fu_230);

assign a_row_load_29_fu_2372_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1664 : a_row_load_33_fu_234);

assign a_row_load_2_fu_2075_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1636 : a_row_load_60_fu_126);

assign a_row_load_30_fu_2365_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1648 : a_row_load_32_fu_238);

assign a_row_load_31_fu_2358_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? a_3_Dout_A : a_row_load_s_fu_242);

assign a_row_load_3_fu_2169_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1652 : a_row_load_59_fu_130);

assign a_row_load_4_fu_2261_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1636 : a_row_load_58_fu_134);

assign a_row_load_5_fu_2438_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1652 : a_row_load_57_fu_138);

assign a_row_load_6_fu_2431_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1636 : a_row_load_56_fu_142);

assign a_row_load_7_fu_2424_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_55_fu_146);

assign a_row_load_8_fu_1877_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1640 : a_row_load_54_fu_150);

assign a_row_load_9_fu_1975_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1656 : a_row_load_53_fu_154);

assign a_row_load_fu_1885_p3 = ((tmp_3_reg_2891[0:0] === 1'b1) ? reg_1636 : a_row_load_017_fu_118);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state170 = ap_CS_fsm[ap_const_lv32_9];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign b_3_Addr_A = b_3_Addr_A_orig << ap_const_lv32_2;

assign b_3_Clk_A = ap_clk;

assign b_3_Din_A = ap_const_lv32_0;

assign b_3_Rst_A = ap_rst;

assign b_3_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_31_cast_fu_2515_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_1668;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1674_p2 = ((indvar_flatten_phi_fu_1542_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1692_p2 = ((j_phi_fu_1564_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign i_1_fu_1686_p2 = (i_phi_fu_1553_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1680_p2 = (indvar_flatten_phi_fu_1542_p4 + ap_const_lv11_1);

assign j_1_fu_2306_p2 = (j_mid2_reg_2720 + ap_const_lv6_1);

assign j_mid2_fu_1698_p3 = ((exitcond_fu_1692_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1564_p4);

assign tmp1_fu_1712_p2 = ((i_phi_fu_1553_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1792_p2 = (tmp_1_reg_2744 | ap_const_lv9_2);

assign tmp_11_fu_1797_p3 = {{ap_const_lv55_0}, {tmp_10_fu_1792_p2}};

assign tmp_12_fu_1844_p2 = (tmp_1_reg_2744 | ap_const_lv9_3);

assign tmp_13_fu_1849_p3 = {{ap_const_lv55_0}, {tmp_12_fu_1844_p2}};

assign tmp_14_fu_1942_p2 = (tmp_1_reg_2744 | ap_const_lv9_4);

assign tmp_15_fu_1947_p3 = {{ap_const_lv55_0}, {tmp_14_fu_1942_p2}};

assign tmp_16_fu_2034_p2 = (tmp_1_reg_2744 | ap_const_lv9_5);

assign tmp_17_fu_2039_p3 = {{ap_const_lv55_0}, {tmp_16_fu_2034_p2}};

assign tmp_18_fu_2128_p2 = (tmp_1_reg_2744 | ap_const_lv9_6);

assign tmp_19_fu_2133_p3 = {{ap_const_lv55_0}, {tmp_18_fu_2128_p2}};

assign tmp_1_fu_1734_p3 = {{tmp_1_mid2_v_fu_1726_p3}, {ap_const_lv3_0}};

assign tmp_1_mid2_v_fu_1726_p3 = ((exitcond_fu_1692_p2[0:0] === 1'b1) ? i_1_fu_1686_p2 : i_phi_fu_1553_p4);

assign tmp_20_fu_2220_p2 = (tmp_1_reg_2744 | ap_const_lv9_7);

assign tmp_21_fu_2225_p3 = {{ap_const_lv55_0}, {tmp_20_fu_2220_p2}};

assign tmp_22_fu_2347_p3 = {{tmp_1_mid2_v_reg_2738}, {ap_const_lv5_0}};

assign tmp_23_cast_fu_2354_p1 = tmp_22_fu_2347_p3;

assign tmp_23_fu_1778_p2 = (tmp_6_cast_fu_1775_p1 + ap_const_lv7_20);

assign tmp_24_cast_fu_1784_p1 = tmp_23_fu_1778_p2;

assign tmp_24_fu_1814_p3 = {{ap_const_lv58_1}, {j_mid2_reg_2720}};

assign tmp_25_fu_1916_p2 = (tmp_6_cast5_fu_1913_p1 + ap_const_lv8_60);

assign tmp_26_cast_fu_1922_p1 = tmp_25_fu_1916_p2;

assign tmp_26_fu_2011_p3 = {{ap_const_lv58_2}, {j_mid2_reg_2720}};

assign tmp_27_fu_2103_p2 = ($signed(tmp_6_cast5_reg_3039) + $signed(ap_const_lv8_A0));

assign tmp_28_cast_fu_2108_p1 = tmp_27_fu_2103_p2;

assign tmp_28_fu_2197_p3 = {{ap_const_lv58_3}, {j_mid2_reg_2720}};

assign tmp_29_fu_2292_p2 = (tmp_6_cast6_fu_2289_p1 + ap_const_lv9_E0);

assign tmp_30_cast_fu_2298_p1 = tmp_29_fu_2292_p2;

assign tmp_30_fu_2509_p2 = (tmp_23_cast_fu_2354_p1 + tmp_9_cast_fu_2506_p1);

assign tmp_31_cast_fu_2515_p1 = ap_pipeline_reg_pp0_iter20_tmp_30_reg_3609;

assign tmp_3_fu_1809_p2 = ((j_mid2_reg_2720 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_4_fu_1742_p1 = tmp_1_fu_1734_p3;

assign tmp_6_cast5_fu_1913_p1 = j_mid2_reg_2720;

assign tmp_6_cast6_fu_2289_p1 = j_mid2_reg_2720;

assign tmp_6_cast_fu_1775_p1 = j_mid2_reg_2720;

assign tmp_6_fu_1750_p1 = j_mid2_fu_1698_p3;

assign tmp_7_fu_1758_p2 = (tmp_1_reg_2744 | ap_const_lv9_1);

assign tmp_8_fu_1763_p3 = {{ap_const_lv55_0}, {tmp_7_fu_1758_p2}};

assign tmp_9_cast_fu_2506_p1 = j_mid2_reg_2720;

assign tmp_9_fu_1825_p1 = j_mid2_reg_2720;

assign tmp_mid1_fu_1706_p2 = ((i_1_fu_1686_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1718_p3 = ((exitcond_fu_1692_p2[0:0] === 1'b1) ? tmp_mid1_fu_1706_p2 : tmp1_fu_1712_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_2744[2:0] <= 3'b000;
    tmp_6_reg_2775[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_2947[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast5_reg_3039[7:6] <= 2'b00;
end

endmodule //matmul_hw
