xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../cnn.srcs/sources_1/ip/pll_main"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../cnn.srcs/sources_1/ip/pll_main"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../cnn.srcs/sources_1/ip/pll_main"
pll_main_sim_netlist.v,verilog,xil_defaultlib,../../../../cnn.srcs/sources_1/ip/pll_main/pll_main_sim_netlist.v,incdir="../../../../cnn.srcs/sources_1/ip/pll_main"
glbl.v,Verilog,xil_defaultlib,glbl.v
