{
  "design": {
    "design_info": {
      "boundary_crc": "0x9D710B7B795FAEAB",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../decoder_board.gen/sources_1/bd/decoder_sys_pll",
      "name": "decoder_sys_pll",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "decoder_top_v3_pll_0": ""
    },
    "ports": {
      "dec_clk_locked": {
        "type": "data",
        "direction": "O"
      },
      "dec_miso": {
        "type": "data",
        "direction": "O"
      },
      "dec_mosi": {
        "type": "data",
        "direction": "I"
      },
      "dec_reset_n": {
        "type": "rst",
        "direction": "I"
      },
      "dec_spi_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "dec_spi_cs_n": {
        "type": "data",
        "direction": "I"
      },
      "dec_sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "dec_sys_resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "errors_corrected": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "spi_clk_locked": {
        "type": "data",
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "decoder_sys_pll_clk_wiz_0_0",
        "xci_path": "ip\\decoder_sys_pll_clk_wiz_0_0\\decoder_sys_pll_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "175.402"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_JITTER": {
            "value": "175.402"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "decoder"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out2"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out3"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "0.000"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "decoder_sys_pll_clk_wiz_1_0",
        "xci_path": "ip\\decoder_sys_pll_clk_wiz_1_0\\decoder_sys_pll_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "386.663"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "261.747"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "386.663"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "261.747"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "180.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "pll_spi_clk_0"
          },
          "CLK_OUT2_PORT": {
            "value": "pll_spi_clk_180"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "33"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "33"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "33"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "180.000"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "20.000"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "decoder_top_v3_pll_0": {
        "vlnv": "xilinx.com:user:decoder_top_v3_pll:3.0_pll",
        "xci_name": "decoder_sys_pll_decoder_top_v3_pll_0_0",
        "xci_path": "ip\\decoder_sys_pll_decoder_top_v3_pll_0_0\\decoder_sys_pll_decoder_top_v3_pll_0_0.xci",
        "inst_hier_path": "decoder_top_v3_pll_0"
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "dec_reset_n",
          "clk_wiz_1/resetn",
          "decoder_top_v3_pll_0/reset_n"
        ]
      },
      "clk_wiz_0_decoder": {
        "ports": [
          "clk_wiz_0/decoder",
          "decoder_top_v3_pll_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "dec_clk_locked"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "spi_clk_locked"
        ]
      },
      "clk_wiz_1_pll_spi_clk_0": {
        "ports": [
          "clk_wiz_1/pll_spi_clk_0",
          "decoder_top_v3_pll_0/spi_clk_pll_0"
        ]
      },
      "clk_wiz_1_pll_spi_clk_180": {
        "ports": [
          "clk_wiz_1/pll_spi_clk_180",
          "decoder_top_v3_pll_0/spi_clk_pll_180"
        ]
      },
      "dec_mosi_1": {
        "ports": [
          "dec_mosi",
          "decoder_top_v3_pll_0/spi_mosi"
        ]
      },
      "dec_spi_clk_1": {
        "ports": [
          "dec_spi_clk",
          "clk_wiz_1/clk_in1"
        ]
      },
      "dec_spi_cs_n_1": {
        "ports": [
          "dec_spi_cs_n",
          "decoder_top_v3_pll_0/spi_cs_n"
        ]
      },
      "dec_sys_clk_1": {
        "ports": [
          "dec_sys_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "dec_sys_resetn_1": {
        "ports": [
          "dec_sys_resetn",
          "clk_wiz_0/reset"
        ]
      },
      "decoder_top_v3_pll_0_errors_corrected": {
        "ports": [
          "decoder_top_v3_pll_0/errors_corrected",
          "errors_corrected"
        ]
      },
      "decoder_top_v3_pll_0_spi_miso": {
        "ports": [
          "decoder_top_v3_pll_0/spi_miso",
          "dec_miso"
        ]
      }
    }
  }
}