<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1615853889">
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="RDS-RDS" Name="top.vds"/>
  <File Type="RDS-UTIL" Name="top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="top.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/icap_ila/icap_ila.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/design_2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../shifting_leds/shifting_leds.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/icap_ila/hdl/icap_ila_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../shifting_leds/shifting_leds.srcs/sources_1/new/top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../shifting_leds/shifting_leds.srcs/sources_1/new/shift_right.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/led.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/led.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_2_smartconnect_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_gpio_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_dfx_s_ila_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_dfx_m_ila_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="icap_ila_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_dfx_controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_dfx_bitstream_monitor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_ila_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_shudown_ack_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_util_vector_logic_1_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_smartconnect_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_Pixel_Controller_0_0"/>
</GenRun>
