static void F_1 ( int V_1 , void * V_2 ,\r\nT_1 V_3 , T_1 V_4 )\r\n{\r\nint V_5 ;\r\nT_2 * V_6 = & V_7 ;\r\nF_2 ( & V_6 -> V_8 ) ;\r\nif ( V_6 -> V_9 < 0 ) {\r\nF_3 (KERN_WARNING PREFIX L_1 ) ;\r\nF_4 ( & V_6 -> V_10 ) ;\r\ngoto V_11;\r\n}\r\nV_5 = 15 - V_6 -> V_9 ;\r\nif ( ( V_3 & V_12 ) == V_13 ) {\r\nV_6 -> V_14 [ V_5 ] |= V_4 | V_15 ;\r\nV_6 -> V_9 -- ;\r\nif ( V_16 . V_17 || ! V_5 )\r\ngoto V_18;\r\nif ( ( V_6 -> V_14 [ V_5 - 1 ] & V_19 ) !=\r\n( V_6 -> V_14 [ V_5 ] & V_19 ) ) {\r\nV_6 -> V_14 [ V_5 ] &= ~ V_19 ;\r\nV_6 -> V_14 [ V_5 ] |= ( V_6 -> V_14 [ V_5 - 1 ]\r\n& V_19 ) ;\r\n}\r\ngoto V_18;\r\n}\r\nif ( V_4 & V_20 )\r\ngoto V_21;\r\nV_6 -> V_14 [ V_5 ] =\r\n( V_4 & V_22 ) << V_23 ;\r\nV_16 . V_17 = 1 ;\r\ngoto V_11;\r\nV_18:\r\nV_16 . V_17 = 0 ;\r\nif ( V_6 -> V_24 == 0 )\r\ngoto V_25;\r\nif ( ( V_6 -> V_24 == ( V_15 | V_26 | V_27 ) )\r\n&& ( V_6 -> V_14 [ V_5 ] == ( V_6 -> V_24 | V_5 ) ) )\r\ngoto V_25;\r\nif ( V_6 -> V_14 [ V_5 ] == V_6 -> V_24 )\r\ngoto V_25;\r\ngoto V_11;\r\nV_21:\r\nF_3 (KERN_DEBUG PREFIX L_2 , data) ;\r\nswitch ( V_4 ) {\r\ncase V_28 :\r\nF_3 (KERN_WARNING PREFIX L_3 ) ;\r\nbreak;\r\ncase V_29 :\r\nV_6 -> V_14 [ V_5 ] |= V_15 | V_30 |\r\nV_31 | V_32 ;\r\nbreak;\r\ncase V_33 :\r\nV_6 -> V_14 [ V_5 ] |= V_15 | V_34 ;\r\nbreak;\r\ncase V_35 :\r\nF_3 (KERN_WARNING PREFIX L_4 ) ;\r\nbreak;\r\ndefault:\r\nF_3 (KERN_WARNING PREFIX L_5 , data) ;\r\nbreak;\r\n}\r\nV_25:\r\nF_5 ( V_6 -> V_36 ) ;\r\nF_4 ( & V_6 -> V_10 ) ;\r\nV_11:\r\nF_6 ( & V_6 -> V_8 ) ;\r\n}\r\nstatic int F_7 ( T_2 * V_6 , T_3 V_37 )\r\n{\r\nstruct V_38 * V_39 ;\r\nint V_40 = 2 ;\r\nV_39 = V_6 -> V_39 ;\r\nif ( F_8 ( & V_6 -> V_10 ) ) {\r\nstruct V_41 V_42 ;\r\nif ( V_39 -> V_43 ) {\r\nV_6 -> V_14 [ 0 ] =\r\nV_15 | ( V_6 -> V_44 &\r\n( V_26 |\r\nV_19 |\r\nV_45 ) ) ;\r\nV_6 -> V_9 = 14 ;\r\ngoto V_46;\r\n}\r\nF_9 ( & V_42 ) ;\r\nV_42 . V_47 += V_48 * ( V_42 . V_49 - V_6 -> V_50 . V_49 ) ;\r\nif ( V_42 . V_47 - V_6 -> V_50 . V_47 > V_6 -> V_51 ) {\r\nV_40 = 1 ;\r\nF_4 ( & V_6 -> V_10 ) ;\r\n}\r\ngoto V_25;\r\n}\r\nV_46:\r\nF_4 ( & V_6 -> V_10 ) ;\r\nV_40 = 0 ;\r\nV_25:\r\nreturn V_40 ;\r\n}\r\nstatic int F_10 ( T_2 * V_6 )\r\n{\r\nstruct V_38 * V_39 ;\r\nV_39 = V_6 -> V_39 ;\r\nF_11 ( F_8 ( & V_6 -> V_10 ) ) ;\r\nF_11 ( F_8 ( & V_6 -> V_52 ) ) ;\r\nF_4 ( & V_6 -> V_10 ) ;\r\nF_4 ( & V_6 -> V_52 ) ;\r\nif ( F_8 ( & V_6 -> V_53 ) ) {\r\nif ( V_39 -> V_54 . V_55 . V_56 != & V_6 -> V_53 )\r\ngoto V_57;\r\nelse\r\ngoto V_58;\r\n}\r\nif ( ! ( V_39 -> V_59 [ 4 ] & V_60 ) )\r\ngoto V_25;\r\nV_57:\r\nV_39 -> V_54 . V_55 . V_56 = & V_6 -> V_53 ;\r\nV_39 -> V_54 . V_61 = 0 ;\r\nV_39 -> V_54 . V_5 = 1 ;\r\nV_39 -> V_54 . V_62 = 5 ;\r\nV_39 -> V_59 [ 0 ] =\r\nV_63 | V_64 | V_65 ;\r\nV_39 -> V_59 [ 1 ] = V_66 ;\r\nV_39 -> V_59 [ 2 ] = 1 ;\r\nV_39 -> V_59 [ 3 ] = 0 ;\r\nV_39 -> V_59 [ 4 ] = 0 ;\r\nF_12 ( & V_39 -> V_54 ) ;\r\nV_58:\r\nreturn 1 ;\r\nV_25:\r\nV_39 -> V_54 . V_55 . V_56 = & V_6 -> V_52 ;\r\nF_4 ( & V_6 -> V_53 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( T_2 * V_6 )\r\n{\r\nstruct V_38 * V_39 ;\r\nV_39 = V_6 -> V_39 ;\r\nF_11 ( F_8 ( & V_6 -> V_52 ) ) ;\r\nif ( V_6 -> V_44 & V_67 )\r\ngoto V_68;\r\nV_69:\r\nif ( V_39 -> V_43 ) {\r\nF_4 ( & V_6 -> V_52 ) ;\r\nreturn;\r\n}\r\nF_11 ( F_8 ( & V_6 -> V_53 ) ) ;\r\nF_4 ( & V_6 -> V_53 ) ;\r\nV_39 -> V_54 . V_61 = 0 ;\r\nV_39 -> V_54 . V_5 = 1 ;\r\nV_39 -> V_54 . V_55 . V_56 = & V_6 -> V_52 ;\r\nV_39 -> V_54 . V_62 = 6 ;\r\nV_39 -> V_59 [ 0 ] =\r\nV_70 | V_63 | V_65 ;\r\nV_39 -> V_59 [ 1 ] = 0x7 ;\r\nV_39 -> V_59 [ 2 ] =\r\n( V_6 -> V_44 &\r\n( V_19 | V_26 ) )\r\n>> V_23 ;\r\nV_39 -> V_59 [ 3 ] =\r\n( V_6 -> V_44 & V_45 )\r\n>> V_71 ;\r\nV_39 -> V_59 [ 4 ] = 0 ;\r\nif ( V_39 -> V_59 [ 3 ] == V_72 )\r\nV_39 -> V_59 [ 4 ] = 1 ;\r\nV_39 -> V_59 [ 5 ] = V_73 ;\r\ngoto V_74;\r\nV_68:\r\nV_39 -> V_43 = V_6 -> V_44 & V_75 ;\r\nF_11 ( ( V_6 -> V_44 & ( V_76 | V_77 ) ) == V_76 ) ;\r\nif ( ( V_6 -> V_44 & V_78 ) == V_78 )\r\ngoto V_79;\r\nF_11 ( V_6 -> V_44 & V_76 ) ;\r\ngoto V_69;\r\nV_79:\r\nV_39 -> V_54 . V_61 = 0 ;\r\nV_39 -> V_54 . V_5 = 1 ;\r\nV_39 -> V_54 . V_55 . V_56 = & V_6 -> V_52 ;\r\nV_39 -> V_54 . V_62 = 4 ;\r\nV_39 -> V_59 [ 0 ] =\r\nV_80 | V_81 | V_65 ;\r\nV_39 -> V_59 [ 1 ] = V_82 ;\r\nV_39 -> V_59 [ 2 ] = 1 ;\r\nV_39 -> V_59 [ 3 ] = 0 ;\r\nif ( V_6 -> V_44 & V_76 ) {\r\nV_39 -> V_59 [ 3 ] |= V_83 ;\r\nF_11 ( F_8 ( & V_6 -> V_53 ) ) ;\r\n}\r\nV_74:\r\nF_14 ( & V_39 -> V_54 ) ;\r\n}\r\nstatic int T_4 F_15 ( void )\r\n{\r\nT_2 * V_6 = & V_7 ;\r\nint V_21 ;\r\n#ifdef F_16\r\nif ( ! V_84 )\r\nreturn - V_85 ;\r\n#endif\r\nF_3 (KERN_INFO PREFIX L_6 ) ;\r\nV_16 . V_43 = 0 ;\r\nV_16 . V_54 . V_86 = V_16 . V_59 ;\r\nV_16 . V_54 . V_55 . V_56 = & V_6 -> V_52 ;\r\nV_16 . V_17 = 0 ;\r\nV_6 -> V_87 = & F_10 ;\r\nV_6 -> V_88 = & F_7 ;\r\nV_6 -> V_11 = & F_13 ;\r\nV_6 -> V_39 = & V_16 ;\r\nV_21 = F_17 ( V_6 ) ;\r\nif ( V_21 ) {\r\nF_3 (KERN_WARNING PREFIX L_7 ) ;\r\nreturn V_21 ;\r\n}\r\nif ( F_18 ( & F_1 ) ) {\r\nF_3 (KERN_WARNING PREFIX L_8 ) ;\r\nif ( F_19 ( V_6 ) )\r\nF_3 (KERN_ERR PREFIX L_9\r\nL_10 ) ;\r\nreturn - V_89 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_20 ( void )\r\n{\r\nT_2 * V_6 = & V_7 ;\r\nif ( F_21 ( & F_1 ) )\r\nF_3 (KERN_ERR PREFIX L_11\r\nL_10 ) ;\r\nif ( F_19 ( V_6 ) )\r\nF_3 (KERN_ERR PREFIX L_9\r\nL_10 ) ;\r\n}
