{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647702928947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647702928948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 15:15:28 2022 " "Processing started: Sat Mar 19 15:15:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647702928948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647702928948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SnakeExperiment -c SnakeExperiment --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SnakeExperiment -c SnakeExperiment --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647702928948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1647702930236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647702930236 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "snake.qsys " "Elaborating Platform Designer system entity \"snake.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1647702944105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:50 Progress: Loading FPGAController/snake.qsys " "2022.03.19.15:15:50 Progress: Loading FPGAController/snake.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702950154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:51 Progress: Reading input file " "2022.03.19.15:15:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702951291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:51 Progress: Adding acc_timer \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:51 Progress: Adding acc_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702951453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:51 Progress: Parameterizing module acc_timer " "2022.03.19.15:15:51 Progress: Parameterizing module acc_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702951707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:51 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2022.03.19.15:15:51 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702951710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:53 Progress: Parameterizing module accelerometer_spi " "2022.03.19.15:15:53 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702953856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:53 Progress: Adding altpll \[altpll 18.1\] " "2022.03.19.15:15:53 Progress: Adding altpll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702953859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:53 Progress: Parameterizing module altpll " "2022.03.19.15:15:53 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702953916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:53 Progress: Adding button \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:53 Progress: Adding button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702953923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:53 Progress: Parameterizing module button " "2022.03.19.15:15:53 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702953954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:53 Progress: Adding clk \[clock_source 18.1\] " "2022.03.19.15:15:53 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702953957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module clk " "2022.03.19.15:15:54 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.03.19.15:15:54 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module cpu " "2022.03.19.15:15:54 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hardware_clocks \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hardware_clocks \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hardware_clocks " "2022.03.19.15:15:54 Progress: Parameterizing module hardware_clocks" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hardware_in \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hardware_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hardware_in " "2022.03.19.15:15:54 Progress: Parameterizing module hardware_in" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hardware_out \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hardware_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hardware_out " "2022.03.19.15:15:54 Progress: Parameterizing module hardware_out" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex0 " "2022.03.19.15:15:54 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex1 " "2022.03.19.15:15:54 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex2 " "2022.03.19.15:15:54 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex3 " "2022.03.19.15:15:54 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex4 " "2022.03.19.15:15:54 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex5 " "2022.03.19.15:15:54 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding hex_timer \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding hex_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module hex_timer " "2022.03.19.15:15:54 Progress: Parameterizing module hex_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.03.19.15:15:54 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module jtag_uart " "2022.03.19.15:15:54 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding led \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module led " "2022.03.19.15:15:54 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.03.19.15:15:54 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module sdram " "2022.03.19.15:15:54 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2022.03.19.15:15:54 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module switch " "2022.03.19.15:15:54 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2022.03.19.15:15:54 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module sysid " "2022.03.19.15:15:54 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module timer " "2022.03.19.15:15:54 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding timer0 \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding timer0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module timer0 " "2022.03.19.15:15:54 Progress: Parameterizing module timer0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding timer1 \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding timer1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module timer1 " "2022.03.19.15:15:54 Progress: Parameterizing module timer1" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding timer3 \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding timer3 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module timer3 " "2022.03.19.15:15:54 Progress: Parameterizing module timer3" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding timer4 \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding timer4 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module timer4 " "2022.03.19.15:15:54 Progress: Parameterizing module timer4" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Adding timestamp_timer \[altera_avalon_timer 18.1\] " "2022.03.19.15:15:54 Progress: Adding timestamp_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing module timestamp_timer " "2022.03.19.15:15:54 Progress: Parameterizing module timestamp_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Building connections " "2022.03.19.15:15:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Parameterizing connections " "2022.03.19.15:15:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:54 Progress: Validating " "2022.03.19.15:15:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702954599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.19.15:15:56 Progress: Done reading input file " "2022.03.19.15:15:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702956330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Snake.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.hardware_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Snake.hardware_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Snake.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Snake.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Snake.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Snake.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake.sysid: Time stamp will be automatically updated when this component is generated. " "Snake.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702958730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake: Generating snake \"snake\" for QUARTUS_SYNTH " "Snake: Generating snake \"snake\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702959999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702965928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702965946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Acc_timer: Starting RTL generation for module 'snake_acc_timer' " "Acc_timer: Starting RTL generation for module 'snake_acc_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702975077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Acc_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=snake_acc_timer --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0002_acc_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0002_acc_timer_gen//snake_acc_timer_component_configuration.pl  --do_build_sim=0  \] " "Acc_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=snake_acc_timer --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0002_acc_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0002_acc_timer_gen//snake_acc_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702975077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Acc_timer: Done RTL generation for module 'snake_acc_timer' " "Acc_timer: Done RTL generation for module 'snake_acc_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702975527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Acc_timer: \"snake\" instantiated altera_avalon_timer \"acc_timer\" " "Acc_timer: \"snake\" instantiated altera_avalon_timer \"acc_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702975537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702975540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"snake\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"snake\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702975616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"snake\" instantiated altpll \"altpll\" " "Altpll: \"snake\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702977572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'snake_button' " "Button: Starting RTL generation for module 'snake_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702977582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_button --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0006_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0006_button_gen//snake_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_button --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0006_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0006_button_gen//snake_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702977582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'snake_button' " "Button: Done RTL generation for module 'snake_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702977938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"snake\" instantiated altera_avalon_pio \"button\" " "Button: \"snake\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702977955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"snake\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"snake\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_clocks: Starting RTL generation for module 'snake_hardware_clocks' " "Hardware_clocks: Starting RTL generation for module 'snake_hardware_clocks'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_clocks:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hardware_clocks --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0007_hardware_clocks_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0007_hardware_clocks_gen//snake_hardware_clocks_component_configuration.pl  --do_build_sim=0  \] " "Hardware_clocks:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hardware_clocks --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0007_hardware_clocks_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0007_hardware_clocks_gen//snake_hardware_clocks_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_clocks: Done RTL generation for module 'snake_hardware_clocks' " "Hardware_clocks: Done RTL generation for module 'snake_hardware_clocks'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_clocks: \"snake\" instantiated altera_avalon_pio \"hardware_clocks\" " "Hardware_clocks: \"snake\" instantiated altera_avalon_pio \"hardware_clocks\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_in: Starting RTL generation for module 'snake_hardware_in' " "Hardware_in: Starting RTL generation for module 'snake_hardware_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_in:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hardware_in --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0008_hardware_in_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0008_hardware_in_gen//snake_hardware_in_component_configuration.pl  --do_build_sim=0  \] " "Hardware_in:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hardware_in --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0008_hardware_in_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0008_hardware_in_gen//snake_hardware_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702979750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_in: Done RTL generation for module 'snake_hardware_in' " "Hardware_in: Done RTL generation for module 'snake_hardware_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_in: \"snake\" instantiated altera_avalon_pio \"hardware_in\" " "Hardware_in: \"snake\" instantiated altera_avalon_pio \"hardware_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_out: Starting RTL generation for module 'snake_hardware_out' " "Hardware_out: Starting RTL generation for module 'snake_hardware_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_out:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hardware_out --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0009_hardware_out_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0009_hardware_out_gen//snake_hardware_out_component_configuration.pl  --do_build_sim=0  \] " "Hardware_out:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hardware_out --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0009_hardware_out_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0009_hardware_out_gen//snake_hardware_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_out: Done RTL generation for module 'snake_hardware_out' " "Hardware_out: Done RTL generation for module 'snake_hardware_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hardware_out: \"snake\" instantiated altera_avalon_pio \"hardware_out\" " "Hardware_out: \"snake\" instantiated altera_avalon_pio \"hardware_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'snake_hex0' " "Hex0: Starting RTL generation for module 'snake_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex0 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0010_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0010_hex0_gen//snake_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex0 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0010_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0010_hex0_gen//snake_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'snake_hex0' " "Hex0: Done RTL generation for module 'snake_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"snake\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"snake\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex1: Starting RTL generation for module 'snake_hex1' " "Hex1: Starting RTL generation for module 'snake_hex1'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex1 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0011_hex1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0011_hex1_gen//snake_hex1_component_configuration.pl  --do_build_sim=0  \] " "Hex1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex1 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0011_hex1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0011_hex1_gen//snake_hex1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702980881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex1: Done RTL generation for module 'snake_hex1' " "Hex1: Done RTL generation for module 'snake_hex1'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex1: \"snake\" instantiated altera_avalon_pio \"hex1\" " "Hex1: \"snake\" instantiated altera_avalon_pio \"hex1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex2: Starting RTL generation for module 'snake_hex2' " "Hex2: Starting RTL generation for module 'snake_hex2'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex2 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0012_hex2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0012_hex2_gen//snake_hex2_component_configuration.pl  --do_build_sim=0  \] " "Hex2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex2 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0012_hex2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0012_hex2_gen//snake_hex2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex2: Done RTL generation for module 'snake_hex2' " "Hex2: Done RTL generation for module 'snake_hex2'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex2: \"snake\" instantiated altera_avalon_pio \"hex2\" " "Hex2: \"snake\" instantiated altera_avalon_pio \"hex2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3: Starting RTL generation for module 'snake_hex3' " "Hex3: Starting RTL generation for module 'snake_hex3'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex3 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0013_hex3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0013_hex3_gen//snake_hex3_component_configuration.pl  --do_build_sim=0  \] " "Hex3:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex3 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0013_hex3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0013_hex3_gen//snake_hex3_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3: Done RTL generation for module 'snake_hex3' " "Hex3: Done RTL generation for module 'snake_hex3'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3: \"snake\" instantiated altera_avalon_pio \"hex3\" " "Hex3: \"snake\" instantiated altera_avalon_pio \"hex3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex4: Starting RTL generation for module 'snake_hex4' " "Hex4: Starting RTL generation for module 'snake_hex4'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex4 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0014_hex4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0014_hex4_gen//snake_hex4_component_configuration.pl  --do_build_sim=0  \] " "Hex4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex4 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0014_hex4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0014_hex4_gen//snake_hex4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702981997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex4: Done RTL generation for module 'snake_hex4' " "Hex4: Done RTL generation for module 'snake_hex4'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex4: \"snake\" instantiated altera_avalon_pio \"hex4\" " "Hex4: \"snake\" instantiated altera_avalon_pio \"hex4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5: Starting RTL generation for module 'snake_hex5' " "Hex5: Starting RTL generation for module 'snake_hex5'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex5 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0015_hex5_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0015_hex5_gen//snake_hex5_component_configuration.pl  --do_build_sim=0  \] " "Hex5:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_hex5 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0015_hex5_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0015_hex5_gen//snake_hex5_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5: Done RTL generation for module 'snake_hex5' " "Hex5: Done RTL generation for module 'snake_hex5'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5: \"snake\" instantiated altera_avalon_pio \"hex5\" " "Hex5: \"snake\" instantiated altera_avalon_pio \"hex5\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'snake_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'snake_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=snake_jtag_uart --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0016_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0016_jtag_uart_gen//snake_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=snake_jtag_uart --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0016_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0016_jtag_uart_gen//snake_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702982725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'snake_jtag_uart' " "Jtag_uart: Done RTL generation for module 'snake_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"snake\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"snake\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'snake_led' " "Led: Starting RTL generation for module 'snake_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_led --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0017_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0017_led_gen//snake_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_led --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0017_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0017_led_gen//snake_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'snake_led' " "Led: Done RTL generation for module 'snake_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"snake\" instantiated altera_avalon_pio \"led\" " "Led: \"snake\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'snake_sdram' " "Sdram: Starting RTL generation for module 'snake_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=snake_sdram --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0018_sdram_gen//snake_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=snake_sdram --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0018_sdram_gen//snake_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702983569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'snake_sdram' " "Sdram: Done RTL generation for module 'snake_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"snake\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"snake\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'snake_switch' " "Switch: Starting RTL generation for module 'snake_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_switch --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0019_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0019_switch_gen//snake_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=snake_switch --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0019_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0019_switch_gen//snake_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'snake_switch' " "Switch: Done RTL generation for module 'snake_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"snake\" instantiated altera_avalon_pio \"switch\" " "Switch: \"snake\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"snake\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"snake\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer3: Starting RTL generation for module 'snake_timer3' " "Timer3: Starting RTL generation for module 'snake_timer3'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer3:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=snake_timer3 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0021_timer3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0021_timer3_gen//snake_timer3_component_configuration.pl  --do_build_sim=0  \] " "Timer3:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=snake_timer3 --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0021_timer3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0021_timer3_gen//snake_timer3_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer3: Done RTL generation for module 'snake_timer3' " "Timer3: Done RTL generation for module 'snake_timer3'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer3: \"snake\" instantiated altera_avalon_timer \"timer3\" " "Timer3: \"snake\" instantiated altera_avalon_timer \"timer3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647702984968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703005794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703006596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703007283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703008007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703008707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703009411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703010121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703010833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703011592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703012313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703013021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703013761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703014477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703015181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703015878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703016592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703017338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703018085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703018770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703019441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703020097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703020774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703021428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703022076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703022744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703023397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"snake\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"snake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703041650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"snake\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"snake\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703041663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"snake\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"snake\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703041676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'snake_cpu_cpu' " "Cpu: Starting RTL generation for module 'snake_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703041696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=snake_cpu_cpu --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0024_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0024_cpu_gen//snake_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=snake_cpu_cpu --dir=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0024_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/micha/AppData/Local/Temp/alt9070_6229531970425992238.dir/0024_cpu_gen//snake_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703041696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:22 (*) Starting Nios II generation " "Cpu: # 2022.03.19 15:17:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:22 (*)   Checking for plaintext license. " "Cpu: # 2022.03.19 15:17:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.03.19 15:17:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.19 15:17:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.19 15:17:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   Plaintext license not found. " "Cpu: # 2022.03.19 15:17:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.03.19 15:17:23 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.03.19 15:17:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:23 (*)   Creating all objects for CPU " "Cpu: # 2022.03.19 15:17:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:24 (*)   Generating RTL from CPU objects " "Cpu: # 2022.03.19 15:17:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:24 (*)   Creating plain-text RTL " "Cpu: # 2022.03.19 15:17:24 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.19 15:17:25 (*) Done Nios II generation " "Cpu: # 2022.03.19 15:17:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'snake_cpu_cpu' " "Cpu: Done RTL generation for module 'snake_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703045984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703046221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703047544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703048791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703050078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703050085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703050093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703050100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Snake: Done \"snake\" with 53 modules, 81 files " "Snake: Done \"snake\" with 53 modules, 81 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1647703050103 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "snake.qsys " "Finished elaborating Platform Designer system entity \"snake.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703051552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/micha/desktop/medusa_io/hardwarefiltering/hard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/micha/desktop/medusa_io/hardwarefiltering/hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hard " "Found entity 1: hard" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/snake.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "db/ip/snake/snake.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/snake/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/snake/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/snake/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/snake/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/snake/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/snake/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/snake/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/snake/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/snake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052285 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/snake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052330 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052330 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052330 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052330 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703052359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/snake/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/snake/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/snake/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/snake/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/snake/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/snake/submodules/altera_reset_controller.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/snake/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/snake/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052533 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703052538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/snake/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703052587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/snake/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_acc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_acc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_acc_timer " "Found entity 1: snake_acc_timer" {  } { { "db/ip/snake/submodules/snake_acc_timer.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_acc_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_accelerometer_spi " "Found entity 1: snake_accelerometer_spi" {  } { { "db/ip/snake/submodules/snake_accelerometer_spi.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/snake/submodules/snake_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_altpll_dffpipe_l2c " "Found entity 1: snake_altpll_dffpipe_l2c" {  } { { "db/ip/snake/submodules/snake_altpll.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052645 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_altpll_stdsync_sv6 " "Found entity 2: snake_altpll_stdsync_sv6" {  } { { "db/ip/snake/submodules/snake_altpll.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052645 ""} { "Info" "ISGN_ENTITY_NAME" "3 snake_altpll_altpll_dk92 " "Found entity 3: snake_altpll_altpll_dk92" {  } { { "db/ip/snake/submodules/snake_altpll.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052645 ""} { "Info" "ISGN_ENTITY_NAME" "4 snake_altpll " "Found entity 4: snake_altpll" {  } { { "db/ip/snake/submodules/snake_altpll.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_button " "Found entity 1: snake_button" {  } { { "db/ip/snake/submodules/snake_button.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_cpu " "Found entity 1: snake_cpu" {  } { { "db/ip/snake/submodules/snake_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/snake/submodules/snake_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_cpu_cpu_register_bank_a_module " "Found entity 1: snake_cpu_cpu_register_bank_a_module" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_cpu_cpu_register_bank_b_module " "Found entity 2: snake_cpu_cpu_register_bank_b_module" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "3 snake_cpu_cpu_nios2_oci_debug " "Found entity 3: snake_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "4 snake_cpu_cpu_nios2_oci_break " "Found entity 4: snake_cpu_cpu_nios2_oci_break" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "5 snake_cpu_cpu_nios2_oci_xbrk " "Found entity 5: snake_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "6 snake_cpu_cpu_nios2_oci_dbrk " "Found entity 6: snake_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "7 snake_cpu_cpu_nios2_oci_itrace " "Found entity 7: snake_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "8 snake_cpu_cpu_nios2_oci_td_mode " "Found entity 8: snake_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "9 snake_cpu_cpu_nios2_oci_dtrace " "Found entity 9: snake_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "10 snake_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: snake_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "11 snake_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: snake_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "12 snake_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: snake_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "13 snake_cpu_cpu_nios2_oci_fifo " "Found entity 13: snake_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "14 snake_cpu_cpu_nios2_oci_pib " "Found entity 14: snake_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "15 snake_cpu_cpu_nios2_oci_im " "Found entity 15: snake_cpu_cpu_nios2_oci_im" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "16 snake_cpu_cpu_nios2_performance_monitors " "Found entity 16: snake_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "17 snake_cpu_cpu_nios2_avalon_reg " "Found entity 17: snake_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "18 snake_cpu_cpu_ociram_sp_ram_module " "Found entity 18: snake_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "19 snake_cpu_cpu_nios2_ocimem " "Found entity 19: snake_cpu_cpu_nios2_ocimem" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "20 snake_cpu_cpu_nios2_oci " "Found entity 20: snake_cpu_cpu_nios2_oci" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""} { "Info" "ISGN_ENTITY_NAME" "21 snake_cpu_cpu " "Found entity 21: snake_cpu_cpu" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_cpu_cpu_debug_slave_sysclk " "Found entity 1: snake_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_cpu_cpu_debug_slave_tck " "Found entity 1: snake_cpu_cpu_debug_slave_tck" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_cpu_cpu_debug_slave_wrapper " "Found entity 1: snake_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_cpu_cpu_test_bench " "Found entity 1: snake_cpu_cpu_test_bench" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_test_bench.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hardware_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hardware_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hardware_clocks " "Found entity 1: snake_hardware_clocks" {  } { { "db/ip/snake/submodules/snake_hardware_clocks.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hardware_clocks.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hardware_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hardware_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hardware_in " "Found entity 1: snake_hardware_in" {  } { { "db/ip/snake/submodules/snake_hardware_in.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hardware_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hardware_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hardware_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hardware_out " "Found entity 1: snake_hardware_out" {  } { { "db/ip/snake/submodules/snake_hardware_out.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hardware_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hex0 " "Found entity 1: snake_hex0" {  } { { "db/ip/snake/submodules/snake_hex0.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hex1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hex1.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hex1 " "Found entity 1: snake_hex1" {  } { { "db/ip/snake/submodules/snake_hex1.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hex1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hex2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hex2 " "Found entity 1: snake_hex2" {  } { { "db/ip/snake/submodules/snake_hex2.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hex2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hex3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hex3 " "Found entity 1: snake_hex3" {  } { { "db/ip/snake/submodules/snake_hex3.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hex3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hex4 " "Found entity 1: snake_hex4" {  } { { "db/ip/snake/submodules/snake_hex4.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_hex5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_hex5.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_hex5 " "Found entity 1: snake_hex5" {  } { { "db/ip/snake/submodules/snake_hex5.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_hex5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_irq_mapper " "Found entity 1: snake_irq_mapper" {  } { { "db/ip/snake/submodules/snake_irq_mapper.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/snake/submodules/snake_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_jtag_uart_sim_scfifo_w " "Found entity 1: snake_jtag_uart_sim_scfifo_w" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052979 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_jtag_uart_scfifo_w " "Found entity 2: snake_jtag_uart_scfifo_w" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052979 ""} { "Info" "ISGN_ENTITY_NAME" "3 snake_jtag_uart_sim_scfifo_r " "Found entity 3: snake_jtag_uart_sim_scfifo_r" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052979 ""} { "Info" "ISGN_ENTITY_NAME" "4 snake_jtag_uart_scfifo_r " "Found entity 4: snake_jtag_uart_scfifo_r" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052979 ""} { "Info" "ISGN_ENTITY_NAME" "5 snake_jtag_uart " "Found entity 5: snake_jtag_uart" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_led " "Found entity 1: snake_led" {  } { { "db/ip/snake/submodules/snake_led.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703052990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703052990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0 " "Found entity 1: snake_mm_interconnect_0" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_avalon_st_adapter " "Found entity 1: snake_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: snake_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: snake_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_cmd_demux " "Found entity 1: snake_mm_interconnect_0_cmd_demux" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_cmd_demux_001 " "Found entity 1: snake_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_cmd_mux " "Found entity 1: snake_mm_interconnect_0_cmd_mux" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_cmd_mux_003 " "Found entity 1: snake_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel snake_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel snake_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_router_default_decode " "Found entity 1: snake_mm_interconnect_0_router_default_decode" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053249 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_mm_interconnect_0_router " "Found entity 2: snake_mm_interconnect_0_router" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel snake_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel snake_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_router_001_default_decode " "Found entity 1: snake_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053275 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_mm_interconnect_0_router_001 " "Found entity 2: snake_mm_interconnect_0_router_001" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel snake_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel snake_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_router_002_default_decode " "Found entity 1: snake_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053289 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_mm_interconnect_0_router_002 " "Found entity 2: snake_mm_interconnect_0_router_002" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel snake_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel snake_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_router_003_default_decode " "Found entity 1: snake_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053304 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_mm_interconnect_0_router_003 " "Found entity 2: snake_mm_interconnect_0_router_003" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel snake_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel snake_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_router_005_default_decode " "Found entity 1: snake_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053324 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_mm_interconnect_0_router_005 " "Found entity 2: snake_mm_interconnect_0_router_005" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel snake_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel snake_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at snake_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1647703053332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_router_007_default_decode " "Found entity 1: snake_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053346 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_mm_interconnect_0_router_007 " "Found entity 2: snake_mm_interconnect_0_router_007" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_rsp_demux " "Found entity 1: snake_mm_interconnect_0_rsp_demux" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_rsp_demux_004 " "Found entity 1: snake_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_rsp_mux " "Found entity 1: snake_mm_interconnect_0_rsp_mux" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snake_mm_interconnect_0_rsp_mux_001 " "Found entity 1: snake_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/snake/submodules/snake_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_sdram_input_efifo_module " "Found entity 1: snake_sdram_input_efifo_module" {  } { { "db/ip/snake/submodules/snake_sdram.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053461 ""} { "Info" "ISGN_ENTITY_NAME" "2 snake_sdram " "Found entity 2: snake_sdram" {  } { { "db/ip/snake/submodules/snake_sdram.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_switch " "Found entity 1: snake_switch" {  } { { "db/ip/snake/submodules/snake_switch.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_sysid " "Found entity 1: snake_sysid" {  } { { "db/ip/snake/submodules/snake_sysid.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/snake/submodules/snake_timer3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/snake/submodules/snake_timer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_timer3 " "Found entity 1: snake_timer3" {  } { { "db/ip/snake/submodules/snake_timer3.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_timer3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703053514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703053514 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "snake_sdram.v(318) " "Verilog HDL or VHDL warning at snake_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/snake/submodules/snake_sdram.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1647703053545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "snake_sdram.v(328) " "Verilog HDL or VHDL warning at snake_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/snake/submodules/snake_sdram.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1647703053545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "snake_sdram.v(338) " "Verilog HDL or VHDL warning at snake_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/snake/submodules/snake_sdram.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1647703053545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "snake_sdram.v(682) " "Verilog HDL or VHDL warning at snake_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/snake/submodules/snake_sdram.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Design Software" 0 -1 1647703053547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647703054186 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647703054188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647703054188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647703054188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647703054188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647703054188 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hard hard:filter " "Elaborating entity \"hard\" for hierarchy \"hard:filter\"" {  } { { "DE10_LITE_Golden_Top.v" "filter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample0 hard.v(21) " "Verilog HDL or VHDL warning at hard.v(21): object \"sample0\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample1 hard.v(21) " "Verilog HDL or VHDL warning at hard.v(21): object \"sample1\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample2 hard.v(21) " "Verilog HDL or VHDL warning at hard.v(21): object \"sample2\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample3 hard.v(21) " "Verilog HDL or VHDL warning at hard.v(21): object \"sample3\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff0 hard.v(22) " "Verilog HDL or VHDL warning at hard.v(22): object \"coeff0\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff1 hard.v(22) " "Verilog HDL or VHDL warning at hard.v(22): object \"coeff1\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff2 hard.v(22) " "Verilog HDL or VHDL warning at hard.v(22): object \"coeff2\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff3 hard.v(22) " "Verilog HDL or VHDL warning at hard.v(22): object \"coeff3\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer11 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer11\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer12 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer12\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054211 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer13 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer13\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054212 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer14 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer14\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054212 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer21 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer21\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054212 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer22 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer22\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054212 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer31 hard.v(23) " "Verilog HDL or VHDL warning at hard.v(23): object \"layer31\" assigned a value but never read" {  } { { "../Hardwarefiltering/hard.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/Hardwarefiltering/hard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703054212 "|DE10_LITE_Golden_Top|hard:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake snake:u0 " "Elaborating entity \"snake\" for hierarchy \"snake:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_acc_timer snake:u0\|snake_acc_timer:acc_timer " "Elaborating entity \"snake_acc_timer\" for hierarchy \"snake:u0\|snake_acc_timer:acc_timer\"" {  } { { "db/ip/snake/snake.v" "acc_timer" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_accelerometer_spi snake:u0\|snake_accelerometer_spi:accelerometer_spi " "Elaborating entity \"snake_accelerometer_spi\" for hierarchy \"snake:u0\|snake_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/snake/snake.v" "accelerometer_spi" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 snake_accelerometer_spi.v(226) " "Verilog HDL assignment warning at snake_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/snake/submodules/snake_accelerometer_spi.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1647703054635 "|DE10_LITE_Golden_Top|snake:u0|snake_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 snake_accelerometer_spi.v(241) " "Verilog HDL assignment warning at snake_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/snake/submodules/snake_accelerometer_spi.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1647703054636 "|DE10_LITE_Golden_Top|snake:u0|snake_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/snake/submodules/snake_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1647703054662 "|DE10_LITE_Golden_Top|snake:u0|snake_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/snake/submodules/snake_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/snake/submodules/snake_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1647703054700 "|DE10_LITE_Golden_Top|snake:u0|snake_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"snake:u0\|snake_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/snake/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1647703054720 "|DE10_LITE_Golden_Top|snake:u0|snake_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_altpll snake:u0\|snake_altpll:altpll " "Elaborating entity \"snake_altpll\" for hierarchy \"snake:u0\|snake_altpll:altpll\"" {  } { { "db/ip/snake/snake.v" "altpll" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_altpll_stdsync_sv6 snake:u0\|snake_altpll:altpll\|snake_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"snake_altpll_stdsync_sv6\" for hierarchy \"snake:u0\|snake_altpll:altpll\|snake_altpll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/snake/submodules/snake_altpll.v" "stdsync2" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_altpll_dffpipe_l2c snake:u0\|snake_altpll:altpll\|snake_altpll_stdsync_sv6:stdsync2\|snake_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"snake_altpll_dffpipe_l2c\" for hierarchy \"snake:u0\|snake_altpll:altpll\|snake_altpll_stdsync_sv6:stdsync2\|snake_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/snake/submodules/snake_altpll.v" "dffpipe3" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_altpll_altpll_dk92 snake:u0\|snake_altpll:altpll\|snake_altpll_altpll_dk92:sd1 " "Elaborating entity \"snake_altpll_altpll_dk92\" for hierarchy \"snake:u0\|snake_altpll:altpll\|snake_altpll_altpll_dk92:sd1\"" {  } { { "db/ip/snake/submodules/snake_altpll.v" "sd1" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_altpll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_button snake:u0\|snake_button:button " "Elaborating entity \"snake_button\" for hierarchy \"snake:u0\|snake_button:button\"" {  } { { "db/ip/snake/snake.v" "button" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu snake:u0\|snake_cpu:cpu " "Elaborating entity \"snake_cpu\" for hierarchy \"snake:u0\|snake_cpu:cpu\"" {  } { { "db/ip/snake/snake.v" "cpu" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu " "Elaborating entity \"snake_cpu_cpu\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\"" {  } { { "db/ip/snake/submodules/snake_cpu.v" "cpu" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_test_bench snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_test_bench:the_snake_cpu_cpu_test_bench " "Elaborating entity \"snake_cpu_cpu_test_bench\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_test_bench:the_snake_cpu_cpu_test_bench\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_test_bench" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703054978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_register_bank_a_module snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a " "Elaborating entity \"snake_cpu_cpu_register_bank_a_module\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "snake_cpu_cpu_register_bank_a" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055244 ""}  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1647703055244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703055370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703055370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_a_module:snake_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_register_bank_b_module snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_b_module:snake_cpu_cpu_register_bank_b " "Elaborating entity \"snake_cpu_cpu_register_bank_b_module\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_register_bank_b_module:snake_cpu_cpu_register_bank_b\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "snake_cpu_cpu_register_bank_b" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci " "Elaborating entity \"snake_cpu_cpu_nios2_oci\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_debug snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug " "Elaborating entity \"snake_cpu_cpu_nios2_oci_debug\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_debug" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703055651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_debug:the_snake_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055651 ""}  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1647703055651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_break snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_break:the_snake_cpu_cpu_nios2_oci_break " "Elaborating entity \"snake_cpu_cpu_nios2_oci_break\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_break:the_snake_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_break" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_xbrk snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_xbrk:the_snake_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"snake_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_xbrk:the_snake_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_dbrk snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_dbrk:the_snake_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"snake_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_dbrk:the_snake_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_itrace snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_itrace:the_snake_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"snake_cpu_cpu_nios2_oci_itrace\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_itrace:the_snake_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_dtrace snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_dtrace:the_snake_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"snake_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_dtrace:the_snake_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_td_mode snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_dtrace:the_snake_cpu_cpu_nios2_oci_dtrace\|snake_cpu_cpu_nios2_oci_td_mode:snake_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"snake_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_dtrace:the_snake_cpu_cpu_nios2_oci_dtrace\|snake_cpu_cpu_nios2_oci_td_mode:snake_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "snake_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_fifo snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"snake_cpu_cpu_nios2_oci_fifo\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_compute_input_tm_cnt snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\|snake_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_snake_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"snake_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\|snake_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_snake_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_fifo_wrptr_inc snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\|snake_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_snake_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"snake_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\|snake_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_snake_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_fifo_cnt_inc snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\|snake_cpu_cpu_nios2_oci_fifo_cnt_inc:the_snake_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"snake_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_fifo:the_snake_cpu_cpu_nios2_oci_fifo\|snake_cpu_cpu_nios2_oci_fifo_cnt_inc:the_snake_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_pib snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_pib:the_snake_cpu_cpu_nios2_oci_pib " "Elaborating entity \"snake_cpu_cpu_nios2_oci_pib\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_pib:the_snake_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_pib" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703055999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_oci_im snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_im:the_snake_cpu_cpu_nios2_oci_im " "Elaborating entity \"snake_cpu_cpu_nios2_oci_im\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_oci_im:the_snake_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_oci_im" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_avalon_reg snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_avalon_reg:the_snake_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"snake_cpu_cpu_nios2_avalon_reg\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_avalon_reg:the_snake_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_nios2_ocimem snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem " "Elaborating entity \"snake_cpu_cpu_nios2_ocimem\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_nios2_ocimem" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_ociram_sp_ram_module snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram " "Elaborating entity \"snake_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "snake_cpu_cpu_ociram_sp_ram" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056173 ""}  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1647703056173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703056300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703056300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_nios2_ocimem:the_snake_cpu_cpu_nios2_ocimem\|snake_cpu_cpu_ociram_sp_ram_module:snake_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_debug_slave_wrapper snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"snake_cpu_cpu_debug_slave_wrapper\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu.v" "the_snake_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_debug_slave_tck snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|snake_cpu_cpu_debug_slave_tck:the_snake_cpu_cpu_debug_slave_tck " "Elaborating entity \"snake_cpu_cpu_debug_slave_tck\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|snake_cpu_cpu_debug_slave_tck:the_snake_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "the_snake_cpu_cpu_debug_slave_tck" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_cpu_cpu_debug_slave_sysclk snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|snake_cpu_cpu_debug_slave_sysclk:the_snake_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"snake_cpu_cpu_debug_slave_sysclk\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|snake_cpu_cpu_debug_slave_sysclk:the_snake_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "the_snake_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "snake_cpu_cpu_debug_slave_phy" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056664 ""}  } { { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1647703056664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703056704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"snake:u0\|snake_cpu:cpu\|snake_cpu_cpu:cpu\|snake_cpu_cpu_nios2_oci:the_snake_cpu_cpu_nios2_oci\|snake_cpu_cpu_debug_slave_wrapper:the_snake_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:snake_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hardware_clocks snake:u0\|snake_hardware_clocks:hardware_clocks " "Elaborating entity \"snake_hardware_clocks\" for hierarchy \"snake:u0\|snake_hardware_clocks:hardware_clocks\"" {  } { { "db/ip/snake/snake.v" "hardware_clocks" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hardware_in snake:u0\|snake_hardware_in:hardware_in " "Elaborating entity \"snake_hardware_in\" for hierarchy \"snake:u0\|snake_hardware_in:hardware_in\"" {  } { { "db/ip/snake/snake.v" "hardware_in" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hardware_out snake:u0\|snake_hardware_out:hardware_out " "Elaborating entity \"snake_hardware_out\" for hierarchy \"snake:u0\|snake_hardware_out:hardware_out\"" {  } { { "db/ip/snake/snake.v" "hardware_out" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hex0 snake:u0\|snake_hex0:hex0 " "Elaborating entity \"snake_hex0\" for hierarchy \"snake:u0\|snake_hex0:hex0\"" {  } { { "db/ip/snake/snake.v" "hex0" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hex1 snake:u0\|snake_hex1:hex1 " "Elaborating entity \"snake_hex1\" for hierarchy \"snake:u0\|snake_hex1:hex1\"" {  } { { "db/ip/snake/snake.v" "hex1" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hex2 snake:u0\|snake_hex2:hex2 " "Elaborating entity \"snake_hex2\" for hierarchy \"snake:u0\|snake_hex2:hex2\"" {  } { { "db/ip/snake/snake.v" "hex2" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703057988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hex3 snake:u0\|snake_hex3:hex3 " "Elaborating entity \"snake_hex3\" for hierarchy \"snake:u0\|snake_hex3:hex3\"" {  } { { "db/ip/snake/snake.v" "hex3" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hex4 snake:u0\|snake_hex4:hex4 " "Elaborating entity \"snake_hex4\" for hierarchy \"snake:u0\|snake_hex4:hex4\"" {  } { { "db/ip/snake/snake.v" "hex4" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_hex5 snake:u0\|snake_hex5:hex5 " "Elaborating entity \"snake_hex5\" for hierarchy \"snake:u0\|snake_hex5:hex5\"" {  } { { "db/ip/snake/snake.v" "hex5" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_jtag_uart snake:u0\|snake_jtag_uart:jtag_uart " "Elaborating entity \"snake_jtag_uart\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\"" {  } { { "db/ip/snake/snake.v" "jtag_uart" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_jtag_uart_scfifo_w snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w " "Elaborating entity \"snake_jtag_uart_scfifo_w\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\"" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "the_snake_jtag_uart_scfifo_w" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "wfifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058469 ""}  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1647703058469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703058574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703058574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703058640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703058640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703058704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703058704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703058813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703058813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703058932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703058932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703058950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703059046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703059046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_w:the_snake_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_jtag_uart_scfifo_r snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_r:the_snake_jtag_uart_scfifo_r " "Elaborating entity \"snake_jtag_uart_scfifo_r\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|snake_jtag_uart_scfifo_r:the_snake_jtag_uart_scfifo_r\"" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "the_snake_jtag_uart_scfifo_r" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "snake_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1647703059759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059759 ""}  } { { "db/ip/snake/submodules/snake_jtag_uart.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1647703059759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"snake:u0\|snake_jtag_uart:jtag_uart\|alt_jtag_atlantic:snake_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_led snake:u0\|snake_led:led " "Elaborating entity \"snake_led\" for hierarchy \"snake:u0\|snake_led:led\"" {  } { { "db/ip/snake/snake.v" "led" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_sdram snake:u0\|snake_sdram:sdram " "Elaborating entity \"snake_sdram\" for hierarchy \"snake:u0\|snake_sdram:sdram\"" {  } { { "db/ip/snake/snake.v" "sdram" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703059919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_sdram_input_efifo_module snake:u0\|snake_sdram:sdram\|snake_sdram_input_efifo_module:the_snake_sdram_input_efifo_module " "Elaborating entity \"snake_sdram_input_efifo_module\" for hierarchy \"snake:u0\|snake_sdram:sdram\|snake_sdram_input_efifo_module:the_snake_sdram_input_efifo_module\"" {  } { { "db/ip/snake/submodules/snake_sdram.v" "the_snake_sdram_input_efifo_module" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703060055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_switch snake:u0\|snake_switch:switch " "Elaborating entity \"snake_switch\" for hierarchy \"snake:u0\|snake_switch:switch\"" {  } { { "db/ip/snake/snake.v" "switch" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703060085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_sysid snake:u0\|snake_sysid:sysid " "Elaborating entity \"snake_sysid\" for hierarchy \"snake:u0\|snake_sysid:sysid\"" {  } { { "db/ip/snake/snake.v" "sysid" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703060108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_timer3 snake:u0\|snake_timer3:timer3 " "Elaborating entity \"snake_timer3\" for hierarchy \"snake:u0\|snake_timer3:timer3\"" {  } { { "db/ip/snake/snake.v" "timer3" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703060153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"snake_mm_interconnect_0\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/snake/snake.v" "mm_interconnect_0" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703060265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer4_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer4_s1_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "timer4_s1_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "timer1_s1_translator" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/snake/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/snake/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703061997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 3968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "altpll_pll_slave_agent_rdata_fifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 4384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 4468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/snake/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 4509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router:router " "Elaborating entity \"snake_mm_interconnect_0_router\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router:router\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "router" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_default_decode snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router:router\|snake_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"snake_mm_interconnect_0_router_default_decode\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router:router\|snake_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_001 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"snake_mm_interconnect_0_router_001\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "router_001" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_001_default_decode snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_001:router_001\|snake_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"snake_mm_interconnect_0_router_001_default_decode\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_001:router_001\|snake_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_002 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"snake_mm_interconnect_0_router_002\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "router_002" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_002_default_decode snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_002:router_002\|snake_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"snake_mm_interconnect_0_router_002_default_decode\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_002:router_002\|snake_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_003 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"snake_mm_interconnect_0_router_003\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "router_003" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_003_default_decode snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_003:router_003\|snake_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"snake_mm_interconnect_0_router_003_default_decode\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_003:router_003\|snake_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_005 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"snake_mm_interconnect_0_router_005\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "router_005" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_005_default_decode snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_005:router_005\|snake_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"snake_mm_interconnect_0_router_005_default_decode\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_005:router_005\|snake_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_007 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"snake_mm_interconnect_0_router_007\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "router_007" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_router_007_default_decode snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_007:router_007\|snake_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"snake_mm_interconnect_0_router_007_default_decode\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_router_007:router_007\|snake_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703062942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/snake/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_cmd_demux snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"snake_mm_interconnect_0_cmd_demux\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_cmd_demux_001 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"snake_mm_interconnect_0_cmd_demux_001\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_cmd_mux snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"snake_mm_interconnect_0_cmd_mux\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_cmd_mux_003 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"snake_mm_interconnect_0_cmd_mux_003\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 7862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/snake/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_rsp_demux snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"snake_mm_interconnect_0_rsp_demux\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 8259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_rsp_demux_004 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"snake_mm_interconnect_0_rsp_demux_004\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 8333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703063874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_rsp_mux snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"snake_mm_interconnect_0_rsp_mux\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 8863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/snake/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_rsp_mux_001 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"snake_mm_interconnect_0_rsp_mux_001\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 8886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 8952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703064431 "|DE10_LITE_Golden_Top|snake:u0|snake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703064433 "|DE10_LITE_Golden_Top|snake:u0|snake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703064434 "|DE10_LITE_Golden_Top|snake:u0|snake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064513 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703064526 "|DE10_LITE_Golden_Top|snake:u0|snake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703064527 "|DE10_LITE_Golden_Top|snake:u0|snake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/snake/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647703064527 "|DE10_LITE_Golden_Top|snake:u0|snake_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "crosser" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/snake/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/snake/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_avalon_st_adapter snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"snake_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|snake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_avalon_st_adapter_001 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"snake_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|snake_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_avalon_st_adapter_005 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"snake_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0.v" 9392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"snake:u0\|snake_mm_interconnect_0:mm_interconnect_0\|snake_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|snake_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/snake_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703064991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_irq_mapper snake:u0\|snake_irq_mapper:irq_mapper " "Elaborating entity \"snake_irq_mapper\" for hierarchy \"snake:u0\|snake_irq_mapper:irq_mapper\"" {  } { { "db/ip/snake/snake.v" "irq_mapper" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703065349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller snake:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"snake:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/snake/snake.v" "rst_controller" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703065373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer snake:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"snake:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/snake/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703065396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer snake:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"snake:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/snake/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703065417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller snake:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"snake:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/snake/snake.v" "rst_controller_001" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/snake/snake.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647703065435 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hard_in\[31\] " "Net \"hard_in\[31\]\" is missing source, defaulting to GND" {  } { { "DE10_LITE_Golden_Top.v" "hard_in\[31\]" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/DE10_LITE_Golden_Top.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647703069020 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647703069020 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1647703070307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.19.15:17:56 Progress: Loading sld0b84e9e6/alt_sld_fab_wrapper_hw.tcl " "2022.03.19.15:17:56 Progress: Loading sld0b84e9e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703076335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703080756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703080990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703085817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703085960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703086111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703086277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703086285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1647703086287 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1647703087034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b84e9e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b84e9e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b84e9e6/alt_sld_fab.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703087391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703087538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703087563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703087667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087815 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703087815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/micha/Desktop/Medusa_IO/FPGAController/db/ip/sld0b84e9e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647703087928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647703087928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1647703090646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/micha/Desktop/Medusa_IO/FPGAController/output_files/SnakeExperiment.map.smsg " "Generated suppressed messages file C:/Users/micha/Desktop/Medusa_IO/FPGAController/output_files/SnakeExperiment.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1647703093293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647703093411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 19 15:18:13 2022 " "Processing ended: Sat Mar 19 15:18:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647703093411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647703093411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:11 " "Total CPU time (on all processors): 00:04:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647703093411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647703093411 ""}
