{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699894539353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699894539369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 11:55:39 2023 " "Processing started: Mon Nov 13 11:55:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699894539369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894539369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894539369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699894541590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699894541590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done board.v(176) " "Verilog HDL Declaration information at board.v(176): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" "" { Text "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699894549323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/lingtia1/desktop/board.v 4 4 " "Found 4 design units, including 4 entities, in source file //vsrv1/a.homes\$/lingtia1/desktop/board.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" "" { Text "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549370 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2 " "Found entity 2: part2" {  } { { "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" "" { Text "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549370 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" "" { Text "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549370 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" "" { Text "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894549370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab7/part2/code/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241_labs/lab7/part2/code/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../code/vga_pll.v" "" { Text "W:/ECE241_labs/lab7/part2/code/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894549589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab7/part2/code/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241_labs/lab7/part2/code/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../code/vga_controller.v" "" { Text "W:/ECE241_labs/lab7/part2/code/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894549761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab7/part2/code/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241_labs/lab7/part2/code/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../code/vga_address_translator.v" "" { Text "W:/ECE241_labs/lab7/part2/code/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894549932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894549932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab7/part2/code/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241_labs/lab7/part2/code/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../code/vga_adapter.v" "" { Text "W:/ECE241_labs/lab7/part2/code/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699894550167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894550167 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fill part2.v(4) " "Verilog HDL error at part2.v(4): module \"fill\" cannot be declared more than once" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab7/part2/code/part2.v" 4 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1699894550307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fill board.v(3) " "HDL info at board.v(3): see declaration for object \"fill\"" {  } { { "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" "" { Text "//VSRV1/A.Homes\$/lingtia1/Desktop/board.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699894550323 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part2 part2.v(90) " "Ignored design unit \"part2\" at part2.v(90) due to previous errors" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab7/part2/code/part2.v" 90 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1699894550323 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control part2.v(130) " "Ignored design unit \"control\" at part2.v(130) due to previous errors" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab7/part2/code/part2.v" 130 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1699894550323 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath part2.v(255) " "Ignored design unit \"datapath\" at part2.v(255) due to previous errors" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab7/part2/code/part2.v" 255 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1699894550323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab7/part2/code/part2.v 0 0 " "Found 0 design units, including 0 entities, in source file /ece241_labs/lab7/part2/code/part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894550339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241_labs/lab7/part2/file/output_files/part2.map.smsg " "Generated suppressed messages file W:/ECE241_labs/lab7/part2/file/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894553922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699894554422 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 13 11:55:54 2023 " "Processing ended: Mon Nov 13 11:55:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699894554422 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699894554422 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699894554422 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894554422 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699894555469 ""}
